VirtualBox

source: vbox/trunk/include/VBox/VBoxVideo.h@ 53420

Last change on this file since 53420 was 51260, checked in by vboxsync, 11 years ago

wddm: resize enhancements & fixes

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 59.4 KB
Line 
1/** @file
2 * VirtualBox Video interface.
3 */
4
5/*
6 * Copyright (C) 2006-2012 Oracle Corporation
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License (GPL) as published by the Free Software
12 * Foundation, in version 2 as it comes in the "COPYING" file of the
13 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * The contents of this file may alternatively be used under the terms
17 * of the Common Development and Distribution License Version 1.0
18 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19 * VirtualBox OSE distribution, in which case the provisions of the
20 * CDDL are applicable instead of those of the GPL.
21 *
22 * You may elect to license modified versions of this file under the
23 * terms and conditions of either the GPL or the CDDL or both.
24 */
25
26#ifndef ___VBox_VBoxVideo_h
27#define ___VBox_VBoxVideo_h
28
29#include <VBox/VMMDev.h>
30#include <VBox/Hardware/VBoxVideoVBE.h>
31
32#include <iprt/cdefs.h>
33#include <iprt/types.h>
34
35/*
36 * The last 4096 bytes of the guest VRAM contains the generic info for all
37 * DualView chunks: sizes and offsets of chunks. This is filled by miniport.
38 *
39 * Last 4096 bytes of each chunk contain chunk specific data: framebuffer info,
40 * etc. This is used exclusively by the corresponding instance of a display driver.
41 *
42 * The VRAM layout:
43 * Last 4096 bytes - Adapter information area.
44 * 4096 bytes aligned miniport heap (value specified in the config rouded up).
45 * Slack - what left after dividing the VRAM.
46 * 4096 bytes aligned framebuffers:
47 * last 4096 bytes of each framebuffer is the display information area.
48 *
49 * The Virtual Graphics Adapter information in the guest VRAM is stored by the
50 * guest video driver using structures prepended by VBOXVIDEOINFOHDR.
51 *
52 * When the guest driver writes dword 0 to the VBE_DISPI_INDEX_VBOX_VIDEO
53 * the host starts to process the info. The first element at the start of
54 * the 4096 bytes region should be normally be a LINK that points to
55 * actual information chain. That way the guest driver can have some
56 * fixed layout of the information memory block and just rewrite
57 * the link to point to relevant memory chain.
58 *
59 * The processing stops at the END element.
60 *
61 * The host can access the memory only when the port IO is processed.
62 * All data that will be needed later must be copied from these 4096 bytes.
63 * But other VRAM can be used by host until the mode is disabled.
64 *
65 * The guest driver writes dword 0xffffffff to the VBE_DISPI_INDEX_VBOX_VIDEO
66 * to disable the mode.
67 *
68 * VBE_DISPI_INDEX_VBOX_VIDEO is used to read the configuration information
69 * from the host and issue commands to the host.
70 *
71 * The guest writes the VBE_DISPI_INDEX_VBOX_VIDEO index register, the the
72 * following operations with the VBE data register can be performed:
73 *
74 * Operation Result
75 * write 16 bit value NOP
76 * read 16 bit value count of monitors
77 * write 32 bit value sets the vbox command value and the command processed by the host
78 * read 32 bit value result of the last vbox command is returned
79 */
80
81#define VBOX_VIDEO_PRIMARY_SCREEN 0
82#define VBOX_VIDEO_NO_SCREEN ~0
83
84/* The size of the information. */
85/*
86 * The minimum HGSMI heap size is PAGE_SIZE (4096 bytes) and is a restriction of the
87 * runtime heapsimple API. Use minimum 2 pages here, because the info area also may
88 * contain other data (for example HGSMIHOSTFLAGS structure).
89 */
90#ifndef VBOX_XPDM_MINIPORT
91# define VBVA_ADAPTER_INFORMATION_SIZE (64*_1K)
92#else
93#define VBVA_ADAPTER_INFORMATION_SIZE (16*_1K)
94#define VBVA_DISPLAY_INFORMATION_SIZE (64*_1K)
95#endif
96#define VBVA_MIN_BUFFER_SIZE (64*_1K)
97
98
99/* The value for port IO to let the adapter to interpret the adapter memory. */
100#define VBOX_VIDEO_DISABLE_ADAPTER_MEMORY 0xFFFFFFFF
101
102/* The value for port IO to let the adapter to interpret the adapter memory. */
103#define VBOX_VIDEO_INTERPRET_ADAPTER_MEMORY 0x00000000
104
105/* The value for port IO to let the adapter to interpret the display memory.
106 * The display number is encoded in low 16 bits.
107 */
108#define VBOX_VIDEO_INTERPRET_DISPLAY_MEMORY_BASE 0x00010000
109
110
111/* The end of the information. */
112#define VBOX_VIDEO_INFO_TYPE_END 0
113/* Instructs the host to fetch the next VBOXVIDEOINFOHDR at the given offset of VRAM. */
114#define VBOX_VIDEO_INFO_TYPE_LINK 1
115/* Information about a display memory position. */
116#define VBOX_VIDEO_INFO_TYPE_DISPLAY 2
117/* Information about a screen. */
118#define VBOX_VIDEO_INFO_TYPE_SCREEN 3
119/* Information about host notifications for the driver. */
120#define VBOX_VIDEO_INFO_TYPE_HOST_EVENTS 4
121/* Information about non-volatile guest VRAM heap. */
122#define VBOX_VIDEO_INFO_TYPE_NV_HEAP 5
123/* VBVA enable/disable. */
124#define VBOX_VIDEO_INFO_TYPE_VBVA_STATUS 6
125/* VBVA flush. */
126#define VBOX_VIDEO_INFO_TYPE_VBVA_FLUSH 7
127/* Query configuration value. */
128#define VBOX_VIDEO_INFO_TYPE_QUERY_CONF32 8
129
130
131#pragma pack(1)
132typedef struct VBOXVIDEOINFOHDR
133{
134 uint8_t u8Type;
135 uint8_t u8Reserved;
136 uint16_t u16Length;
137} VBOXVIDEOINFOHDR;
138
139
140typedef struct VBOXVIDEOINFOLINK
141{
142 /* Relative offset in VRAM */
143 int32_t i32Offset;
144} VBOXVIDEOINFOLINK;
145
146
147/* Resides in adapter info memory. Describes a display VRAM chunk. */
148typedef struct VBOXVIDEOINFODISPLAY
149{
150 /* Index of the framebuffer assigned by guest. */
151 uint32_t u32Index;
152
153 /* Absolute offset in VRAM of the framebuffer to be displayed on the monitor. */
154 uint32_t u32Offset;
155
156 /* The size of the memory that can be used for the screen. */
157 uint32_t u32FramebufferSize;
158
159 /* The size of the memory that is used for the Display information.
160 * The information is at u32Offset + u32FramebufferSize
161 */
162 uint32_t u32InformationSize;
163
164} VBOXVIDEOINFODISPLAY;
165
166
167/* Resides in display info area, describes the current video mode. */
168#define VBOX_VIDEO_INFO_SCREEN_F_NONE 0x00
169#define VBOX_VIDEO_INFO_SCREEN_F_ACTIVE 0x01
170
171typedef struct VBOXVIDEOINFOSCREEN
172{
173 /* Physical X origin relative to the primary screen. */
174 int32_t xOrigin;
175
176 /* Physical Y origin relative to the primary screen. */
177 int32_t yOrigin;
178
179 /* The scan line size in bytes. */
180 uint32_t u32LineSize;
181
182 /* Width of the screen. */
183 uint16_t u16Width;
184
185 /* Height of the screen. */
186 uint16_t u16Height;
187
188 /* Color depth. */
189 uint8_t bitsPerPixel;
190
191 /* VBOX_VIDEO_INFO_SCREEN_F_* */
192 uint8_t u8Flags;
193} VBOXVIDEOINFOSCREEN;
194
195/* The guest initializes the structure to 0. The positions of the structure in the
196 * display info area must not be changed, host will update the structure. Guest checks
197 * the events and modifies the structure as a response to host.
198 */
199#define VBOX_VIDEO_INFO_HOST_EVENTS_F_NONE 0x00000000
200#define VBOX_VIDEO_INFO_HOST_EVENTS_F_VRDP_RESET 0x00000080
201
202typedef struct VBOXVIDEOINFOHOSTEVENTS
203{
204 /* Host events. */
205 uint32_t fu32Events;
206} VBOXVIDEOINFOHOSTEVENTS;
207
208/* Resides in adapter info memory. Describes the non-volatile VRAM heap. */
209typedef struct VBOXVIDEOINFONVHEAP
210{
211 /* Absolute offset in VRAM of the start of the heap. */
212 uint32_t u32HeapOffset;
213
214 /* The size of the heap. */
215 uint32_t u32HeapSize;
216
217} VBOXVIDEOINFONVHEAP;
218
219/* Display information area. */
220typedef struct VBOXVIDEOINFOVBVASTATUS
221{
222 /* Absolute offset in VRAM of the start of the VBVA QUEUE. 0 to disable VBVA. */
223 uint32_t u32QueueOffset;
224
225 /* The size of the VBVA QUEUE. 0 to disable VBVA. */
226 uint32_t u32QueueSize;
227
228} VBOXVIDEOINFOVBVASTATUS;
229
230typedef struct VBOXVIDEOINFOVBVAFLUSH
231{
232 uint32_t u32DataStart;
233
234 uint32_t u32DataEnd;
235
236} VBOXVIDEOINFOVBVAFLUSH;
237
238#define VBOX_VIDEO_QCI32_MONITOR_COUNT 0
239#define VBOX_VIDEO_QCI32_OFFSCREEN_HEAP_SIZE 1
240
241typedef struct VBOXVIDEOINFOQUERYCONF32
242{
243 uint32_t u32Index;
244
245 uint32_t u32Value;
246
247} VBOXVIDEOINFOQUERYCONF32;
248#pragma pack()
249
250#ifdef VBOX_WITH_VIDEOHWACCEL
251#pragma pack(1)
252
253#define VBOXVHWA_VERSION_MAJ 0
254#define VBOXVHWA_VERSION_MIN 0
255#define VBOXVHWA_VERSION_BLD 6
256#define VBOXVHWA_VERSION_RSV 0
257
258typedef enum
259{
260 VBOXVHWACMD_TYPE_SURF_CANCREATE = 1,
261 VBOXVHWACMD_TYPE_SURF_CREATE,
262 VBOXVHWACMD_TYPE_SURF_DESTROY,
263 VBOXVHWACMD_TYPE_SURF_LOCK,
264 VBOXVHWACMD_TYPE_SURF_UNLOCK,
265 VBOXVHWACMD_TYPE_SURF_BLT,
266 VBOXVHWACMD_TYPE_SURF_FLIP,
267 VBOXVHWACMD_TYPE_SURF_OVERLAY_UPDATE,
268 VBOXVHWACMD_TYPE_SURF_OVERLAY_SETPOSITION,
269 VBOXVHWACMD_TYPE_SURF_COLORKEY_SET,
270 VBOXVHWACMD_TYPE_QUERY_INFO1,
271 VBOXVHWACMD_TYPE_QUERY_INFO2,
272 VBOXVHWACMD_TYPE_ENABLE,
273 VBOXVHWACMD_TYPE_DISABLE,
274 VBOXVHWACMD_TYPE_HH_CONSTRUCT,
275 VBOXVHWACMD_TYPE_HH_RESET
276#ifdef VBOX_WITH_WDDM
277 , VBOXVHWACMD_TYPE_SURF_GETINFO
278 , VBOXVHWACMD_TYPE_SURF_COLORFILL
279#endif
280 , VBOXVHWACMD_TYPE_HH_DISABLE
281 , VBOXVHWACMD_TYPE_HH_ENABLE
282 , VBOXVHWACMD_TYPE_HH_SAVESTATE_SAVEBEGIN
283 , VBOXVHWACMD_TYPE_HH_SAVESTATE_SAVEEND
284 , VBOXVHWACMD_TYPE_HH_SAVESTATE_SAVEPERFORM
285 , VBOXVHWACMD_TYPE_HH_SAVESTATE_LOADPERFORM
286} VBOXVHWACMD_TYPE;
287
288/* the command processing was asynch, set by the host to indicate asynch command completion
289 * must not be cleared once set, the command completion is performed by issuing a host->guest completion command
290 * while keeping this flag unchanged */
291#define VBOXVHWACMD_FLAG_HG_ASYNCH 0x00010000
292/* asynch completion is performed by issuing the event */
293#define VBOXVHWACMD_FLAG_GH_ASYNCH_EVENT 0x00000001
294/* issue interrupt on asynch completion */
295#define VBOXVHWACMD_FLAG_GH_ASYNCH_IRQ 0x00000002
296/* guest does not do any op on completion of this command, the host may copy the command and indicate that it does not need the command anymore
297 * by setting the VBOXVHWACMD_FLAG_HG_ASYNCH_RETURNED flag */
298#define VBOXVHWACMD_FLAG_GH_ASYNCH_NOCOMPLETION 0x00000004
299/* the host has copied the VBOXVHWACMD_FLAG_GH_ASYNCH_NOCOMPLETION command and returned it to the guest */
300#define VBOXVHWACMD_FLAG_HG_ASYNCH_RETURNED 0x00020000
301/* this is the host->host cmd, i.e. a configuration command posted by the host to the framebuffer */
302#define VBOXVHWACMD_FLAG_HH_CMD 0x10000000
303
304typedef struct VBOXVHWACMD
305{
306 VBOXVHWACMD_TYPE enmCmd; /* command type */
307 volatile int32_t rc; /* command result */
308 int32_t iDisplay; /* display index */
309 volatile int32_t Flags; /* ored VBOXVHWACMD_FLAG_xxx values */
310 uint64_t GuestVBVAReserved1; /* field internally used by the guest VBVA cmd handling, must NOT be modified by clients */
311 uint64_t GuestVBVAReserved2; /* field internally used by the guest VBVA cmd handling, must NOT be modified by clients */
312 volatile uint32_t cRefs;
313 int32_t Reserved;
314 union
315 {
316 struct VBOXVHWACMD *pNext;
317 uint32_t offNext;
318 uint64_t Data; /* the body is 64-bit aligned */
319 } u;
320 char body[1];
321} VBOXVHWACMD;
322
323#define VBOXVHWACMD_HEADSIZE() (RT_OFFSETOF(VBOXVHWACMD, body))
324#define VBOXVHWACMD_SIZE_FROMBODYSIZE(_s) (VBOXVHWACMD_HEADSIZE() + (_s))
325#define VBOXVHWACMD_SIZE(_tCmd) (VBOXVHWACMD_SIZE_FROMBODYSIZE(sizeof(_tCmd)))
326typedef unsigned int VBOXVHWACMD_LENGTH;
327typedef uint64_t VBOXVHWA_SURFHANDLE;
328#define VBOXVHWA_SURFHANDLE_INVALID 0ULL
329#define VBOXVHWACMD_BODY(_p, _t) ((_t*)(_p)->body)
330#define VBOXVHWACMD_HEAD(_pb) ((VBOXVHWACMD*)((uint8_t *)(_pb) - RT_OFFSETOF(VBOXVHWACMD, body)))
331
332typedef struct VBOXVHWA_RECTL
333{
334 int32_t left;
335 int32_t top;
336 int32_t right;
337 int32_t bottom;
338} VBOXVHWA_RECTL;
339
340typedef struct VBOXVHWA_COLORKEY
341{
342 uint32_t low;
343 uint32_t high;
344} VBOXVHWA_COLORKEY;
345
346typedef struct VBOXVHWA_PIXELFORMAT
347{
348 uint32_t flags;
349 uint32_t fourCC;
350 union
351 {
352 uint32_t rgbBitCount;
353 uint32_t yuvBitCount;
354 } c;
355
356 union
357 {
358 uint32_t rgbRBitMask;
359 uint32_t yuvYBitMask;
360 } m1;
361
362 union
363 {
364 uint32_t rgbGBitMask;
365 uint32_t yuvUBitMask;
366 } m2;
367
368 union
369 {
370 uint32_t rgbBBitMask;
371 uint32_t yuvVBitMask;
372 } m3;
373
374 union
375 {
376 uint32_t rgbABitMask;
377 } m4;
378
379 uint32_t Reserved;
380} VBOXVHWA_PIXELFORMAT;
381
382typedef struct VBOXVHWA_SURFACEDESC
383{
384 uint32_t flags;
385 uint32_t height;
386 uint32_t width;
387 uint32_t pitch;
388 uint32_t sizeX;
389 uint32_t sizeY;
390 uint32_t cBackBuffers;
391 uint32_t Reserved;
392 VBOXVHWA_COLORKEY DstOverlayCK;
393 VBOXVHWA_COLORKEY DstBltCK;
394 VBOXVHWA_COLORKEY SrcOverlayCK;
395 VBOXVHWA_COLORKEY SrcBltCK;
396 VBOXVHWA_PIXELFORMAT PixelFormat;
397 uint32_t surfCaps;
398 uint32_t Reserved2;
399 VBOXVHWA_SURFHANDLE hSurf;
400 uint64_t offSurface;
401} VBOXVHWA_SURFACEDESC;
402
403typedef struct VBOXVHWA_BLTFX
404{
405 uint32_t flags;
406 uint32_t rop;
407 uint32_t rotationOp;
408 uint32_t rotation;
409 uint32_t fillColor;
410 uint32_t Reserved;
411 VBOXVHWA_COLORKEY DstCK;
412 VBOXVHWA_COLORKEY SrcCK;
413} VBOXVHWA_BLTFX;
414
415typedef struct VBOXVHWA_OVERLAYFX
416{
417 uint32_t flags;
418 uint32_t Reserved1;
419 uint32_t fxFlags;
420 uint32_t Reserved2;
421 VBOXVHWA_COLORKEY DstCK;
422 VBOXVHWA_COLORKEY SrcCK;
423} VBOXVHWA_OVERLAYFX;
424
425#define VBOXVHWA_CAPS_BLT 0x00000040
426#define VBOXVHWA_CAPS_BLTCOLORFILL 0x04000000
427#define VBOXVHWA_CAPS_BLTFOURCC 0x00000100
428#define VBOXVHWA_CAPS_BLTSTRETCH 0x00000200
429#define VBOXVHWA_CAPS_BLTQUEUE 0x00000080
430
431#define VBOXVHWA_CAPS_OVERLAY 0x00000800
432#define VBOXVHWA_CAPS_OVERLAYFOURCC 0x00002000
433#define VBOXVHWA_CAPS_OVERLAYSTRETCH 0x00004000
434#define VBOXVHWA_CAPS_OVERLAYCANTCLIP 0x00001000
435
436#define VBOXVHWA_CAPS_COLORKEY 0x00400000
437#define VBOXVHWA_CAPS_COLORKEYHWASSIST 0x01000000
438
439#define VBOXVHWA_SCAPS_BACKBUFFER 0x00000004
440#define VBOXVHWA_SCAPS_COMPLEX 0x00000008
441#define VBOXVHWA_SCAPS_FLIP 0x00000010
442#define VBOXVHWA_SCAPS_FRONTBUFFER 0x00000020
443#define VBOXVHWA_SCAPS_OFFSCREENPLAIN 0x00000040
444#define VBOXVHWA_SCAPS_OVERLAY 0x00000080
445#define VBOXVHWA_SCAPS_PRIMARYSURFACE 0x00000200
446#define VBOXVHWA_SCAPS_SYSTEMMEMORY 0x00000800
447#define VBOXVHWA_SCAPS_VIDEOMEMORY 0x00004000
448#define VBOXVHWA_SCAPS_VISIBLE 0x00008000
449#define VBOXVHWA_SCAPS_LOCALVIDMEM 0x10000000
450
451#define VBOXVHWA_PF_PALETTEINDEXED8 0x00000020
452#define VBOXVHWA_PF_RGB 0x00000040
453#define VBOXVHWA_PF_RGBTOYUV 0x00000100
454#define VBOXVHWA_PF_YUV 0x00000200
455#define VBOXVHWA_PF_FOURCC 0x00000004
456
457#define VBOXVHWA_LOCK_DISCARDCONTENTS 0x00002000
458
459#define VBOXVHWA_CFG_ENABLED 0x00000001
460
461#define VBOXVHWA_SD_BACKBUFFERCOUNT 0x00000020
462#define VBOXVHWA_SD_CAPS 0x00000001
463#define VBOXVHWA_SD_CKDESTBLT 0x00004000
464#define VBOXVHWA_SD_CKDESTOVERLAY 0x00002000
465#define VBOXVHWA_SD_CKSRCBLT 0x00010000
466#define VBOXVHWA_SD_CKSRCOVERLAY 0x00008000
467#define VBOXVHWA_SD_HEIGHT 0x00000002
468#define VBOXVHWA_SD_PITCH 0x00000008
469#define VBOXVHWA_SD_PIXELFORMAT 0x00001000
470/*#define VBOXVHWA_SD_REFRESHRATE 0x00040000*/
471#define VBOXVHWA_SD_WIDTH 0x00000004
472
473#define VBOXVHWA_CKEYCAPS_DESTBLT 0x00000001
474#define VBOXVHWA_CKEYCAPS_DESTBLTCLRSPACE 0x00000002
475#define VBOXVHWA_CKEYCAPS_DESTBLTCLRSPACEYUV 0x00000004
476#define VBOXVHWA_CKEYCAPS_DESTBLTYUV 0x00000008
477#define VBOXVHWA_CKEYCAPS_DESTOVERLAY 0x00000010
478#define VBOXVHWA_CKEYCAPS_DESTOVERLAYCLRSPACE 0x00000020
479#define VBOXVHWA_CKEYCAPS_DESTOVERLAYCLRSPACEYUV 0x00000040
480#define VBOXVHWA_CKEYCAPS_DESTOVERLAYONEACTIVE 0x00000080
481#define VBOXVHWA_CKEYCAPS_DESTOVERLAYYUV 0x00000100
482#define VBOXVHWA_CKEYCAPS_SRCBLT 0x00000200
483#define VBOXVHWA_CKEYCAPS_SRCBLTCLRSPACE 0x00000400
484#define VBOXVHWA_CKEYCAPS_SRCBLTCLRSPACEYUV 0x00000800
485#define VBOXVHWA_CKEYCAPS_SRCBLTYUV 0x00001000
486#define VBOXVHWA_CKEYCAPS_SRCOVERLAY 0x00002000
487#define VBOXVHWA_CKEYCAPS_SRCOVERLAYCLRSPACE 0x00004000
488#define VBOXVHWA_CKEYCAPS_SRCOVERLAYCLRSPACEYUV 0x00008000
489#define VBOXVHWA_CKEYCAPS_SRCOVERLAYONEACTIVE 0x00010000
490#define VBOXVHWA_CKEYCAPS_SRCOVERLAYYUV 0x00020000
491#define VBOXVHWA_CKEYCAPS_NOCOSTOVERLAY 0x00040000
492
493#define VBOXVHWA_BLT_COLORFILL 0x00000400
494#define VBOXVHWA_BLT_DDFX 0x00000800
495#define VBOXVHWA_BLT_EXTENDED_FLAGS 0x40000000
496#define VBOXVHWA_BLT_EXTENDED_LINEAR_CONTENT 0x00000004
497#define VBOXVHWA_BLT_EXTENDED_PRESENTATION_STRETCHFACTOR 0x00000010
498#define VBOXVHWA_BLT_KEYDESTOVERRIDE 0x00004000
499#define VBOXVHWA_BLT_KEYSRCOVERRIDE 0x00010000
500#define VBOXVHWA_BLT_LAST_PRESENTATION 0x20000000
501#define VBOXVHWA_BLT_PRESENTATION 0x10000000
502#define VBOXVHWA_BLT_ROP 0x00020000
503
504
505#define VBOXVHWA_OVER_DDFX 0x00080000
506#define VBOXVHWA_OVER_HIDE 0x00000200
507#define VBOXVHWA_OVER_KEYDEST 0x00000400
508#define VBOXVHWA_OVER_KEYDESTOVERRIDE 0x00000800
509#define VBOXVHWA_OVER_KEYSRC 0x00001000
510#define VBOXVHWA_OVER_KEYSRCOVERRIDE 0x00002000
511#define VBOXVHWA_OVER_SHOW 0x00004000
512
513#define VBOXVHWA_CKEY_COLORSPACE 0x00000001
514#define VBOXVHWA_CKEY_DESTBLT 0x00000002
515#define VBOXVHWA_CKEY_DESTOVERLAY 0x00000004
516#define VBOXVHWA_CKEY_SRCBLT 0x00000008
517#define VBOXVHWA_CKEY_SRCOVERLAY 0x00000010
518
519#define VBOXVHWA_BLT_ARITHSTRETCHY 0x00000001
520#define VBOXVHWA_BLT_MIRRORLEFTRIGHT 0x00000002
521#define VBOXVHWA_BLT_MIRRORUPDOWN 0x00000004
522
523#define VBOXVHWA_OVERFX_ARITHSTRETCHY 0x00000001
524#define VBOXVHWA_OVERFX_MIRRORLEFTRIGHT 0x00000002
525#define VBOXVHWA_OVERFX_MIRRORUPDOWN 0x00000004
526
527#define VBOXVHWA_CAPS2_CANRENDERWINDOWED 0x00080000
528#define VBOXVHWA_CAPS2_WIDESURFACES 0x00001000
529#define VBOXVHWA_CAPS2_COPYFOURCC 0x00008000
530/*#define VBOXVHWA_CAPS2_FLIPINTERVAL 0x00200000*/
531/*#define VBOXVHWA_CAPS2_FLIPNOVSYNC 0x00400000*/
532
533
534#define VBOXVHWA_OFFSET64_VOID (UINT64_MAX)
535
536typedef struct VBOXVHWA_VERSION
537{
538 uint32_t maj;
539 uint32_t min;
540 uint32_t bld;
541 uint32_t reserved;
542} VBOXVHWA_VERSION;
543
544#define VBOXVHWA_VERSION_INIT(_pv) do { \
545 (_pv)->maj = VBOXVHWA_VERSION_MAJ; \
546 (_pv)->min = VBOXVHWA_VERSION_MIN; \
547 (_pv)->bld = VBOXVHWA_VERSION_BLD; \
548 (_pv)->reserved = VBOXVHWA_VERSION_RSV; \
549 } while(0)
550
551typedef struct VBOXVHWACMD_QUERYINFO1
552{
553 union
554 {
555 struct
556 {
557 VBOXVHWA_VERSION guestVersion;
558 } in;
559
560 struct
561 {
562 uint32_t cfgFlags;
563 uint32_t caps;
564
565 uint32_t caps2;
566 uint32_t colorKeyCaps;
567
568 uint32_t stretchCaps;
569 uint32_t surfaceCaps;
570
571 uint32_t numOverlays;
572 uint32_t curOverlays;
573
574 uint32_t numFourCC;
575 uint32_t reserved;
576 } out;
577 } u;
578} VBOXVHWACMD_QUERYINFO1;
579
580typedef struct VBOXVHWACMD_QUERYINFO2
581{
582 uint32_t numFourCC;
583 uint32_t FourCC[1];
584} VBOXVHWACMD_QUERYINFO2;
585
586#define VBOXVHWAINFO2_SIZE(_cFourCC) RT_OFFSETOF(VBOXVHWACMD_QUERYINFO2, FourCC[_cFourCC])
587
588typedef struct VBOXVHWACMD_SURF_CANCREATE
589{
590 VBOXVHWA_SURFACEDESC SurfInfo;
591 union
592 {
593 struct
594 {
595 uint32_t bIsDifferentPixelFormat;
596 uint32_t Reserved;
597 } in;
598
599 struct
600 {
601 int32_t ErrInfo;
602 } out;
603 } u;
604} VBOXVHWACMD_SURF_CANCREATE;
605
606typedef struct VBOXVHWACMD_SURF_CREATE
607{
608 VBOXVHWA_SURFACEDESC SurfInfo;
609} VBOXVHWACMD_SURF_CREATE;
610
611#ifdef VBOX_WITH_WDDM
612typedef struct VBOXVHWACMD_SURF_GETINFO
613{
614 VBOXVHWA_SURFACEDESC SurfInfo;
615} VBOXVHWACMD_SURF_GETINFO;
616#endif
617
618typedef struct VBOXVHWACMD_SURF_DESTROY
619{
620 union
621 {
622 struct
623 {
624 VBOXVHWA_SURFHANDLE hSurf;
625 } in;
626 } u;
627} VBOXVHWACMD_SURF_DESTROY;
628
629typedef struct VBOXVHWACMD_SURF_LOCK
630{
631 union
632 {
633 struct
634 {
635 VBOXVHWA_SURFHANDLE hSurf;
636 uint64_t offSurface;
637 uint32_t flags;
638 uint32_t rectValid;
639 VBOXVHWA_RECTL rect;
640 } in;
641 } u;
642} VBOXVHWACMD_SURF_LOCK;
643
644typedef struct VBOXVHWACMD_SURF_UNLOCK
645{
646 union
647 {
648 struct
649 {
650 VBOXVHWA_SURFHANDLE hSurf;
651 uint32_t xUpdatedMemValid;
652 uint32_t reserved;
653 VBOXVHWA_RECTL xUpdatedMemRect;
654 } in;
655 } u;
656} VBOXVHWACMD_SURF_UNLOCK;
657
658typedef struct VBOXVHWACMD_SURF_BLT
659{
660 uint64_t DstGuestSurfInfo;
661 uint64_t SrcGuestSurfInfo;
662 union
663 {
664 struct
665 {
666 VBOXVHWA_SURFHANDLE hDstSurf;
667 uint64_t offDstSurface;
668 VBOXVHWA_RECTL dstRect;
669 VBOXVHWA_SURFHANDLE hSrcSurf;
670 uint64_t offSrcSurface;
671 VBOXVHWA_RECTL srcRect;
672 uint32_t flags;
673 uint32_t xUpdatedSrcMemValid;
674 VBOXVHWA_BLTFX desc;
675 VBOXVHWA_RECTL xUpdatedSrcMemRect;
676 } in;
677 } u;
678} VBOXVHWACMD_SURF_BLT;
679
680#ifdef VBOX_WITH_WDDM
681typedef struct VBOXVHWACMD_SURF_COLORFILL
682{
683 union
684 {
685 struct
686 {
687 VBOXVHWA_SURFHANDLE hSurf;
688 uint64_t offSurface;
689 uint32_t u32Reserved;
690 uint32_t cRects;
691 VBOXVHWA_RECTL aRects[1];
692 } in;
693 } u;
694} VBOXVHWACMD_SURF_COLORFILL;
695#endif
696
697typedef struct VBOXVHWACMD_SURF_FLIP
698{
699 uint64_t TargGuestSurfInfo;
700 uint64_t CurrGuestSurfInfo;
701 union
702 {
703 struct
704 {
705 VBOXVHWA_SURFHANDLE hTargSurf;
706 uint64_t offTargSurface;
707 VBOXVHWA_SURFHANDLE hCurrSurf;
708 uint64_t offCurrSurface;
709 uint32_t flags;
710 uint32_t xUpdatedTargMemValid;
711 VBOXVHWA_RECTL xUpdatedTargMemRect;
712 } in;
713 } u;
714} VBOXVHWACMD_SURF_FLIP;
715
716typedef struct VBOXVHWACMD_SURF_COLORKEY_SET
717{
718 union
719 {
720 struct
721 {
722 VBOXVHWA_SURFHANDLE hSurf;
723 uint64_t offSurface;
724 VBOXVHWA_COLORKEY CKey;
725 uint32_t flags;
726 uint32_t reserved;
727 } in;
728 } u;
729} VBOXVHWACMD_SURF_COLORKEY_SET;
730
731#define VBOXVHWACMD_SURF_OVERLAY_UPDATE_F_SRCMEMRECT 0x00000001
732#define VBOXVHWACMD_SURF_OVERLAY_UPDATE_F_DSTMEMRECT 0x00000002
733
734typedef struct VBOXVHWACMD_SURF_OVERLAY_UPDATE
735{
736 union
737 {
738 struct
739 {
740 VBOXVHWA_SURFHANDLE hDstSurf;
741 uint64_t offDstSurface;
742 VBOXVHWA_RECTL dstRect;
743 VBOXVHWA_SURFHANDLE hSrcSurf;
744 uint64_t offSrcSurface;
745 VBOXVHWA_RECTL srcRect;
746 uint32_t flags;
747 uint32_t xFlags;
748 VBOXVHWA_OVERLAYFX desc;
749 VBOXVHWA_RECTL xUpdatedSrcMemRect;
750 VBOXVHWA_RECTL xUpdatedDstMemRect;
751 } in;
752 } u;
753}VBOXVHWACMD_SURF_OVERLAY_UPDATE;
754
755typedef struct VBOXVHWACMD_SURF_OVERLAY_SETPOSITION
756{
757 union
758 {
759 struct
760 {
761 VBOXVHWA_SURFHANDLE hDstSurf;
762 uint64_t offDstSurface;
763 VBOXVHWA_SURFHANDLE hSrcSurf;
764 uint64_t offSrcSurface;
765 uint32_t xPos;
766 uint32_t yPos;
767 uint32_t flags;
768 uint32_t reserved;
769 } in;
770 } u;
771} VBOXVHWACMD_SURF_OVERLAY_SETPOSITION;
772
773typedef struct VBOXVHWACMD_HH_CONSTRUCT
774{
775 void *pVM;
776 /* VRAM info for the backend to be able to properly translate VRAM offsets */
777 void *pvVRAM;
778 uint32_t cbVRAM;
779} VBOXVHWACMD_HH_CONSTRUCT;
780
781typedef struct VBOXVHWACMD_HH_SAVESTATE_SAVEPERFORM
782{
783 struct SSMHANDLE * pSSM;
784} VBOXVHWACMD_HH_SAVESTATE_SAVEPERFORM;
785
786typedef struct VBOXVHWACMD_HH_SAVESTATE_LOADPERFORM
787{
788 struct SSMHANDLE * pSSM;
789} VBOXVHWACMD_HH_SAVESTATE_LOADPERFORM;
790
791typedef DECLCALLBACK(void) FNVBOXVHWA_HH_CALLBACK(void*);
792typedef FNVBOXVHWA_HH_CALLBACK *PFNVBOXVHWA_HH_CALLBACK;
793
794#define VBOXVHWA_HH_CALLBACK_SET(_pCmd, _pfn, _parg) \
795 do { \
796 (_pCmd)->GuestVBVAReserved1 = (uint64_t)(uintptr_t)(_pfn); \
797 (_pCmd)->GuestVBVAReserved2 = (uint64_t)(uintptr_t)(_parg); \
798 }while(0)
799
800#define VBOXVHWA_HH_CALLBACK_GET(_pCmd) ((PFNVBOXVHWA_HH_CALLBACK)(_pCmd)->GuestVBVAReserved1)
801#define VBOXVHWA_HH_CALLBACK_GET_ARG(_pCmd) ((void*)(_pCmd)->GuestVBVAReserved2)
802
803#pragma pack()
804#endif /* #ifdef VBOX_WITH_VIDEOHWACCEL */
805
806/* All structures are without alignment. */
807#pragma pack(1)
808
809typedef struct VBVAHOSTFLAGS
810{
811 uint32_t u32HostEvents;
812 uint32_t u32SupportedOrders;
813} VBVAHOSTFLAGS;
814
815typedef struct VBVABUFFER
816{
817 VBVAHOSTFLAGS hostFlags;
818
819 /* The offset where the data start in the buffer. */
820 uint32_t off32Data;
821 /* The offset where next data must be placed in the buffer. */
822 uint32_t off32Free;
823
824 /* The queue of record descriptions. */
825 VBVARECORD aRecords[VBVA_MAX_RECORDS];
826 uint32_t indexRecordFirst;
827 uint32_t indexRecordFree;
828
829 /* Space to leave free in the buffer when large partial records are transferred. */
830 uint32_t cbPartialWriteThreshold;
831
832 uint32_t cbData;
833 uint8_t au8Data[1]; /* variable size for the rest of the VBVABUFFER area in VRAM. */
834} VBVABUFFER;
835
836/* guest->host commands */
837#define VBVA_QUERY_CONF32 1
838#define VBVA_SET_CONF32 2
839#define VBVA_INFO_VIEW 3
840#define VBVA_INFO_HEAP 4
841#define VBVA_FLUSH 5
842#define VBVA_INFO_SCREEN 6
843#define VBVA_ENABLE 7
844#define VBVA_MOUSE_POINTER_SHAPE 8
845#ifdef VBOX_WITH_VIDEOHWACCEL
846# define VBVA_VHWA_CMD 9
847#endif /* # ifdef VBOX_WITH_VIDEOHWACCEL */
848#ifdef VBOX_WITH_VDMA
849# define VBVA_VDMA_CTL 10 /* setup G<->H DMA channel info */
850# define VBVA_VDMA_CMD 11 /* G->H DMA command */
851#endif
852#define VBVA_INFO_CAPS 12 /* informs host about HGSMI caps. see VBVACAPS below */
853#define VBVA_SCANLINE_CFG 13 /* configures scanline, see VBVASCANLINECFG below */
854#define VBVA_SCANLINE_INFO 14 /* requests scanline info, see VBVASCANLINEINFO below */
855#define VBVA_CMDVBVA_SUBMIT 16 /* inform host about VBVA Command submission */
856#define VBVA_CMDVBVA_FLUSH 17 /* inform host about VBVA Command submission */
857#define VBVA_CMDVBVA_CTL 18 /* G->H DMA command */
858
859/* host->guest commands */
860#define VBVAHG_EVENT 1
861#define VBVAHG_DISPLAY_CUSTOM 2
862#ifdef VBOX_WITH_VDMA
863#define VBVAHG_SHGSMI_COMPLETION 3
864#endif
865
866#ifdef VBOX_WITH_VIDEOHWACCEL
867#define VBVAHG_DCUSTOM_VHWA_CMDCOMPLETE 1
868#pragma pack(1)
869typedef struct VBVAHOSTCMDVHWACMDCOMPLETE
870{
871 uint32_t offCmd;
872}VBVAHOSTCMDVHWACMDCOMPLETE;
873#pragma pack()
874#endif /* # ifdef VBOX_WITH_VIDEOHWACCEL */
875
876#pragma pack(1)
877typedef enum
878{
879 VBVAHOSTCMD_OP_EVENT = 1,
880 VBVAHOSTCMD_OP_CUSTOM
881}VBVAHOSTCMD_OP_TYPE;
882
883typedef struct VBVAHOSTCMDEVENT
884{
885 uint64_t pEvent;
886}VBVAHOSTCMDEVENT;
887
888
889typedef struct VBVAHOSTCMD
890{
891 /* destination ID if >=0 specifies display index, otherwize the command is directed to the miniport */
892 int32_t iDstID;
893 int32_t customOpCode;
894 union
895 {
896 struct VBVAHOSTCMD *pNext;
897 uint32_t offNext;
898 uint64_t Data; /* the body is 64-bit aligned */
899 } u;
900 char body[1];
901}VBVAHOSTCMD;
902
903#define VBVAHOSTCMD_SIZE(_size) (sizeof(VBVAHOSTCMD) + (_size))
904#define VBVAHOSTCMD_BODY(_pCmd, _tBody) ((_tBody*)(_pCmd)->body)
905#define VBVAHOSTCMD_HDR(_pBody) ((VBVAHOSTCMD*)(((uint8_t*)_pBody) - RT_OFFSETOF(VBVAHOSTCMD, body)))
906#define VBVAHOSTCMD_HDRSIZE (RT_OFFSETOF(VBVAHOSTCMD, body))
907
908#pragma pack()
909
910/* VBVACONF32::u32Index */
911#define VBOX_VBVA_CONF32_MONITOR_COUNT 0
912#define VBOX_VBVA_CONF32_HOST_HEAP_SIZE 1
913
914typedef struct VBVACONF32
915{
916 uint32_t u32Index;
917 uint32_t u32Value;
918} VBVACONF32;
919
920typedef struct VBVAINFOVIEW
921{
922 /* Index of the screen, assigned by the guest. */
923 uint32_t u32ViewIndex;
924
925 /* The screen offset in VRAM, the framebuffer starts here. */
926 uint32_t u32ViewOffset;
927
928 /* The size of the VRAM memory that can be used for the view. */
929 uint32_t u32ViewSize;
930
931 /* The recommended maximum size of the VRAM memory for the screen. */
932 uint32_t u32MaxScreenSize;
933} VBVAINFOVIEW;
934
935typedef struct VBVAINFOHEAP
936{
937 /* Absolute offset in VRAM of the start of the heap. */
938 uint32_t u32HeapOffset;
939
940 /* The size of the heap. */
941 uint32_t u32HeapSize;
942
943} VBVAINFOHEAP;
944
945typedef struct VBVAFLUSH
946{
947 uint32_t u32Reserved;
948
949} VBVAFLUSH;
950
951typedef struct VBVACMDVBVASUBMIT
952{
953 uint32_t u32Reserved;
954} VBVACMDVBVASUBMIT;
955
956/* flush is requested because due to guest command buffer overflow */
957#define VBVACMDVBVAFLUSH_F_GUEST_BUFFER_OVERFLOW 1
958
959typedef struct VBVACMDVBVAFLUSH
960{
961 uint32_t u32Flags;
962} VBVACMDVBVAFLUSH;
963
964
965/* VBVAINFOSCREEN::u8Flags */
966#define VBVA_SCREEN_F_NONE 0x0000
967#define VBVA_SCREEN_F_ACTIVE 0x0001
968/** The virtual monitor has been disabled by the guest and should be blacked
969 * out by the host and ignored for purposes of pointer position calculation. */
970#define VBVA_SCREEN_F_DISABLED 0x0002
971
972typedef struct VBVAINFOSCREEN
973{
974 /* Which view contains the screen. */
975 uint32_t u32ViewIndex;
976
977 /* Physical X origin relative to the primary screen. */
978 int32_t i32OriginX;
979
980 /* Physical Y origin relative to the primary screen. */
981 int32_t i32OriginY;
982
983 /* Offset of visible framebuffer relative to the framebuffer start. */
984 uint32_t u32StartOffset;
985
986 /* The scan line size in bytes. */
987 uint32_t u32LineSize;
988
989 /* Width of the screen. */
990 uint32_t u32Width;
991
992 /* Height of the screen. */
993 uint32_t u32Height;
994
995 /* Color depth. */
996 uint16_t u16BitsPerPixel;
997
998 /* VBVA_SCREEN_F_* */
999 uint16_t u16Flags;
1000} VBVAINFOSCREEN;
1001
1002
1003/* VBVAENABLE::u32Flags */
1004#define VBVA_F_NONE 0x00000000
1005#define VBVA_F_ENABLE 0x00000001
1006#define VBVA_F_DISABLE 0x00000002
1007/* extended VBVA to be used with WDDM */
1008#define VBVA_F_EXTENDED 0x00000004
1009/* vbva offset is absolute VRAM offset */
1010#define VBVA_F_ABSOFFSET 0x00000008
1011
1012typedef struct VBVAENABLE
1013{
1014 uint32_t u32Flags;
1015 uint32_t u32Offset;
1016 int32_t i32Result;
1017} VBVAENABLE;
1018
1019typedef struct VBVAENABLE_EX
1020{
1021 VBVAENABLE Base;
1022 uint32_t u32ScreenId;
1023} VBVAENABLE_EX;
1024
1025
1026typedef struct VBVAMOUSEPOINTERSHAPE
1027{
1028 /* The host result. */
1029 int32_t i32Result;
1030
1031 /* VBOX_MOUSE_POINTER_* bit flags. */
1032 uint32_t fu32Flags;
1033
1034 /* X coordinate of the hot spot. */
1035 uint32_t u32HotX;
1036
1037 /* Y coordinate of the hot spot. */
1038 uint32_t u32HotY;
1039
1040 /* Width of the pointer in pixels. */
1041 uint32_t u32Width;
1042
1043 /* Height of the pointer in scanlines. */
1044 uint32_t u32Height;
1045
1046 /* Pointer data.
1047 *
1048 ****
1049 * The data consists of 1 bpp AND mask followed by 32 bpp XOR (color) mask.
1050 *
1051 * For pointers without alpha channel the XOR mask pixels are 32 bit values: (lsb)BGR0(msb).
1052 * For pointers with alpha channel the XOR mask consists of (lsb)BGRA(msb) 32 bit values.
1053 *
1054 * Guest driver must create the AND mask for pointers with alpha channel, so if host does not
1055 * support alpha, the pointer could be displayed as a normal color pointer. The AND mask can
1056 * be constructed from alpha values. For example alpha value >= 0xf0 means bit 0 in the AND mask.
1057 *
1058 * The AND mask is 1 bpp bitmap with byte aligned scanlines. Size of AND mask,
1059 * therefore, is cbAnd = (width + 7) / 8 * height. The padding bits at the
1060 * end of any scanline are undefined.
1061 *
1062 * The XOR mask follows the AND mask on the next 4 bytes aligned offset:
1063 * uint8_t *pXor = pAnd + (cbAnd + 3) & ~3
1064 * Bytes in the gap between the AND and the XOR mask are undefined.
1065 * XOR mask scanlines have no gap between them and size of XOR mask is:
1066 * cXor = width * 4 * height.
1067 ****
1068 *
1069 * Preallocate 4 bytes for accessing actual data as p->au8Data.
1070 */
1071 uint8_t au8Data[4];
1072
1073} VBVAMOUSEPOINTERSHAPE;
1074
1075/* the guest driver can handle asynch guest cmd completion by reading the command offset from io port */
1076#define VBVACAPS_COMPLETEGCMD_BY_IOREAD 0x00000001
1077/* the guest driver can handle video adapter IRQs */
1078#define VBVACAPS_IRQ 0x00000002
1079typedef struct VBVACAPS
1080{
1081 int32_t rc;
1082 uint32_t fCaps;
1083} VBVACAPS;
1084
1085/* makes graphics device generate IRQ on VSYNC */
1086#define VBVASCANLINECFG_ENABLE_VSYNC_IRQ 0x00000001
1087/* guest driver may request the current scanline */
1088#define VBVASCANLINECFG_ENABLE_SCANLINE_INFO 0x00000002
1089/* request the current refresh period, returned in u32RefreshPeriodMs */
1090#define VBVASCANLINECFG_QUERY_REFRESH_PERIOD 0x00000004
1091/* set new refresh period specified in u32RefreshPeriodMs.
1092 * if used with VBVASCANLINECFG_QUERY_REFRESH_PERIOD,
1093 * u32RefreshPeriodMs is set to the previous refresh period on return */
1094#define VBVASCANLINECFG_SET_REFRESH_PERIOD 0x00000008
1095
1096typedef struct VBVASCANLINECFG
1097{
1098 int32_t rc;
1099 uint32_t fFlags;
1100 uint32_t u32RefreshPeriodMs;
1101 uint32_t u32Reserved;
1102} VBVASCANLINECFG;
1103
1104typedef struct VBVASCANLINEINFO
1105{
1106 int32_t rc;
1107 uint32_t u32ScreenId;
1108 uint32_t u32InVBlank;
1109 uint32_t u32ScanLine;
1110} VBVASCANLINEINFO;
1111
1112#pragma pack()
1113
1114typedef uint64_t VBOXVIDEOOFFSET;
1115
1116#define VBOXVIDEOOFFSET_VOID ((VBOXVIDEOOFFSET)~0)
1117
1118#pragma pack(1)
1119
1120/*
1121 * VBOXSHGSMI made on top HGSMI and allows receiving notifications
1122 * about G->H command completion
1123 */
1124/* SHGSMI command header */
1125typedef struct VBOXSHGSMIHEADER
1126{
1127 uint64_t pvNext; /*<- completion processing queue */
1128 uint32_t fFlags; /*<- see VBOXSHGSMI_FLAG_XXX Flags */
1129 uint32_t cRefs; /*<- command referece count */
1130 uint64_t u64Info1; /*<- contents depends on the fFlags value */
1131 uint64_t u64Info2; /*<- contents depends on the fFlags value */
1132} VBOXSHGSMIHEADER, *PVBOXSHGSMIHEADER;
1133
1134typedef enum
1135{
1136 VBOXVDMACMD_TYPE_UNDEFINED = 0,
1137 VBOXVDMACMD_TYPE_DMA_PRESENT_BLT = 1,
1138 VBOXVDMACMD_TYPE_DMA_BPB_TRANSFER,
1139 VBOXVDMACMD_TYPE_DMA_BPB_FILL,
1140 VBOXVDMACMD_TYPE_DMA_PRESENT_SHADOW2PRIMARY,
1141 VBOXVDMACMD_TYPE_DMA_PRESENT_CLRFILL,
1142 VBOXVDMACMD_TYPE_DMA_PRESENT_FLIP,
1143 VBOXVDMACMD_TYPE_DMA_NOP,
1144 VBOXVDMACMD_TYPE_CHROMIUM_CMD, /* chromium cmd */
1145 VBOXVDMACMD_TYPE_DMA_BPB_TRANSFER_VRAMSYS,
1146 VBOXVDMACMD_TYPE_CHILD_STATUS_IRQ /* make the device notify child (monitor) state change IRQ */
1147} VBOXVDMACMD_TYPE;
1148
1149#pragma pack()
1150
1151/* the command processing was asynch, set by the host to indicate asynch command completion
1152 * must not be cleared once set, the command completion is performed by issuing a host->guest completion command
1153 * while keeping this flag unchanged */
1154#define VBOXSHGSMI_FLAG_HG_ASYNCH 0x00010000
1155#if 0
1156/* if set - asynch completion is performed by issuing the event,
1157 * if cleared - asynch completion is performed by calling a callback */
1158#define VBOXSHGSMI_FLAG_GH_ASYNCH_EVENT 0x00000001
1159#endif
1160/* issue interrupt on asynch completion, used for critical G->H commands,
1161 * i.e. for completion of which guest is waiting. */
1162#define VBOXSHGSMI_FLAG_GH_ASYNCH_IRQ 0x00000002
1163/* guest does not do any op on completion of this command,
1164 * the host may copy the command and indicate that it does not need the command anymore
1165 * by not setting VBOXSHGSMI_FLAG_HG_ASYNCH */
1166#define VBOXSHGSMI_FLAG_GH_ASYNCH_NOCOMPLETION 0x00000004
1167/* guest requires the command to be processed asynchronously,
1168 * not setting VBOXSHGSMI_FLAG_HG_ASYNCH by the host in this case is treated as command failure */
1169#define VBOXSHGSMI_FLAG_GH_ASYNCH_FORCE 0x00000008
1170/* force IRQ on cmd completion */
1171#define VBOXSHGSMI_FLAG_GH_ASYNCH_IRQ_FORCE 0x00000010
1172/* an IRQ-level callback is associated with the command */
1173#define VBOXSHGSMI_FLAG_GH_ASYNCH_CALLBACK_IRQ 0x00000020
1174/* guest expects this command to be completed synchronously */
1175#define VBOXSHGSMI_FLAG_GH_SYNCH 0x00000040
1176
1177
1178DECLINLINE(uint8_t *) VBoxSHGSMIBufferData (const VBOXSHGSMIHEADER* pHeader)
1179{
1180 return (uint8_t *)pHeader + sizeof (VBOXSHGSMIHEADER);
1181}
1182
1183#define VBoxSHGSMIBufferHeaderSize() (sizeof (VBOXSHGSMIHEADER))
1184
1185DECLINLINE(PVBOXSHGSMIHEADER) VBoxSHGSMIBufferHeader (const void *pvData)
1186{
1187 return (PVBOXSHGSMIHEADER)((uint8_t *)pvData - sizeof (VBOXSHGSMIHEADER));
1188}
1189
1190#ifdef VBOX_WITH_VDMA
1191# pragma pack(1)
1192
1193/* VDMA - Video DMA */
1194
1195/* VDMA Control API */
1196/* VBOXVDMA_CTL::u32Flags */
1197typedef enum
1198{
1199 VBOXVDMA_CTL_TYPE_NONE = 0,
1200 VBOXVDMA_CTL_TYPE_ENABLE,
1201 VBOXVDMA_CTL_TYPE_DISABLE,
1202 VBOXVDMA_CTL_TYPE_FLUSH,
1203 VBOXVDMA_CTL_TYPE_WATCHDOG
1204} VBOXVDMA_CTL_TYPE;
1205
1206typedef struct VBOXVDMA_CTL
1207{
1208 VBOXVDMA_CTL_TYPE enmCtl;
1209 uint32_t u32Offset;
1210 int32_t i32Result;
1211} VBOXVDMA_CTL, *PVBOXVDMA_CTL;
1212
1213typedef struct VBOXVDMA_RECTL
1214{
1215 int16_t left;
1216 int16_t top;
1217 uint16_t width;
1218 uint16_t height;
1219} VBOXVDMA_RECTL, *PVBOXVDMA_RECTL;
1220
1221typedef enum
1222{
1223 VBOXVDMA_PIXEL_FORMAT_UNKNOWN = 0,
1224 VBOXVDMA_PIXEL_FORMAT_R8G8B8 = 20,
1225 VBOXVDMA_PIXEL_FORMAT_A8R8G8B8 = 21,
1226 VBOXVDMA_PIXEL_FORMAT_X8R8G8B8 = 22,
1227 VBOXVDMA_PIXEL_FORMAT_R5G6B5 = 23,
1228 VBOXVDMA_PIXEL_FORMAT_X1R5G5B5 = 24,
1229 VBOXVDMA_PIXEL_FORMAT_A1R5G5B5 = 25,
1230 VBOXVDMA_PIXEL_FORMAT_A4R4G4B4 = 26,
1231 VBOXVDMA_PIXEL_FORMAT_R3G3B2 = 27,
1232 VBOXVDMA_PIXEL_FORMAT_A8 = 28,
1233 VBOXVDMA_PIXEL_FORMAT_A8R3G3B2 = 29,
1234 VBOXVDMA_PIXEL_FORMAT_X4R4G4B4 = 30,
1235 VBOXVDMA_PIXEL_FORMAT_A2B10G10R10 = 31,
1236 VBOXVDMA_PIXEL_FORMAT_A8B8G8R8 = 32,
1237 VBOXVDMA_PIXEL_FORMAT_X8B8G8R8 = 33,
1238 VBOXVDMA_PIXEL_FORMAT_G16R16 = 34,
1239 VBOXVDMA_PIXEL_FORMAT_A2R10G10B10 = 35,
1240 VBOXVDMA_PIXEL_FORMAT_A16B16G16R16 = 36,
1241 VBOXVDMA_PIXEL_FORMAT_A8P8 = 40,
1242 VBOXVDMA_PIXEL_FORMAT_P8 = 41,
1243 VBOXVDMA_PIXEL_FORMAT_L8 = 50,
1244 VBOXVDMA_PIXEL_FORMAT_A8L8 = 51,
1245 VBOXVDMA_PIXEL_FORMAT_A4L4 = 52,
1246 VBOXVDMA_PIXEL_FORMAT_V8U8 = 60,
1247 VBOXVDMA_PIXEL_FORMAT_L6V5U5 = 61,
1248 VBOXVDMA_PIXEL_FORMAT_X8L8V8U8 = 62,
1249 VBOXVDMA_PIXEL_FORMAT_Q8W8V8U8 = 63,
1250 VBOXVDMA_PIXEL_FORMAT_V16U16 = 64,
1251 VBOXVDMA_PIXEL_FORMAT_W11V11U10 = 65,
1252 VBOXVDMA_PIXEL_FORMAT_A2W10V10U10 = 67
1253} VBOXVDMA_PIXEL_FORMAT;
1254
1255typedef struct VBOXVDMA_SURF_DESC
1256{
1257 uint32_t width;
1258 uint32_t height;
1259 VBOXVDMA_PIXEL_FORMAT format;
1260 uint32_t bpp;
1261 uint32_t pitch;
1262 uint32_t fFlags;
1263} VBOXVDMA_SURF_DESC, *PVBOXVDMA_SURF_DESC;
1264
1265/*typedef uint64_t VBOXVDMAPHADDRESS;*/
1266typedef uint64_t VBOXVDMASURFHANDLE;
1267
1268/* region specified as a rectangle, otherwize it is a size of memory pointed to by phys address */
1269#define VBOXVDMAOPERAND_FLAGS_RECTL 0x1
1270/* Surface handle is valid */
1271#define VBOXVDMAOPERAND_FLAGS_PRIMARY 0x2
1272/* address is offset in VRAM */
1273#define VBOXVDMAOPERAND_FLAGS_VRAMOFFSET 0x4
1274
1275
1276/* VBOXVDMACBUF_DR::phBuf specifies offset in VRAM */
1277#define VBOXVDMACBUF_FLAG_BUF_VRAM_OFFSET 0x00000001
1278/* command buffer follows the VBOXVDMACBUF_DR in VRAM, VBOXVDMACBUF_DR::phBuf is ignored */
1279#define VBOXVDMACBUF_FLAG_BUF_FOLLOWS_DR 0x00000002
1280
1281/*
1282 * We can not submit the DMA command via VRAM since we do not have control over
1283 * DMA command buffer [de]allocation, i.e. we only control the buffer contents.
1284 * In other words the system may call one of our callbacks to fill a command buffer
1285 * with the necessary commands and then discard the buffer w/o any notification.
1286 *
1287 * We have only DMA command buffer physical address at submission time.
1288 *
1289 * so the only way is to */
1290typedef struct VBOXVDMACBUF_DR
1291{
1292 uint16_t fFlags;
1293 uint16_t cbBuf;
1294 /* RT_SUCCESS() - on success
1295 * VERR_INTERRUPTED - on preemption
1296 * VERR_xxx - on error */
1297 int32_t rc;
1298 union
1299 {
1300 uint64_t phBuf;
1301 VBOXVIDEOOFFSET offVramBuf;
1302 } Location;
1303 uint64_t aGuestData[7];
1304} VBOXVDMACBUF_DR, *PVBOXVDMACBUF_DR;
1305
1306#define VBOXVDMACBUF_DR_TAIL(_pCmd, _t) ( (_t*)(((uint8_t*)(_pCmd)) + sizeof (VBOXVDMACBUF_DR)) )
1307#define VBOXVDMACBUF_DR_FROM_TAIL(_pCmd) ( (VBOXVDMACBUF_DR*)(((uint8_t*)(_pCmd)) - sizeof (VBOXVDMACBUF_DR)) )
1308
1309typedef struct VBOXVDMACMD
1310{
1311 VBOXVDMACMD_TYPE enmType;
1312 uint32_t u32CmdSpecific;
1313} VBOXVDMACMD, *PVBOXVDMACMD;
1314
1315#define VBOXVDMACMD_HEADER_SIZE() sizeof (VBOXVDMACMD)
1316#define VBOXVDMACMD_SIZE_FROMBODYSIZE(_s) (VBOXVDMACMD_HEADER_SIZE() + (_s))
1317#define VBOXVDMACMD_SIZE(_t) (VBOXVDMACMD_SIZE_FROMBODYSIZE(sizeof (_t)))
1318#define VBOXVDMACMD_BODY(_pCmd, _t) ( (_t*)(((uint8_t*)(_pCmd)) + VBOXVDMACMD_HEADER_SIZE()) )
1319#define VBOXVDMACMD_BODY_SIZE(_s) ( (_s) - VBOXVDMACMD_HEADER_SIZE() )
1320#define VBOXVDMACMD_FROM_BODY(_pCmd) ( (VBOXVDMACMD*)(((uint8_t*)(_pCmd)) - VBOXVDMACMD_HEADER_SIZE()) )
1321#define VBOXVDMACMD_BODY_FIELD_OFFSET(_ot, _t, _f) ( (_ot)(uintptr_t)( VBOXVDMACMD_BODY(0, uint8_t) + RT_OFFSETOF(_t, _f) ) )
1322
1323typedef struct VBOXVDMACMD_DMA_PRESENT_BLT
1324{
1325 VBOXVIDEOOFFSET offSrc;
1326 VBOXVIDEOOFFSET offDst;
1327 VBOXVDMA_SURF_DESC srcDesc;
1328 VBOXVDMA_SURF_DESC dstDesc;
1329 VBOXVDMA_RECTL srcRectl;
1330 VBOXVDMA_RECTL dstRectl;
1331 uint32_t u32Reserved;
1332 uint32_t cDstSubRects;
1333 VBOXVDMA_RECTL aDstSubRects[1];
1334} VBOXVDMACMD_DMA_PRESENT_BLT, *PVBOXVDMACMD_DMA_PRESENT_BLT;
1335
1336typedef struct VBOXVDMACMD_DMA_PRESENT_SHADOW2PRIMARY
1337{
1338 VBOXVDMA_RECTL Rect;
1339} VBOXVDMACMD_DMA_PRESENT_SHADOW2PRIMARY, *PVBOXVDMACMD_DMA_PRESENT_SHADOW2PRIMARY;
1340
1341
1342#define VBOXVDMACMD_DMA_BPB_TRANSFER_F_SRC_VRAMOFFSET 0x00000001
1343#define VBOXVDMACMD_DMA_BPB_TRANSFER_F_DST_VRAMOFFSET 0x00000002
1344
1345typedef struct VBOXVDMACMD_DMA_BPB_TRANSFER
1346{
1347 uint32_t cbTransferSize;
1348 uint32_t fFlags;
1349 union
1350 {
1351 uint64_t phBuf;
1352 VBOXVIDEOOFFSET offVramBuf;
1353 } Src;
1354 union
1355 {
1356 uint64_t phBuf;
1357 VBOXVIDEOOFFSET offVramBuf;
1358 } Dst;
1359} VBOXVDMACMD_DMA_BPB_TRANSFER, *PVBOXVDMACMD_DMA_BPB_TRANSFER;
1360
1361#define VBOXVDMACMD_SYSMEMEL_F_PAGELIST 0x00000001
1362
1363typedef struct VBOXVDMACMD_SYSMEMEL
1364{
1365 uint32_t cPages;
1366 uint32_t fFlags;
1367 uint64_t phBuf[1];
1368} VBOXVDMACMD_SYSMEMEL, *PVBOXVDMACMD_SYSMEMEL;
1369
1370#define VBOXVDMACMD_SYSMEMEL_NEXT(_pEl) (((_pEl)->fFlags & VBOXVDMACMD_SYSMEMEL_F_PAGELIST) ? \
1371 ((PVBOXVDMACMD_SYSMEMEL)(((uint8_t*)(_pEl))+RT_OFFSETOF(VBOXVDMACMD_SYSMEMEL, phBuf[(_pEl)->cPages]))) \
1372 : \
1373 ((_pEl)+1)
1374
1375#define VBOXVDMACMD_DMA_BPB_TRANSFER_VRAMSYS_SYS2VRAM 0x00000001
1376
1377typedef struct VBOXVDMACMD_DMA_BPB_TRANSFER_VRAMSYS
1378{
1379 uint32_t cTransferPages;
1380 uint32_t fFlags;
1381 VBOXVIDEOOFFSET offVramBuf;
1382 VBOXVDMACMD_SYSMEMEL FirstEl;
1383} VBOXVDMACMD_DMA_BPB_TRANSFER_VRAMSYS, *PVBOXVDMACMD_DMA_BPB_TRANSFER_VRAMSYS;
1384
1385typedef struct VBOXVDMACMD_DMA_BPB_FILL
1386{
1387 VBOXVIDEOOFFSET offSurf;
1388 uint32_t cbFillSize;
1389 uint32_t u32FillPattern;
1390} VBOXVDMACMD_DMA_BPB_FILL, *PVBOXVDMACMD_DMA_BPB_FILL;
1391
1392#define VBOXVDMA_CHILD_STATUS_F_CONNECTED 0x01
1393#define VBOXVDMA_CHILD_STATUS_F_DISCONNECTED 0x02
1394#define VBOXVDMA_CHILD_STATUS_F_ROTATED 0x04
1395
1396typedef struct VBOXVDMA_CHILD_STATUS
1397{
1398 uint32_t iChild;
1399 uint8_t fFlags;
1400 uint8_t u8RotationAngle;
1401 uint16_t u16Reserved;
1402} VBOXVDMA_CHILD_STATUS, *PVBOXVDMA_CHILD_STATUS;
1403
1404/* apply the aInfos are applied to all targets, the iTarget is ignored */
1405#define VBOXVDMACMD_CHILD_STATUS_IRQ_F_APPLY_TO_ALL 0x00000001
1406
1407typedef struct VBOXVDMACMD_CHILD_STATUS_IRQ
1408{
1409 uint32_t cInfos;
1410 uint32_t fFlags;
1411 VBOXVDMA_CHILD_STATUS aInfos[1];
1412} VBOXVDMACMD_CHILD_STATUS_IRQ, *PVBOXVDMACMD_CHILD_STATUS_IRQ;
1413
1414# pragma pack()
1415#endif /* #ifdef VBOX_WITH_VDMA */
1416
1417#pragma pack(1)
1418typedef struct VBOXVDMACMD_CHROMIUM_BUFFER
1419{
1420 VBOXVIDEOOFFSET offBuffer;
1421 uint32_t cbBuffer;
1422 uint32_t u32GuestData;
1423 uint64_t u64GuestData;
1424} VBOXVDMACMD_CHROMIUM_BUFFER, *PVBOXVDMACMD_CHROMIUM_BUFFER;
1425
1426typedef struct VBOXVDMACMD_CHROMIUM_CMD
1427{
1428 uint32_t cBuffers;
1429 uint32_t u32Reserved;
1430 VBOXVDMACMD_CHROMIUM_BUFFER aBuffers[1];
1431} VBOXVDMACMD_CHROMIUM_CMD, *PVBOXVDMACMD_CHROMIUM_CMD;
1432
1433typedef enum
1434{
1435 VBOXVDMACMD_CHROMIUM_CTL_TYPE_UNKNOWN = 0,
1436 VBOXVDMACMD_CHROMIUM_CTL_TYPE_CRHGSMI_SETUP,
1437 VBOXVDMACMD_CHROMIUM_CTL_TYPE_SAVESTATE_BEGIN,
1438 VBOXVDMACMD_CHROMIUM_CTL_TYPE_SAVESTATE_END,
1439 VBOXVDMACMD_CHROMIUM_CTL_TYPE_CRHGSMI_SETUP_MAINCB,
1440 VBOXVDMACMD_CHROMIUM_CTL_TYPE_CRCONNECT,
1441 VBOXVDMACMD_CHROMIUM_CTL_TYPE_SIZEHACK = 0x7fffffff
1442} VBOXVDMACMD_CHROMIUM_CTL_TYPE;
1443
1444typedef struct VBOXVDMACMD_CHROMIUM_CTL
1445{
1446 VBOXVDMACMD_CHROMIUM_CTL_TYPE enmType;
1447 uint32_t cbCmd;
1448} VBOXVDMACMD_CHROMIUM_CTL, *PVBOXVDMACMD_CHROMIUM_CTL;
1449
1450
1451typedef struct PDMIDISPLAYVBVACALLBACKS *HCRHGSMICMDCOMPLETION;
1452typedef DECLCALLBACK(int) FNCRHGSMICMDCOMPLETION(HCRHGSMICMDCOMPLETION hCompletion, PVBOXVDMACMD_CHROMIUM_CMD pCmd, int rc);
1453typedef FNCRHGSMICMDCOMPLETION *PFNCRHGSMICMDCOMPLETION;
1454
1455/* tells whether 3D backend has some 3D overlay data displayed */
1456typedef DECLCALLBACK(bool) FNCROGLHASDATA(void);
1457typedef FNCROGLHASDATA *PFNCROGLHASDATA;
1458
1459/* same as PFNCROGLHASDATA, but for specific screen */
1460typedef DECLCALLBACK(bool) FNCROGLHASDATAFORSCREEN(uint32_t i32ScreenID);
1461typedef FNCROGLHASDATAFORSCREEN *PFNCROGLHASDATAFORSCREEN;
1462
1463/* callbacks chrogl gives to main */
1464typedef struct CR_MAIN_INTERFACE
1465{
1466 PFNCROGLHASDATA pfnHasData;
1467 PFNCROGLHASDATAFORSCREEN pfnHasDataForScreen;
1468} CR_MAIN_INTERFACE;
1469
1470typedef struct VBOXVDMACMD_CHROMIUM_CTL_CRHGSMI_SETUP_MAINCB
1471{
1472 VBOXVDMACMD_CHROMIUM_CTL Hdr;
1473 /*in*/
1474 HCRHGSMICMDCOMPLETION hCompletion;
1475 PFNCRHGSMICMDCOMPLETION pfnCompletion;
1476 /*out*/
1477 CR_MAIN_INTERFACE MainInterface;
1478} VBOXVDMACMD_CHROMIUM_CTL_CRHGSMI_SETUP_MAINCB, *PVBOXVDMACMD_CHROMIUM_CTL_CRHGSMI_SETUP_MAINCB;
1479
1480typedef struct VBOXCRCON_SERVER *HVBOXCRCON_SERVER;
1481typedef struct PDMIDISPLAYVBVACALLBACKS* HVBOXCRCON_CLIENT;
1482
1483typedef struct VBOXCRCON_3DRGN_CLIENT* HVBOXCRCON_3DRGN_CLIENT;
1484typedef struct VBOXCRCON_3DRGN_ASYNCCLIENT* HVBOXCRCON_3DRGN_ASYNCCLIENT;
1485
1486/* server callbacks */
1487/* submit chromium cmd */
1488typedef DECLCALLBACK(int) FNVBOXCRCON_SVR_CRCMD(HVBOXCRCON_SERVER hServer, PVBOXVDMACMD_CHROMIUM_CMD pCmd, uint32_t cbCmd);
1489typedef FNVBOXCRCON_SVR_CRCMD *PFNVBOXCRCON_SVR_CRCMD;
1490
1491/* submit chromium control cmd */
1492typedef DECLCALLBACK(int) FNVBOXCRCON_SVR_CRCTL(HVBOXCRCON_SERVER hServer, PVBOXVDMACMD_CHROMIUM_CTL pCtl, uint32_t cbCmd);
1493typedef FNVBOXCRCON_SVR_CRCTL *PFNVBOXCRCON_SVR_CRCTL;
1494
1495/* request 3D data.
1496 * The protocol is the following:
1497 * 1. if there is no 3D data displayed on screen, returns VINF_EOF immediately w/o calling any PFNVBOXCRCON_3DRGN_XXX callbacks
1498 * 2. otherwise calls PFNVBOXCRCON_3DRGN_ONSUBMIT, submits the "regions get" request to the CrOpenGL server to process it asynchronously and returns VINF_SUCCESS
1499 * 2.a on "regions get" request processing calls PFNVBOXCRCON_3DRGN_BEGIN,
1500 * 2.b then PFNVBOXCRCON_3DRGN_REPORT zero or more times for each 3D region,
1501 * 2.c and then PFNVBOXCRCON_3DRGN_END
1502 * 3. returns VERR_XXX code on failure
1503 * */
1504typedef DECLCALLBACK(int) FNVBOXCRCON_SVR_3DRGN_GET(HVBOXCRCON_SERVER hServer, HVBOXCRCON_3DRGN_CLIENT hRgnClient, uint32_t idScreen);
1505typedef FNVBOXCRCON_SVR_3DRGN_GET *PFNVBOXCRCON_SVR_3DRGN_GET;
1506
1507/* 3D Regions Client callbacks */
1508/* called from the PFNVBOXCRCON_SVR_3DRGN_GET callback in case server has 3D data and is going to process the request asynchronously,
1509 * see comments for PFNVBOXCRCON_SVR_3DRGN_GET above */
1510typedef DECLCALLBACK(int) FNVBOXCRCON_3DRGN_ONSUBMIT(HVBOXCRCON_3DRGN_CLIENT hRgnClient, uint32_t idScreen, HVBOXCRCON_3DRGN_ASYNCCLIENT *phRgnAsyncClient);
1511typedef FNVBOXCRCON_3DRGN_ONSUBMIT *PFNVBOXCRCON_3DRGN_ONSUBMIT;
1512
1513/* called from the "regions get" command processing thread, to indicate that the "regions get" is started.
1514 * see comments for PFNVBOXCRCON_SVR_3DRGN_GET above */
1515typedef DECLCALLBACK(int) FNVBOXCRCON_3DRGN_BEGIN(HVBOXCRCON_3DRGN_ASYNCCLIENT hRgnAsyncClient, uint32_t idScreen);
1516typedef FNVBOXCRCON_3DRGN_BEGIN *PFNVBOXCRCON_3DRGN_BEGIN;
1517
1518/* called from the "regions get" command processing thread, to report a 3D region.
1519 * see comments for PFNVBOXCRCON_SVR_3DRGN_GET above */
1520typedef DECLCALLBACK(int) FNVBOXCRCON_3DRGN_REPORT(HVBOXCRCON_3DRGN_ASYNCCLIENT hRgnAsyncClient, uint32_t idScreen, void *pvData, uint32_t cbStride, const RTRECT *pRect);
1521typedef FNVBOXCRCON_3DRGN_REPORT *PFNVBOXCRCON_3DRGN_REPORT;
1522
1523/* called from the "regions get" command processing thread, to indicate that the "regions get" is completed.
1524 * see comments for PFNVBOXCRCON_SVR_3DRGN_GET above */
1525typedef DECLCALLBACK(int) FNVBOXCRCON_3DRGN_END(HVBOXCRCON_3DRGN_ASYNCCLIENT hRgnAsyncClient, uint32_t idScreen);
1526typedef FNVBOXCRCON_3DRGN_END *PFNVBOXCRCON_3DRGN_END;
1527
1528
1529/* client callbacks */
1530/* complete chromium cmd */
1531typedef DECLCALLBACK(int) FNVBOXCRCON_CLT_CRCTL_COMPLETE(HVBOXCRCON_CLIENT hClient, PVBOXVDMACMD_CHROMIUM_CTL pCtl, int rc);
1532typedef FNVBOXCRCON_CLT_CRCTL_COMPLETE *PFNVBOXCRCON_CLT_CRCTL_COMPLETE;
1533
1534/* complete chromium control cmd */
1535typedef DECLCALLBACK(int) FNVBOXCRCON_CLT_CRCMD_COMPLETE(HVBOXCRCON_CLIENT hClient, PVBOXVDMACMD_CHROMIUM_CMD pCmd, int rc);
1536typedef FNVBOXCRCON_CLT_CRCMD_COMPLETE *PFNVBOXCRCON_CLT_CRCMD_COMPLETE;
1537
1538typedef struct VBOXCRCON_SERVER_CALLBACKS
1539{
1540 HVBOXCRCON_SERVER hServer;
1541 PFNVBOXCRCON_SVR_CRCMD pfnCrCmd;
1542 PFNVBOXCRCON_SVR_CRCTL pfnCrCtl;
1543 PFNVBOXCRCON_SVR_3DRGN_GET pfn3DRgnGet;
1544} VBOXCRCON_SERVER_CALLBACKS, *PVBOXCRCON_SERVER_CALLBACKS;
1545
1546typedef struct VBOXCRCON_CLIENT_CALLBACKS
1547{
1548 HVBOXCRCON_CLIENT hClient;
1549 PFNVBOXCRCON_CLT_CRCMD_COMPLETE pfnCrCmdComplete;
1550 PFNVBOXCRCON_CLT_CRCTL_COMPLETE pfnCrCtlComplete;
1551 PFNVBOXCRCON_3DRGN_ONSUBMIT pfn3DRgnOnSubmit;
1552 PFNVBOXCRCON_3DRGN_BEGIN pfn3DRgnBegin;
1553 PFNVBOXCRCON_3DRGN_REPORT pfn3DRgnReport;
1554 PFNVBOXCRCON_3DRGN_END pfn3DRgnEnd;
1555} VBOXCRCON_CLIENT_CALLBACKS, *PVBOXCRCON_CLIENT_CALLBACKS;
1556
1557/* issued by Main to establish connection between Main and CrOpenGL service */
1558typedef struct VBOXVDMACMD_CHROMIUM_CTL_CRCONNECT
1559{
1560 VBOXVDMACMD_CHROMIUM_CTL Hdr;
1561 /*input (filled by Client) :*/
1562 /*class VMMDev*/void *pVMMDev;
1563 VBOXCRCON_CLIENT_CALLBACKS ClientCallbacks;
1564 /*output (filled by Server) :*/
1565 VBOXCRCON_SERVER_CALLBACKS ServerCallbacks;
1566} VBOXVDMACMD_CHROMIUM_CTL_CRCONNECT, *PVBOXVDMACMD_CHROMIUM_CTL_CRCONNECT;
1567
1568/* ring command buffer dr */
1569#define VBOXCMDVBVA_STATE_SUBMITTED 1
1570#define VBOXCMDVBVA_STATE_CANCELLED 2
1571#define VBOXCMDVBVA_STATE_IN_PROGRESS 3
1572/* the "completed" state is signalled via the ring buffer values */
1573
1574/* CrHgsmi command */
1575#define VBOXCMDVBVA_OPTYPE_CRCMD 1
1576/* blit command that does blitting of allocations identified by VRAM offset or host id
1577 * for VRAM-offset ones the size and format are same as primary */
1578#define VBOXCMDVBVA_OPTYPE_BLT 2
1579/* flip */
1580#define VBOXCMDVBVA_OPTYPE_FLIP 3
1581/* ColorFill */
1582#define VBOXCMDVBVA_OPTYPE_CLRFILL 4
1583/* allocation paging transfer request */
1584#define VBOXCMDVBVA_OPTYPE_PAGING_TRANSFER 5
1585/* allocation paging fill request */
1586#define VBOXCMDVBVA_OPTYPE_PAGING_FILL 6
1587/* same as VBOXCMDVBVA_OPTYPE_NOP, but contains VBOXCMDVBVA_HDR data */
1588#define VBOXCMDVBVA_OPTYPE_NOPCMD 7
1589/* actual command is stored in guest system memory */
1590#define VBOXCMDVBVA_OPTYPE_SYSMEMCMD 8
1591/* complex command - i.e. can contain multiple commands
1592 * i.e. the VBOXCMDVBVA_OPTYPE_COMPLEXCMD VBOXCMDVBVA_HDR is followed
1593 * by one or more VBOXCMDVBVA_HDR commands.
1594 * Each command's size is specified in it's VBOXCMDVBVA_HDR's u32FenceID field */
1595#define VBOXCMDVBVA_OPTYPE_COMPLEXCMD 9
1596
1597/* nop - is a one-bit command. The buffer size to skip is determined by VBVA buffer size */
1598#define VBOXCMDVBVA_OPTYPE_NOP 0x80
1599
1600/* u8Flags flags */
1601/* transfer from RAM to Allocation */
1602#define VBOXCMDVBVA_OPF_PAGING_TRANSFER_IN 0x80
1603
1604#define VBOXCMDVBVA_OPF_BLT_TYPE_SAMEDIM_A8R8G8B8 0
1605#define VBOXCMDVBVA_OPF_BLT_TYPE_GENERIC_A8R8G8B8 1
1606#define VBOXCMDVBVA_OPF_BLT_TYPE_OFFPRIMSZFMT_OR_ID 2
1607
1608#define VBOXCMDVBVA_OPF_BLT_TYPE_MASK 3
1609
1610
1611#define VBOXCMDVBVA_OPF_CLRFILL_TYPE_GENERIC_A8R8G8B8 0
1612
1613#define VBOXCMDVBVA_OPF_CLRFILL_TYPE_MASK 1
1614
1615
1616/* blit direction is from first operand to second */
1617#define VBOXCMDVBVA_OPF_BLT_DIR_IN_2 0x10
1618/* operand 1 contains host id */
1619#define VBOXCMDVBVA_OPF_OPERAND1_ISID 0x20
1620/* operand 2 contains host id */
1621#define VBOXCMDVBVA_OPF_OPERAND2_ISID 0x40
1622/* primary hint id is src */
1623#define VBOXCMDVBVA_OPF_PRIMARY_HINT_SRC 0x80
1624
1625/* trying to make the header as small as possible,
1626 * we'd have pretty few op codes actually, so 8bit is quite enough,
1627 * we will be able to extend it in any way. */
1628typedef struct VBOXCMDVBVA_HDR
1629{
1630 /* one VBOXCMDVBVA_OPTYPE_XXX, except NOP, see comments above */
1631 uint8_t u8OpCode;
1632 /* command-specific
1633 * VBOXCMDVBVA_OPTYPE_CRCMD - must be null
1634 * VBOXCMDVBVA_OPTYPE_BLT - OR-ed VBOXCMDVBVA_OPF_ALLOC_XXX flags
1635 * VBOXCMDVBVA_OPTYPE_PAGING_TRANSFER - must be null
1636 * VBOXCMDVBVA_OPTYPE_PAGING_FILL - must be null
1637 * VBOXCMDVBVA_OPTYPE_NOPCMD - must be null
1638 * VBOXCMDVBVA_OPTYPE_NOP - not applicable (as the entire VBOXCMDVBVA_HDR is not valid) */
1639 uint8_t u8Flags;
1640 /* one of VBOXCMDVBVA_STATE_XXX*/
1641 volatile uint8_t u8State;
1642 union
1643 {
1644 /* result, 0 on success, otherwise contains the failure code TBD */
1645 int8_t i8Result;
1646 uint8_t u8PrimaryID;
1647 } u;
1648 union
1649 {
1650 /* complex command (VBOXCMDVBVA_OPTYPE_COMPLEXCMD) element data */
1651 struct
1652 {
1653 /* command length */
1654 uint16_t u16CbCmdHost;
1655 /* guest-specific data, host expects it to be NULL */
1656 uint16_t u16CbCmdGuest;
1657 } complexCmdEl;
1658 /* DXGK DDI fence ID */
1659 uint32_t u32FenceID;
1660 } u2;
1661} VBOXCMDVBVA_HDR;
1662
1663typedef uint32_t VBOXCMDVBVAOFFSET;
1664typedef uint64_t VBOXCMDVBVAPHADDR;
1665typedef uint32_t VBOXCMDVBVAPAGEIDX;
1666
1667typedef struct VBOXCMDVBVA_CRCMD_BUFFER
1668{
1669 uint32_t cbBuffer;
1670 VBOXCMDVBVAOFFSET offBuffer;
1671} VBOXCMDVBVA_CRCMD_BUFFER;
1672
1673typedef struct VBOXCMDVBVA_CRCMD_CMD
1674{
1675 uint32_t cBuffers;
1676 VBOXCMDVBVA_CRCMD_BUFFER aBuffers[1];
1677} VBOXCMDVBVA_CRCMD_CMD;
1678
1679typedef struct VBOXCMDVBVA_CRCMD
1680{
1681 VBOXCMDVBVA_HDR Hdr;
1682 VBOXCMDVBVA_CRCMD_CMD Cmd;
1683} VBOXCMDVBVA_CRCMD;
1684
1685typedef struct VBOXCMDVBVA_ALLOCINFO
1686{
1687 union
1688 {
1689 VBOXCMDVBVAOFFSET offVRAM;
1690 uint32_t id;
1691 } u;
1692} VBOXCMDVBVA_ALLOCINFO;
1693
1694typedef struct VBOXCMDVBVA_ALLOCDESC
1695{
1696 VBOXCMDVBVA_ALLOCINFO Info;
1697 uint16_t u16Width;
1698 uint16_t u16Height;
1699} VBOXCMDVBVA_ALLOCDESC;
1700
1701typedef struct VBOXCMDVBVA_RECT
1702{
1703 /** Coordinates of affected rectangle. */
1704 int16_t xLeft;
1705 int16_t yTop;
1706 int16_t xRight;
1707 int16_t yBottom;
1708} VBOXCMDVBVA_RECT;
1709
1710typedef struct VBOXCMDVBVA_POINT
1711{
1712 int16_t x;
1713 int16_t y;
1714} VBOXCMDVBVA_POINT;
1715
1716typedef struct VBOXCMDVBVA_BLT_HDR
1717{
1718 VBOXCMDVBVA_HDR Hdr;
1719 VBOXCMDVBVA_POINT Pos;
1720} VBOXCMDVBVA_BLT_HDR;
1721
1722typedef struct VBOXCMDVBVA_BLT_PRIMARY
1723{
1724 VBOXCMDVBVA_BLT_HDR Hdr;
1725 VBOXCMDVBVA_ALLOCINFO alloc;
1726 /* the rects count is determined from the command size */
1727 VBOXCMDVBVA_RECT aRects[1];
1728} VBOXCMDVBVA_BLT_PRIMARY;
1729
1730typedef struct VBOXCMDVBVA_BLT_PRIMARY_GENERIC_A8R8G8B8
1731{
1732 VBOXCMDVBVA_BLT_HDR Hdr;
1733 VBOXCMDVBVA_ALLOCDESC alloc;
1734 /* the rects count is determined from the command size */
1735 VBOXCMDVBVA_RECT aRects[1];
1736} VBOXCMDVBVA_BLT_PRIMARY_GENERIC_A8R8G8B8;
1737
1738typedef struct VBOXCMDVBVA_BLT_OFFPRIMSZFMT_OR_ID
1739{
1740 VBOXCMDVBVA_BLT_HDR Hdr;
1741 VBOXCMDVBVA_ALLOCINFO alloc;
1742 uint32_t id;
1743 /* the rects count is determined from the command size */
1744 VBOXCMDVBVA_RECT aRects[1];
1745} VBOXCMDVBVA_BLT_OFFPRIMSZFMT_OR_ID;
1746
1747typedef struct VBOXCMDVBVA_BLT_SAMEDIM_A8R8G8B8
1748{
1749 VBOXCMDVBVA_BLT_HDR Hdr;
1750 VBOXCMDVBVA_ALLOCDESC alloc1;
1751 VBOXCMDVBVA_ALLOCINFO info2;
1752 /* the rects count is determined from the command size */
1753 VBOXCMDVBVA_RECT aRects[1];
1754} VBOXCMDVBVA_BLT_SAMEDIM_A8R8G8B8;
1755
1756typedef struct VBOXCMDVBVA_BLT_GENERIC_A8R8G8B8
1757{
1758 VBOXCMDVBVA_BLT_HDR Hdr;
1759 VBOXCMDVBVA_ALLOCDESC alloc1;
1760 VBOXCMDVBVA_ALLOCDESC alloc2;
1761 /* the rects count is determined from the command size */
1762 VBOXCMDVBVA_RECT aRects[1];
1763} VBOXCMDVBVA_BLT_GENERIC_A8R8G8B8;
1764
1765#define VBOXCMDVBVA_SIZEOF_BLTSTRUCT_MAX (sizeof (VBOXCMDVBVA_BLT_GENERIC_A8R8G8B8))
1766
1767typedef struct VBOXCMDVBVA_FLIP
1768{
1769 VBOXCMDVBVA_HDR Hdr;
1770 VBOXCMDVBVA_ALLOCINFO src;
1771} VBOXCMDVBVA_FLIP;
1772
1773typedef struct VBOXCMDVBVA_CLRFILL_HDR
1774{
1775 VBOXCMDVBVA_HDR Hdr;
1776 uint32_t u32Color;
1777} VBOXCMDVBVA_CLRFILL_HDR;
1778
1779typedef struct VBOXCMDVBVA_CLRFILL_PRIMARY
1780{
1781 VBOXCMDVBVA_CLRFILL_HDR Hdr;
1782 VBOXCMDVBVA_RECT aRects[1];
1783} VBOXCMDVBVA_CLRFILL_PRIMARY;
1784
1785typedef struct VBOXCMDVBVA_CLRFILL_GENERIC_A8R8G8B8
1786{
1787 VBOXCMDVBVA_CLRFILL_HDR Hdr;
1788 VBOXCMDVBVA_ALLOCDESC dst;
1789 VBOXCMDVBVA_RECT aRects[1];
1790} VBOXCMDVBVA_CLRFILL_GENERIC_A8R8G8B8;
1791
1792#define VBOXCMDVBVA_SIZEOF_CLRFILLSTRUCT_MAX (sizeof (VBOXCMDVBVA_CLRFILL_GENERIC_A8R8G8B8))
1793
1794#if 0
1795#define VBOXCMDVBVA_SYSMEMEL_CPAGES_MAX 0x1000
1796
1797typedef struct VBOXCMDVBVA_SYSMEMEL
1798{
1799 uint32_t cPagesAfterFirst : 12;
1800 uint32_t iPage1 : 20;
1801 uint32_t iPage2;
1802} VBOXCMDVBVA_SYSMEMEL;
1803#endif
1804
1805typedef struct VBOXCMDVBVA_PAGING_TRANSFER_DATA
1806{
1807 /* for now can only contain offVRAM.
1808 * paging transfer can NOT be initiated for allocations having host 3D object (hostID) associated */
1809 VBOXCMDVBVA_ALLOCINFO Alloc;
1810 VBOXCMDVBVAPAGEIDX aPageNumbers[1];
1811} VBOXCMDVBVA_PAGING_TRANSFER_DATA;
1812
1813typedef struct VBOXCMDVBVA_PAGING_TRANSFER
1814{
1815 VBOXCMDVBVA_HDR Hdr;
1816 VBOXCMDVBVA_PAGING_TRANSFER_DATA Data;
1817} VBOXCMDVBVA_PAGING_TRANSFER;
1818
1819typedef struct VBOXCMDVBVA_PAGING_FILL
1820{
1821 VBOXCMDVBVA_HDR Hdr;
1822 uint32_t u32CbFill;
1823 uint32_t u32Pattern;
1824 /* paging transfer can NOT be initiated for allocations having host 3D object (hostID) associated */
1825 VBOXCMDVBVAOFFSET offVRAM;
1826} VBOXCMDVBVA_PAGING_FILL;
1827
1828typedef struct VBOXCMDVBVA_SYSMEMCMD
1829{
1830 VBOXCMDVBVA_HDR Hdr;
1831 VBOXCMDVBVAPHADDR phCmd;
1832} VBOXCMDVBVA_SYSMEMCMD;
1833
1834#define VBOXCMDVBVACTL_TYPE_ENABLE 1
1835#define VBOXCMDVBVACTL_TYPE_3DCTL 2
1836#define VBOXCMDVBVACTL_TYPE_RESIZE 3
1837
1838typedef struct VBOXCMDVBVA_CTL
1839{
1840 uint32_t u32Type;
1841 int32_t i32Result;
1842} VBOXCMDVBVA_CTL;
1843
1844typedef struct VBOXCMDVBVA_CTL_ENABLE
1845{
1846 VBOXCMDVBVA_CTL Hdr;
1847 VBVAENABLE Enable;
1848} VBOXCMDVBVA_CTL_ENABLE;
1849
1850#define VBOXCMDVBVA_SCREENMAP_SIZE(_elType) ((VBOX_VIDEO_MAX_SCREENS + sizeof (_elType) - 1) / sizeof (_elType))
1851#define VBOXCMDVBVA_SCREENMAP_DECL(_elType, _name) _elType _name[VBOXCMDVBVA_SCREENMAP_SIZE(_elType)]
1852
1853typedef struct VBOXCMDVBVA_RESIZE_ENTRY
1854{
1855 VBVAINFOSCREEN Screen;
1856 VBOXCMDVBVA_SCREENMAP_DECL(uint32_t, aTargetMap);
1857} VBOXCMDVBVA_RESIZE_ENTRY;
1858
1859typedef struct VBOXCMDVBVA_RESIZE
1860{
1861 VBOXCMDVBVA_RESIZE_ENTRY aEntries[1];
1862} VBOXCMDVBVA_RESIZE;
1863
1864typedef struct VBOXCMDVBVA_CTL_RESIZE
1865{
1866 VBOXCMDVBVA_CTL Hdr;
1867 VBOXCMDVBVA_RESIZE Resize;
1868} VBOXCMDVBVA_CTL_RESIZE;
1869
1870#define VBOXCMDVBVA3DCTL_TYPE_CONNECT 1
1871#define VBOXCMDVBVA3DCTL_TYPE_DISCONNECT 2
1872#define VBOXCMDVBVA3DCTL_TYPE_CMD 3
1873
1874typedef struct VBOXCMDVBVA_3DCTL
1875{
1876 uint32_t u32Type;
1877 uint32_t u32CmdClientId;
1878} VBOXCMDVBVA_3DCTL;
1879
1880typedef struct VBOXCMDVBVA_3DCTL_CONNECT
1881{
1882 VBOXCMDVBVA_3DCTL Hdr;
1883 uint32_t u32MajorVersion;
1884 uint32_t u32MinorVersion;
1885 uint64_t u64Pid;
1886} VBOXCMDVBVA_3DCTL_CONNECT;
1887
1888typedef struct VBOXCMDVBVA_3DCTL_CMD
1889{
1890 VBOXCMDVBVA_3DCTL Hdr;
1891 VBOXCMDVBVA_HDR Cmd;
1892} VBOXCMDVBVA_3DCTL_CMD;
1893
1894typedef struct VBOXCMDVBVA_CTL_3DCTL_CMD
1895{
1896 VBOXCMDVBVA_CTL Hdr;
1897 VBOXCMDVBVA_3DCTL_CMD Cmd;
1898} VBOXCMDVBVA_CTL_3DCTL_CMD;
1899
1900typedef struct VBOXCMDVBVA_CTL_3DCTL_CONNECT
1901{
1902 VBOXCMDVBVA_CTL Hdr;
1903 VBOXCMDVBVA_3DCTL_CONNECT Connect;
1904} VBOXCMDVBVA_CTL_3DCTL_CONNECT;
1905
1906typedef struct VBOXCMDVBVA_CTL_3DCTL
1907{
1908 VBOXCMDVBVA_CTL Hdr;
1909 VBOXCMDVBVA_3DCTL Ctl;
1910} VBOXCMDVBVA_CTL_3DCTL;
1911
1912#pragma pack()
1913
1914
1915#ifdef VBOXVDMA_WITH_VBVA
1916# pragma pack(1)
1917
1918typedef struct VBOXVDMAVBVACMD
1919{
1920 HGSMIOFFSET offCmd;
1921} VBOXVDMAVBVACMD;
1922
1923#pragma pack()
1924#endif
1925
1926#endif
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette