| 1 | /** @file
|
|---|
| 2 | * X86 (and AMD64) Local APIC registers (VMM,++).
|
|---|
| 3 | *
|
|---|
| 4 | * apic.mac is generated from this file by running 'kmk incs' in the root.
|
|---|
| 5 | */
|
|---|
| 6 |
|
|---|
| 7 | /*
|
|---|
| 8 | * Copyright (C) 2010-2019 Oracle Corporation
|
|---|
| 9 | *
|
|---|
| 10 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 11 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 12 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 13 | * General Public License (GPL) as published by the Free Software
|
|---|
| 14 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 15 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 16 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 17 | *
|
|---|
| 18 | * The contents of this file may alternatively be used under the terms
|
|---|
| 19 | * of the Common Development and Distribution License Version 1.0
|
|---|
| 20 | * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
|
|---|
| 21 | * VirtualBox OSE distribution, in which case the provisions of the
|
|---|
| 22 | * CDDL are applicable instead of those of the GPL.
|
|---|
| 23 | *
|
|---|
| 24 | * You may elect to license modified versions of this file under the
|
|---|
| 25 | * terms and conditions of either the GPL or the CDDL or both.
|
|---|
| 26 | */
|
|---|
| 27 |
|
|---|
| 28 | #ifndef ___VBox_apic_h
|
|---|
| 29 | #define ___VBox_apic_h
|
|---|
| 30 | #ifndef RT_WITHOUT_PRAGMA_ONCE
|
|---|
| 31 | # pragma once
|
|---|
| 32 | #endif
|
|---|
| 33 |
|
|---|
| 34 | #include <iprt/types.h>
|
|---|
| 35 |
|
|---|
| 36 | #define APIC_REG_VERSION 0x0030
|
|---|
| 37 | #define APIC_REG_VERSION_GET_VER(u32) (u32 & 0xff)
|
|---|
| 38 | #define APIC_REG_VERSION_GET_MAX_LVT(u32) ((u32 & 0xff0000) >> 16)
|
|---|
| 39 |
|
|---|
| 40 | /* Defines according to Figure 10-8 of the Intel Software Developers Manual Vol 3A */
|
|---|
| 41 | #define APIC_REG_LVT_LINT0 0x0350
|
|---|
| 42 | #define APIC_REG_LVT_LINT1 0x0360
|
|---|
| 43 | #define APIC_REG_LVT_ERR 0x0370
|
|---|
| 44 | #define APIC_REG_LVT_PC 0x0340
|
|---|
| 45 | #define APIC_REG_LVT_THMR 0x0330
|
|---|
| 46 | #define APIC_REG_LVT_CMCI 0x02F0
|
|---|
| 47 | #define APIC_REG_EILVT0 0x0500
|
|---|
| 48 | #define APIC_REG_EILVT1 0x0510
|
|---|
| 49 | #define APIC_REG_EILVT2 0x0520
|
|---|
| 50 | #define APIC_REG_EILVT3 0x0530
|
|---|
| 51 | #define APIC_REG_LVT_MODE_MASK (RT_BIT(8) | RT_BIT(9) | RT_BIT(10))
|
|---|
| 52 | #define APIC_REG_LVT_MODE_FIXED 0
|
|---|
| 53 | #define APIC_REG_LVT_MODE_NMI RT_BIT(10)
|
|---|
| 54 | #define APIC_REG_LVT_MODE_EXTINT (RT_BIT(8) | RT_BIT(9) | RT_BIT(10))
|
|---|
| 55 | #define APIC_REG_LVT_PIN_POLARIY RT_BIT(13)
|
|---|
| 56 | #define APIC_REG_LVT_REMOTE_IRR RT_BIT(14)
|
|---|
| 57 | #define APIC_REG_LVT_LEVEL_TRIGGER RT_BIT(15)
|
|---|
| 58 | #define APIC_REG_LVT_MASKED RT_BIT(16)
|
|---|
| 59 |
|
|---|
| 60 | DECLINLINE(uint32_t) ApicRegRead(void *pvBase, uint32_t offReg)
|
|---|
| 61 | {
|
|---|
| 62 | return *(const volatile uint32_t *)((uintptr_t)pvBase + offReg);
|
|---|
| 63 | }
|
|---|
| 64 |
|
|---|
| 65 |
|
|---|
| 66 | #ifdef ___iprt_asm_amd64_x86_h
|
|---|
| 67 | /**
|
|---|
| 68 | * Reads an X2APIC register.
|
|---|
| 69 | *
|
|---|
| 70 | * @param offReg MMIO offset, APIC_REG_XXX.
|
|---|
| 71 | */
|
|---|
| 72 | DECLINLINE(uint32_t) ApicX2RegRead32(uint32_t offReg)
|
|---|
| 73 | {
|
|---|
| 74 | return ASMRdMsr((offReg >> 4) + MSR_IA32_X2APIC_START);
|
|---|
| 75 | }
|
|---|
| 76 | #endif
|
|---|
| 77 |
|
|---|
| 78 | #endif
|
|---|
| 79 |
|
|---|
