|
Last change
on this file since 59012 was 54496, checked in by vboxsync, 10 years ago |
|
VMMSwitcher: test code for disabling the Extended LVT APIC registers on newer AMD boxes
|
-
Property svn:eol-style
set to
native
-
Property svn:keywords
set to
Author Date Id Revision
|
|
File size:
1.3 KB
|
| Line | |
|---|
| 1 | %ifndef ___VBox_apic_h
|
|---|
| 2 | %define ___VBox_apic_h
|
|---|
| 3 | %define APIC_REG_VERSION 0x0030
|
|---|
| 4 | %define APIC_REG_VERSION_GET_VER(u32) (u32 & 0xff)
|
|---|
| 5 | %define APIC_REG_VERSION_GET_MAX_LVT(u32) ((u32 & 0xff0000) >> 16)
|
|---|
| 6 | %define APIC_REG_LVT_LINT0 0x0350
|
|---|
| 7 | %define APIC_REG_LVT_LINT1 0x0360
|
|---|
| 8 | %define APIC_REG_LVT_ERR 0x0370
|
|---|
| 9 | %define APIC_REG_LVT_PC 0x0340
|
|---|
| 10 | %define APIC_REG_LVT_THMR 0x0330
|
|---|
| 11 | %define APIC_REG_LVT_CMCI 0x02F0
|
|---|
| 12 | %define APIC_REG_EILVT0 0x0500
|
|---|
| 13 | %define APIC_REG_EILVT1 0x0510
|
|---|
| 14 | %define APIC_REG_EILVT2 0x0520
|
|---|
| 15 | %define APIC_REG_EILVT3 0x0530
|
|---|
| 16 | %define APIC_REG_LVT_MODE_MASK (RT_BIT(8) | RT_BIT(9) | RT_BIT(10))
|
|---|
| 17 | %define APIC_REG_LVT_MODE_FIXED 0
|
|---|
| 18 | %define APIC_REG_LVT_MODE_NMI RT_BIT(10)
|
|---|
| 19 | %define APIC_REG_LVT_MODE_EXTINT (RT_BIT(8) | RT_BIT(9) | RT_BIT(10))
|
|---|
| 20 | %define APIC_REG_LVT_PIN_POLARIY RT_BIT(13)
|
|---|
| 21 | %define APIC_REG_LVT_REMOTE_IRR RT_BIT(14)
|
|---|
| 22 | %define APIC_REG_LVT_LEVEL_TRIGGER RT_BIT(15)
|
|---|
| 23 | %define APIC_REG_LVT_MASKED RT_BIT(16)
|
|---|
| 24 | %ifdef ___iprt_asm_amd64_x86_h
|
|---|
| 25 | %endif
|
|---|
| 26 | %endif
|
|---|
Note:
See
TracBrowser
for help on using the repository browser.
