source: vbox/trunk/include/VBox/dis-armv8.h@ 107573

/** @file
 * DIS - The VirtualBox Disassembler.
 */

/*
 * Copyright (C) 2023-2024 Oracle and/or its affiliates.
 *
 * This file is part of VirtualBox base platform packages, as
 * available from https://www.virtualbox.org.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation, in version 3 of the
 * License.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, see <https://www.gnu.org/licenses>.
 *
 * The contents of this file may alternatively be used under the terms
 * of the Common Development and Distribution License Version 1.0
 * (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
 * in the VirtualBox distribution, in which case the provisions of the
 * CDDL are applicable instead of those of the GPL.
 *
 * You may elect to license modified versions of this file under the
 * terms and conditions of either the GPL or the CDDL or both.
 *
 * SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
 */

#ifndef VBOX_INCLUDED_dis_armv8_h
#define VBOX_INCLUDED_dis_armv8_h
#ifndef RT_WITHOUT_PRAGMA_ONCE
# pragma once
#endif

#include <VBox/types.h>
#include <VBox/disopcode-armv8.h>
#include <iprt/assert.h>


RT_C_DECLS_BEGIN

/** @addtogroup grp_dis   VBox Disassembler
 * @{ */

/**
 * The register type.
 */
typedef enum DISOPPARAMARMV8REGTYPE
{
    kDisOpParamArmV8RegType_Gpr_32Bit = 0,
    kDisOpParamArmV8RegType_Gpr_64Bit,
    kDisOpParamArmV8RegType_FpReg_Single,
    kDisOpParamArmV8RegType_FpReg_Double,
    kDisOpParamArmV8RegType_FpReg_Half,
    kDisOpParamArmV8RegType_Simd_Scalar_8Bit,
    kDisOpParamArmV8RegType_Simd_Scalar_16Bit,
    kDisOpParamArmV8RegType_Simd_Scalar_32Bit,
    kDisOpParamArmV8RegType_Simd_Scalar_64Bit,
    kDisOpParamArmV8RegType_Simd_Scalar_128Bit,
    kDisOpParamArmV8RegType_Simd_Vector,
    kDisOpParamArmV8RegType_Simd_Vector_Group,
    kDisOpParamArmV8RegType_Sp
} DISOPPARAMARMV8REGTYPE;


/**
 * The vector register type.
 */
typedef enum DISOPPARAMARMV8VECREGTYPE
{
    kDisOpParamArmV8VecRegType_None = 0,
    kDisOpParamArmV8VecRegType_8B,
    kDisOpParamArmV8VecRegType_16B,
    kDisOpParamArmV8VecRegType_4H,
    kDisOpParamArmV8VecRegType_8H,
    kDisOpParamArmV8VecRegType_2S,
    kDisOpParamArmV8VecRegType_4S,
    kDisOpParamArmV8VecRegType_1D,
    kDisOpParamArmV8VecRegType_2D
} DISOPPARAMARMV8VECREGTYPE;


/**
 * Register definition
 */
typedef struct
{
    /** The register type (DISOPPARAMARMV8REGTYPE). */
    uint8_t  enmRegType;
    /** The register ID (not applicable for kDisOpParamArmV8RegType_Sp). */
    uint8_t  idReg;
    /** Number of consecutive registers being accessed by this parameter starting at DISOPPARAMARMV8REG::idReg (mostly 1). */
    uint8_t  cRegs;
    /** Vector register type (DISOPPARAMARMV8VECREGTYPE). */
    uint8_t  enmVecType;
} DISOPPARAMARMV8REG;
AssertCompileSize(DISOPPARAMARMV8REG, sizeof(uint32_t));
/** Pointer to a disassembler GPR. */
typedef DISOPPARAMARMV8REG *PDISOPPARAMARMV8REG;
/** Pointer to a const disasssembler GPR. */
typedef const DISOPPARAMARMV8REG *PCDISOPPARAMARMV8REG;


/**
 * Opcode parameter (operand) details.
 */
typedef struct
{
    /** Parameter type (Actually DISARMV8OPPARM). */
    uint8_t                         enmType;
    /** Any extension applied (DISARMV8OPPARMEXTEND). */
    uint8_t                         enmExtend;
    /** The operand. */
    union
    {
        /** General register index (DISGREG_XXX), applicable if DISUSE_REG_GEN32
         * or DISUSE_REG_GEN64 is set in fUse. */
        DISOPPARAMARMV8REG          Reg;
        /** IPRT System register encoding. */
        uint16_t                    idSysReg;
        /** Conditional parameter - DISARMV8INSTRCOND */
        uint8_t                     enmCond;
        /** PState field (for MSR) - DISARMV8INSTRPSTATE. */
        uint8_t                     enmPState;
    } Op;
    /** Register holding the offset. Applicable if DISUSE_INDEX is set in fUse. */
    DISOPPARAMARMV8REG              GprIndex;
    /** Parameter size. */
    uint8_t                         cb;
    union
    {
        /** Offset from the base register. */
        int32_t                     offBase;
        /** Amount of bits to extend. */
        uint8_t                     cExtend;
    } u;
} DIS_OP_PARAM_ARMV8_T;
AssertCompile(sizeof(DIS_OP_PARAM_ARMV8_T) <= 16);
/** Pointer to opcode parameter. */
typedef DIS_OP_PARAM_ARMV8_T *PDIS_OP_PARAM_ARMV8_T;
/** Pointer to opcode parameter. */
typedef const DIS_OP_PARAM_ARMV8_T *PCDIS_OP_PARAM_ARMV8_T;


/**
 * The armv8 specific disassembler state and result.
 */
typedef struct
{
    /** Condition flag for the instruction - kArmv8InstrCond_Al if not conditional instruction. */
    DISARMV8INSTRCOND           enmCond;
    /** Floating point type for floating point instructions. */
    DISARMV8INSTRFPTYPE         enmFpType;
    /** Vector register type for advanced SIMD instructions. */
    DISOPPARAMARMV8VECREGTYPE   enmVecRegType;
    /** Operand size (for loads/stores primarily). */
    uint8_t                     cbOperand;
} DIS_STATE_ARMV8_T;
AssertCompile(sizeof(DIS_STATE_ARMV8_T) <= 32);


/** @} */

RT_C_DECLS_END

#endif /* !VBOX_INCLUDED_dis_armv8_h */