1 | /** @file
|
---|
2 | * ARMv8 GIC Interrupt Translation Service (ITS) definitions.
|
---|
3 | */
|
---|
4 |
|
---|
5 | /*
|
---|
6 | * Copyright (C) 2025 Oracle and/or its affiliates.
|
---|
7 | *
|
---|
8 | * This file is part of VirtualBox base platform packages, as
|
---|
9 | * available from https://www.virtualbox.org.
|
---|
10 | *
|
---|
11 | * This program is free software; you can redistribute it and/or
|
---|
12 | * modify it under the terms of the GNU General Public License
|
---|
13 | * as published by the Free Software Foundation, in version 3 of the
|
---|
14 | * License.
|
---|
15 | *
|
---|
16 | * This program is distributed in the hope that it will be useful, but
|
---|
17 | * WITHOUT ANY WARRANTY; without even the implied warranty of
|
---|
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
---|
19 | * General Public License for more details.
|
---|
20 | *
|
---|
21 | * You should have received a copy of the GNU General Public License
|
---|
22 | * along with this program; if not, see <https://www.gnu.org/licenses>.
|
---|
23 | *
|
---|
24 | * The contents of this file may alternatively be used under the terms
|
---|
25 | * of the Common Development and Distribution License Version 1.0
|
---|
26 | * (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
|
---|
27 | * in the VirtualBox distribution, in which case the provisions of the
|
---|
28 | * CDDL are applicable instead of those of the GPL.
|
---|
29 | *
|
---|
30 | * You may elect to license modified versions of this file under the
|
---|
31 | * terms and conditions of either the GPL or the CDDL or both.
|
---|
32 | *
|
---|
33 | * SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
|
---|
34 | */
|
---|
35 |
|
---|
36 | #ifndef VBOX_INCLUDED_gic_its_h
|
---|
37 | #define VBOX_INCLUDED_gic_its_h
|
---|
38 | #ifndef RT_WITHOUT_PRAGMA_ONCE
|
---|
39 | # pragma once
|
---|
40 | #endif
|
---|
41 |
|
---|
42 | #include <iprt/types.h>
|
---|
43 | #include <iprt/assertcompile.h>
|
---|
44 |
|
---|
45 | /** Size of the ITS register frame. */
|
---|
46 | #define GITS_REG_FRAME_SIZE _64K
|
---|
47 |
|
---|
48 | /** GITS_CTLR: Control register - RW. */
|
---|
49 | #define GITS_CTRL_REG_CTLR_OFF 0x0000
|
---|
50 | /** GITS_CTLR: Enabled. */
|
---|
51 | #define GITS_BF_CTRL_REG_CTLR_ENABLED_SHIFT 0
|
---|
52 | #define GITS_BF_CTRL_REG_CTLR_ENABLED_MASK UINT32_C(0x00000001)
|
---|
53 | /** GITS_CTLR: ImDe - Implementation Defined. */
|
---|
54 | #define GITS_BF_CTRL_REG_CTLR_IM_DE_SHIFT 1
|
---|
55 | #define GITS_BF_CTRL_REG_CTLR_IM_DE_MASK UINT32_C(0x00000002)
|
---|
56 | /** GITS_CTLR: Reserved (bits 3:2). */
|
---|
57 | #define GITS_BF_CTRL_REG_CTLR_RSVD_3_2_SHIFT 2
|
---|
58 | #define GITS_BF_CTRL_REG_CTLR_RSVD_3_2_MASK UINT32_C(0x0000000c)
|
---|
59 | /** GITS_CTLR: ITS_Number (0 for GICv3). */
|
---|
60 | #define GITS_BF_CTRL_REG_CTLR_ITS_NUMBER_SHIFT 4
|
---|
61 | #define GITS_BF_CTRL_REG_CTLR_ITS_NUMBER_MASK UINT32_C(0x000000f0)
|
---|
62 | /** GITS_CTLR: UMSIirq - Unmapped MSI reporting interrupt enable. */
|
---|
63 | #define GITS_BF_CTRL_REG_CTLR_UMSI_IRQ_SHIFT 8
|
---|
64 | #define GITS_BF_CTRL_REG_CTLR_UMSI_IRQ_MASK UINT32_C(0x00000100)
|
---|
65 | /** GITS_CTLR: Reserved (bits 30:9). */
|
---|
66 | #define GITS_BF_CTRL_REG_CTLR_RSVD_30_9_SHIFT 9
|
---|
67 | #define GITS_BF_CTRL_REG_CTLR_RSVD_30_9_MASK UINT32_C(0x7ffffe00)
|
---|
68 | /** GITS_CTLR: Quiescent. */
|
---|
69 | #define GITS_BF_CTRL_REG_CTLR_QUIESCENT_SHIFT 31
|
---|
70 | #define GITS_BF_CTRL_REG_CTLR_QUIESCENT_MASK UINT32_C(0x80000000)
|
---|
71 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CTLR_, UINT32_C(0), UINT32_MAX,
|
---|
72 | (ENABLED, IM_DE, RSVD_3_2, ITS_NUMBER, UMSI_IRQ, RSVD_30_9, QUIESCENT));
|
---|
73 |
|
---|
74 | /** GITS_IIDR: Implementer and revision register - RO. */
|
---|
75 | #define GITS_CTRL_REG_IIDR_OFF 0x0004
|
---|
76 | /** GITS_IIDR: Implementer - JEP106 identification code. */
|
---|
77 | #define GITS_BF_CTRL_REG_IIDR_IMPL_ID_CODE_SHIFT 0
|
---|
78 | #define GITS_BF_CTRL_REG_IIDR_IMPL_ID_CODE_MASK UINT32_C(0x0000007f)
|
---|
79 | /** GITS_IIDR: Implementer - Reserved (bit 7). */
|
---|
80 | #define GITS_BF_CTRL_REG_IIDR_IMPL_ZERO_7_SHIFT 7
|
---|
81 | #define GITS_BF_CTRL_REG_IIDR_IMPL_ZERO_7_MASK UINT32_C(0x00000080)
|
---|
82 | /** GITS_IIDR: Implementer - JEP106 continuation code. */
|
---|
83 | #define GITS_BF_CTRL_REG_IIDR_IMPL_CONT_CODE_SHIFT 8
|
---|
84 | #define GITS_BF_CTRL_REG_IIDR_IMPL_CONT_CODE_MASK UINT32_C(0x00000f00)
|
---|
85 | /** GITS_IIDR: Revision. */
|
---|
86 | #define GITS_BF_CTRL_REG_IIDR_REVISION_SHIFT 12
|
---|
87 | #define GITS_BF_CTRL_REG_IIDR_REVISION_MASK UINT32_C(0x0000f000)
|
---|
88 | /** GITS_IIDR: Variant. */
|
---|
89 | #define GITS_BF_CTRL_REG_IIDR_VARIANT_SHIFT 16
|
---|
90 | #define GITS_BF_CTRL_REG_IIDR_VARIANT_MASK UINT32_C(0x000f0000)
|
---|
91 | /** GITS_IIDR: Reserved (bits 23:20). */
|
---|
92 | #define GITS_BF_CTRL_REG_IIDR_RSVD_23_20_SHIFT 20
|
---|
93 | #define GITS_BF_CTRL_REG_IIDR_RSVD_23_20_MASK UINT32_C(0x00f00000)
|
---|
94 | /** GITS_IIDR: Product ID. */
|
---|
95 | #define GITS_BF_CTRL_REG_IIDR_PRODUCT_ID_SHIFT 24
|
---|
96 | #define GITS_BF_CTRL_REG_IIDR_PRODUCT_ID_MASK UINT32_C(0xff000000)
|
---|
97 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_IIDR_, UINT32_C(0), UINT32_MAX,
|
---|
98 | (IMPL_ID_CODE, IMPL_ZERO_7, IMPL_CONT_CODE, REVISION, VARIANT, RSVD_23_20, PRODUCT_ID));
|
---|
99 |
|
---|
100 | /** GITS_TYPER: Feature register - RO. */
|
---|
101 | #define GITS_CTRL_REG_TYPER_OFF 0x0008
|
---|
102 | /** GITS_TYPER: Physical - Physical LPI support. */
|
---|
103 | #define GITS_BF_CTRL_REG_TYPER_PHYSICAL_SHIFT 0
|
---|
104 | #define GITS_BF_CTRL_REG_TYPER_PHYSICAL_MASK UINT64_C(0x0000000000000001)
|
---|
105 | /** GITS_TYPER: Virtual - Virtual LPI support. */
|
---|
106 | #define GITS_BF_CTRL_REG_TYPER_VIRTUAL_SHIFT 1
|
---|
107 | #define GITS_BF_CTRL_REG_TYPER_VIRTUAL_MASK UINT64_C(0x0000000000000002)
|
---|
108 | /** GITS_TYPER: CCT - Cumulative Collections Table. */
|
---|
109 | #define GITS_BF_CTRL_REG_TYPER_CCT_SHIFT 2
|
---|
110 | #define GITS_BF_CTRL_REG_TYPER_CCT_MASK UINT64_C(0x0000000000000004)
|
---|
111 | /** GITS_TYPER: Implementation Defined. */
|
---|
112 | #define GITS_BF_CTRL_REG_TYPER_IM_DE_SHIFT 3
|
---|
113 | #define GITS_BF_CTRL_REG_TYPER_IM_DE_MASK UINT64_C(0x0000000000000008)
|
---|
114 | /** GITS_TYPER: ITT_entry_size - Size of translation table entry. */
|
---|
115 | #define GITS_BF_CTRL_REG_TYPER_ITT_ENTRY_SIZE_SHIFT 4
|
---|
116 | #define GITS_BF_CTRL_REG_TYPER_ITT_ENTRY_SIZE_MASK UINT64_C(0x00000000000000f0)
|
---|
117 | /** GITS_TYPER: ID_bits - Number of event ID bits implemented (minus one). */
|
---|
118 | #define GITS_BF_CTRL_REG_TYPER_ID_BITS_SHIFT 8
|
---|
119 | #define GITS_BF_CTRL_REG_TYPER_ID_BITS_MASK UINT64_C(0x0000000000001f00)
|
---|
120 | /** GITS_TYPER: Devbits - Number of device ID bits implemented (minus one). */
|
---|
121 | #define GITS_BF_CTRL_REG_TYPER_DEV_BITS_SHIFT 13
|
---|
122 | #define GITS_BF_CTRL_REG_TYPER_DEV_BITS_MASK UINT64_C(0x000000000003e000)
|
---|
123 | /** GITS_TYPER: SEIS - SEI support for virtual CPUs. */
|
---|
124 | #define GITS_BF_CTRL_REG_TYPER_SEIS_SHIFT 18
|
---|
125 | #define GITS_BF_CTRL_REG_TYPER_SEIS_MASK UINT64_C(0x0000000000040000)
|
---|
126 | /** GITS_TYPER: PTA - Physical target address format. */
|
---|
127 | #define GITS_BF_CTRL_REG_TYPER_PTA_SHIFT 19
|
---|
128 | #define GITS_BF_CTRL_REG_TYPER_PTA_MASK UINT64_C(0x0000000000080000)
|
---|
129 | /** GITS_TYPER: Reserved (bits 23:20). */
|
---|
130 | #define GITS_BF_CTRL_REG_TYPER_RSVD_23_20_SHIFT 20
|
---|
131 | #define GITS_BF_CTRL_REG_TYPER_RSVD_23_20_MASK UINT64_C(0x0000000000f00000)
|
---|
132 | /** GITS_TYPER: HCC - Hardware collection count. */
|
---|
133 | #define GITS_BF_CTRL_REG_TYPER_HCC_SHIFT 24
|
---|
134 | #define GITS_BF_CTRL_REG_TYPER_HCC_MASK UINT64_C(0x00000000ff000000)
|
---|
135 | /** GITS_TYPER: CIDbits - Number of collection ID bits (minus one). */
|
---|
136 | #define GITS_BF_CTRL_REG_TYPER_CID_BITS_SHIFT 32
|
---|
137 | #define GITS_BF_CTRL_REG_TYPER_CID_BITS_MASK UINT64_C(0x0000000f00000000)
|
---|
138 | /** GITS_TYPER: CIL - Collection ID limit. */
|
---|
139 | #define GITS_BF_CTRL_REG_TYPER_CIL_SHIFT 36
|
---|
140 | #define GITS_BF_CTRL_REG_TYPER_CIL_MASK UINT64_C(0x0000001000000000)
|
---|
141 | /** GITS_TYPER: VMOVP - Form of VMOVP command. */
|
---|
142 | #define GITS_BF_CTRL_REG_TYPER_VMOVP_SHIFT 37
|
---|
143 | #define GITS_BF_CTRL_REG_TYPER_VMOVP_MASK UINT64_C(0x0000002000000000)
|
---|
144 | /** GITS_TYPER: MPAM - Memory partitioning and monitoring support. */
|
---|
145 | #define GITS_BF_CTRL_REG_TYPER_MPAM_SHIFT 38
|
---|
146 | #define GITS_BF_CTRL_REG_TYPER_MPAM_MASK UINT64_C(0x0000004000000000)
|
---|
147 | /** GITS_TYPER: VSGI - Direct injection of virtual SGI support. */
|
---|
148 | #define GITS_BF_CTRL_REG_TYPER_VSGI_SHIFT 39
|
---|
149 | #define GITS_BF_CTRL_REG_TYPER_VSGI_MASK UINT64_C(0x0000008000000000)
|
---|
150 | /** GITS_TYPER: VMAPP - VMAPP command support. */
|
---|
151 | #define GITS_BF_CTRL_REG_TYPER_VMAPP_SHIFT 40
|
---|
152 | #define GITS_BF_CTRL_REG_TYPER_VMAPP_MASK UINT64_C(0x0000010000000000)
|
---|
153 | /** GITS_TYPER: SVPET - Shared VPE table configuration. */
|
---|
154 | #define GITS_BF_CTRL_REG_TYPER_SVPET_SHIFT 41
|
---|
155 | #define GITS_BF_CTRL_REG_TYPER_SVPET_MASK UINT64_C(0x0000060000000000)
|
---|
156 | /** GITS_TYPER: nID - Individual doorbell interrupt support. */
|
---|
157 | #define GITS_BF_CTRL_REG_TYPER_NID_SHIFT 43
|
---|
158 | #define GITS_BF_CTRL_REG_TYPER_NID_MASK UINT64_C(0x0000080000000000)
|
---|
159 | /** GITS_TYPER: UMSI - Support for reporting receipts of unmapped MSI. */
|
---|
160 | #define GITS_BF_CTRL_REG_TYPER_UMSI_SHIFT 44
|
---|
161 | #define GITS_BF_CTRL_REG_TYPER_UMSI_MASK UINT64_C(0x0000100000000000)
|
---|
162 | /** GITS_TYPER: UMSIirq - Support for generating interrupt on receiving unmapped MSI. */
|
---|
163 | #define GITS_BF_CTRL_REG_TYPER_UMSI_IRQ_SHIFT 45
|
---|
164 | #define GITS_BF_CTRL_REG_TYPER_UMSI_IRQ_MASK UINT64_C(0x0000200000000000)
|
---|
165 | /** GITS_TYPER: INV - Invalidate ITS cache on disable. */
|
---|
166 | #define GITS_BF_CTRL_REG_TYPER_INV_SHIFT 46
|
---|
167 | #define GITS_BF_CTRL_REG_TYPER_INV_MASK UINT64_C(0x0000400000000000)
|
---|
168 | /** GITS_TYPER: Reserved (bits 63:47). */
|
---|
169 | #define GITS_BF_CTRL_REG_TYPER_RSVD_63_47_SHIFT 47
|
---|
170 | #define GITS_BF_CTRL_REG_TYPER_RSVD_63_47_MASK UINT64_C(0xffff800000000000)
|
---|
171 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_TYPER_, UINT64_C(0), UINT64_MAX,
|
---|
172 | (PHYSICAL, VIRTUAL, CCT, IM_DE, ITT_ENTRY_SIZE, ID_BITS, DEV_BITS, SEIS, PTA, RSVD_23_20, HCC,
|
---|
173 | CID_BITS, CIL, VMOVP, MPAM, VSGI, VMAPP, SVPET, NID, UMSI, UMSI_IRQ, INV, RSVD_63_47));
|
---|
174 |
|
---|
175 | /** GITS_MPAMIDR: Memory partitioning ID sizes. */
|
---|
176 | #define GITS_CTRL_REG_MPAMIDR_OFF 0x0010
|
---|
177 | /** GITS_MPAMIDR: PARTIDmax - Maximum PARTID value supported. */
|
---|
178 | #define GITS_BF_CTRL_REG_MPAMIDR_PARTID_MAX_SHIFT 0
|
---|
179 | #define GITS_BF_CTRL_REG_MPAMIDR_PARTID_MAX_MASK UINT32_C(0x0000ffff)
|
---|
180 | /** GITS_MPAMIDR: PMGmax - Maximum PMG value supported. */
|
---|
181 | #define GITS_BF_CTRL_REG_MPAMIDR_PMG_MAX_SHIFT 16
|
---|
182 | #define GITS_BF_CTRL_REG_MPAMIDR_PMG_MAX_MASK UINT32_C(0x00ff0000)
|
---|
183 | /** GITS_MPAMIDR: Reserved (bits 24:31). */
|
---|
184 | #define GITS_BF_CTRL_REG_MPAMIDR_RSVD_31_24_SHIFT 24
|
---|
185 | #define GITS_BF_CTRL_REG_MPAMIDR_RSVD_31_24_MASK UINT32_C(0xff000000)
|
---|
186 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_MPAMIDR_, UINT32_C(0), UINT32_MAX, (PARTID_MAX, PMG_MAX, RSVD_31_24));
|
---|
187 |
|
---|
188 | /** GITS_PARTID: PARTID and PMG values register. */
|
---|
189 | #define GITS_CTRL_REG_PARTIDR_OFF 0x0014
|
---|
190 | /** GITS_PARTID: PARTID - PARTID when ITS accesses memory. */
|
---|
191 | #define GITS_BF_CTRL_REG_PARTIDR_PARTID_SHIFT 0
|
---|
192 | #define GITS_BF_CTRL_REG_PARTIDR_PARTID_MASK UINT32_C(0x0000ffff)
|
---|
193 | /** GITS_PARTID: PMG - PMG value when ITS accesses memory. */
|
---|
194 | #define GITS_BF_CTRL_REG_PARTIDR_PMG_SHIFT 16
|
---|
195 | #define GITS_BF_CTRL_REG_PARTIDR_PMG_MASK UINT32_C(0x00ff0000)
|
---|
196 | /** GITS_PARTID: Reserved (bits 24:31). */
|
---|
197 | #define GITS_BF_CTRL_REG_PARTIDR_RSVD_31_24_SHIFT 24
|
---|
198 | #define GITS_BF_CTRL_REG_PARTIDR_RSVD_31_24_MASK UINT32_C(0xff000000)
|
---|
199 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_PARTIDR_, UINT32_C(0), UINT32_MAX, (PARTID, PMG, RSVD_31_24));
|
---|
200 |
|
---|
201 | #define GITS_CTRL_REG_MPIDR_OFF 0x0018
|
---|
202 | #define GITS_CTRL_REG_STATUSR_OFF 0x0040
|
---|
203 | #define GITS_CTRL_REG_UMSIR_OFF 0x0048
|
---|
204 |
|
---|
205 | /** GITS_CBASER: ITS command queue base register - RW. */
|
---|
206 | #define GITS_CTRL_REG_CBASER_OFF 0x0080
|
---|
207 | #define GITS_BF_CTRL_REG_CBASER_SIZE_SHIFT 0
|
---|
208 | #define GITS_BF_CTRL_REG_CBASER_SIZE_MASK UINT64_C(0x00000000000000ff)
|
---|
209 | #define GITS_BF_CTRL_REG_CBASER_RSVD_9_8_SHIFT 8
|
---|
210 | #define GITS_BF_CTRL_REG_CBASER_RSVD_9_8_MASK UINT64_C(0x0000000000000300)
|
---|
211 | #define GITS_BF_CTRL_REG_CBASER_SHAREABILITY_SHIFT 10
|
---|
212 | #define GITS_BF_CTRL_REG_CBASER_SHAREABILITY_MASK UINT64_C(0x0000000000000c00)
|
---|
213 | #define GITS_BF_CTRL_REG_CBASER_PHYS_ADDR_SHIFT 12
|
---|
214 | #define GITS_BF_CTRL_REG_CBASER_PHYS_ADDR_MASK UINT64_C(0x000ffffffffff000)
|
---|
215 | #define GITS_BF_CTRL_REG_CBASER_RSVD_52_SHIFT 52
|
---|
216 | #define GITS_BF_CTRL_REG_CBASER_RSVD_52_MASK UINT64_C(0x0010000000000000)
|
---|
217 | #define GITS_BF_CTRL_REG_CBASER_OUTER_CACHE_SHIFT 53
|
---|
218 | #define GITS_BF_CTRL_REG_CBASER_OUTER_CACHE_MASK UINT64_C(0x00e0000000000000)
|
---|
219 | #define GITS_BF_CTRL_REG_CBASER_RSVD_58_56_SHIFT 56
|
---|
220 | #define GITS_BF_CTRL_REG_CBASER_RSVD_58_56_MASK UINT64_C(0x0700000000000000)
|
---|
221 | #define GITS_BF_CTRL_REG_CBASER_INNER_CACHE_SHIFT 59
|
---|
222 | #define GITS_BF_CTRL_REG_CBASER_INNER_CACHE_MASK UINT64_C(0x3800000000000000)
|
---|
223 | #define GITS_BF_CTRL_REG_CBASER_RSVD_62_SHIFT 62
|
---|
224 | #define GITS_BF_CTRL_REG_CBASER_RSVD_62_MASK UINT64_C(0x4000000000000000)
|
---|
225 | #define GITS_BF_CTRL_REG_CBASER_VALID_SHIFT 63
|
---|
226 | #define GITS_BF_CTRL_REG_CBASER_VALID_MASK UINT64_C(0x8000000000000000)
|
---|
227 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CBASER_, UINT64_C(0), UINT64_MAX,
|
---|
228 | (SIZE, RSVD_9_8, SHAREABILITY, PHYS_ADDR, RSVD_52, OUTER_CACHE, RSVD_58_56, INNER_CACHE, RSVD_62,
|
---|
229 | VALID));
|
---|
230 | /** GITS_CBASER: Mask of valid read-write bits. */
|
---|
231 | #define GITS_CTRL_REG_CBASER_RW_MASK (UINT64_MAX & ~(GITS_BF_CTRL_REG_CBASER_RSVD_9_8_MASK | \
|
---|
232 | GITS_BF_CTRL_REG_CBASER_RSVD_52_MASK | \
|
---|
233 | GITS_BF_CTRL_REG_CBASER_RSVD_58_56_MASK | \
|
---|
234 | GITS_BF_CTRL_REG_CBASER_RSVD_62_MASK))
|
---|
235 |
|
---|
236 | /** GITS_CWRITER: ITS command queue write register - RW. */
|
---|
237 | #define GITS_CTRL_REG_CWRITER_OFF 0x0088
|
---|
238 | #define GITS_BF_CTRL_REG_CWRITER_RETRY_SHIFT 0
|
---|
239 | #define GITS_BF_CTRL_REG_CWRITER_RETRY_MASK UINT64_C(0x0000000000000001)
|
---|
240 | #define GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_SHIFT 1
|
---|
241 | #define GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_MASK UINT64_C(0x000000000000001e)
|
---|
242 | #define GITS_BF_CTRL_REG_CWRITER_OFFSET_SHIFT 5
|
---|
243 | #define GITS_BF_CTRL_REG_CWRITER_OFFSET_MASK UINT64_C(0x00000000000fffe0)
|
---|
244 | #define GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_SHIFT 20
|
---|
245 | #define GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_MASK UINT64_C(0xfffffffffff00000)
|
---|
246 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CWRITER_, UINT64_C(0), UINT64_MAX,
|
---|
247 | (RETRY, RSVD_4_1, OFFSET, RSVD_63_20));
|
---|
248 | #define GITS_CTRL_REG_CWRITER_RW_MASK (UINT64_MAX & ~(GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_MASK | \
|
---|
249 | GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_MASK))
|
---|
250 |
|
---|
251 | /** GITS_CREADR: Command read register - RO. */
|
---|
252 | #define GITS_CTRL_REG_CREADR_OFF 0x0090
|
---|
253 | #define GITS_BF_CTRL_REG_CREADR_STALLED_SHIFT 0
|
---|
254 | #define GITS_BF_CTRL_REG_CREADR_STALLED_MASK UINT64_C(0x0000000000000001)
|
---|
255 | #define GITS_BF_CTRL_REG_CREADR_RSVD_4_1_SHIFT 1
|
---|
256 | #define GITS_BF_CTRL_REG_CREADR_RSVD_4_1_MASK UINT64_C(0x000000000000001e)
|
---|
257 | #define GITS_BF_CTRL_REG_CREADR_OFFSET_SHIFT 5
|
---|
258 | #define GITS_BF_CTRL_REG_CREADR_OFFSET_MASK UINT64_C(0x00000000000fffe0)
|
---|
259 | #define GITS_BF_CTRL_REG_CREADR_RSVD_63_20_SHIFT 20
|
---|
260 | #define GITS_BF_CTRL_REG_CREADR_RSVD_63_20_MASK UINT64_C(0xfffffffffff00000)
|
---|
261 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CREADR_, UINT64_C(0), UINT64_MAX,
|
---|
262 | (STALLED, RSVD_4_1, OFFSET, RSVD_63_20));
|
---|
263 |
|
---|
264 | /** GITS_BASER: ITS Table Descriptors - RW. */
|
---|
265 | #define GITS_CTRL_REG_BASER_OFF_FIRST 0x0100
|
---|
266 | /** GITS_BASER: Size - Number of pages allocated to the table minus one. */
|
---|
267 | #define GITS_BF_CTRL_REG_BASER_SIZE_SHIFT 0
|
---|
268 | #define GITS_BF_CTRL_REG_BASER_SIZE_MASK UINT64_C(0x00000000000000ff)
|
---|
269 | /** GITS_BASER: Page_Size - Size of the page that the table uses. */
|
---|
270 | #define GITS_BF_CTRL_REG_BASER_PAGESIZE_SHIFT 8
|
---|
271 | #define GITS_BF_CTRL_REG_BASER_PAGESIZE_MASK UINT64_C(0x0000000000000300)
|
---|
272 | /** GITS_BASER: Shareability attributes of the table. */
|
---|
273 | #define GITS_BF_CTRL_REG_BASER_SHAREABILITY_SHIFT 10
|
---|
274 | #define GITS_BF_CTRL_REG_BASER_SHAREABILITY_MASK UINT64_C(0x0000000000000c00)
|
---|
275 | /** GITS_BASER: Physical_Address - Physical address of the table. */
|
---|
276 | #define GITS_BF_CTRL_REG_BASER_PHYS_ADDR_SHIFT 12
|
---|
277 | #define GITS_BF_CTRL_REG_BASER_PHYS_ADDR_MASK UINT64_C(0x0000fffffffff000)
|
---|
278 | /** GITS_BASER: Entry_Size - Size of each table entry minus one in bytes. */
|
---|
279 | #define GITS_BF_CTRL_REG_BASER_ENTRY_SIZE_SHIFT 48
|
---|
280 | #define GITS_BF_CTRL_REG_BASER_ENTRY_SIZE_MASK UINT64_C(0x001f000000000000)
|
---|
281 | /** GITS_BASER: OuterCache - Outer cacheability attributes of the table. */
|
---|
282 | #define GITS_BF_CTRL_REG_BASER_OUTER_CACHE_SHIFT 53
|
---|
283 | #define GITS_BF_CTRL_REG_BASER_OUTER_CACHE_MASK UINT64_C(0x00e0000000000000)
|
---|
284 | /** GITS_BASER: Type - The type of entity. */
|
---|
285 | #define GITS_BF_CTRL_REG_BASER_TYPE_SHIFT 56
|
---|
286 | #define GITS_BF_CTRL_REG_BASER_TYPE_MASK UINT64_C(0x0700000000000000)
|
---|
287 | /** GITS_BASER: InnerCache - Inner cacheability attribtues of the table. */
|
---|
288 | #define GITS_BF_CTRL_REG_BASER_INNER_CACHE_SHIFT 59
|
---|
289 | #define GITS_BF_CTRL_REG_BASER_INNER_CACHE_MASK UINT64_C(0x3800000000000000)
|
---|
290 | /** GITS_BASER: Indirect - Whether this is a single or two-level table. */
|
---|
291 | #define GITS_BF_CTRL_REG_BASER_INDIRECT_SHIFT 62
|
---|
292 | #define GITS_BF_CTRL_REG_BASER_INDIRECT_MASK UINT64_C(0x4000000000000000)
|
---|
293 | /** GITS_BASER: Valid - Whether memory has been allocated for the table. */
|
---|
294 | #define GITS_BF_CTRL_REG_BASER_VALID_SHIFT 63
|
---|
295 | #define GITS_BF_CTRL_REG_BASER_VALID_MASK UINT64_C(0x8000000000000000)
|
---|
296 | /* Sigh C macros... "PAGE_SIZE" is already defined here, just use "PAGESIZE" instead of temporarily undef, redef. */
|
---|
297 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_BASER_, UINT64_C(0), UINT64_MAX,
|
---|
298 | (SIZE, PAGESIZE, SHAREABILITY, PHYS_ADDR, ENTRY_SIZE, OUTER_CACHE, TYPE, INNER_CACHE, INDIRECT,
|
---|
299 | VALID));
|
---|
300 |
|
---|
301 | #define GITS_CTRL_REG_BASER_OFF_LAST 0x0138
|
---|
302 | #define GITS_CTRL_REG_BASER_RANGE_SIZE (GITS_CTRL_REG_BASER_OFF_LAST + sizeof(uint64_t) - GITS_CTRL_REG_BASER_OFF_FIRST)
|
---|
303 |
|
---|
304 | /** GITS_PIDR2: ITS Peripheral ID2 register - RO. */
|
---|
305 | #define GITS_CTRL_REG_PIDR2_OFF 0xffe8
|
---|
306 | /** GITS_PIDR2: JEDEC - JEP code. */
|
---|
307 | #define GITS_BF_CTRL_REG_PIDR2_JEDEC_SHIFT 0
|
---|
308 | #define GITS_BF_CTRL_REG_PIDR2_JEDEC_MASK UINT32_C(0x00000007)
|
---|
309 | /** GITS_PIDR2: DES_1 - JEP106 identification code (bits 6:4). */
|
---|
310 | #define GITS_BF_CTRL_REG_PIDR2_DES_1_SHIFT 3
|
---|
311 | #define GITS_BF_CTRL_REG_PIDR2_DES_1_MASK UINT32_C(0x00000008)
|
---|
312 | /** GITS_PIDR2: Architecture revision . */
|
---|
313 | #define GITS_BF_CTRL_REG_PIDR2_ARCHREV_SHIFT 4
|
---|
314 | #define GITS_BF_CTRL_REG_PIDR2_ARCHREV_MASK UINT32_C(0x000000f0)
|
---|
315 | /** GITS_PIDR2: Reserved (bits 31:8). */
|
---|
316 | #define GITS_BF_CTRL_REG_PIDR2_RSVD_31_8_SHIFT 8
|
---|
317 | #define GITS_BF_CTRL_REG_PIDR2_RSVD_31_8_MASK UINT32_C(0xffffff00)
|
---|
318 | RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_PIDR2_, UINT32_C(0), UINT32_MAX,
|
---|
319 | (JEDEC, DES_1, ARCHREV, RSVD_31_8));
|
---|
320 |
|
---|
321 | /** GITS_PIDR2: GICv1 architecture revision. */
|
---|
322 | #define GITS_CTRL_REG_PIDR2_ARCHREV_GICV1 0x1
|
---|
323 | /** GITS_PIDR2: GICv2 architecture revision. */
|
---|
324 | #define GITS_CTRL_REG_PIDR2_ARCHREV_GICV2 0x2
|
---|
325 | /** GITS_PIDR2: GICv3 architecture revision. */
|
---|
326 | #define GITS_CTRL_REG_PIDR2_ARCHREV_GICV3 0x3
|
---|
327 | /** GITS_PIDR2: GICv4 architecture revision. */
|
---|
328 | #define GITS_CTRL_REG_PIDR2_ARCHREV_GICV4 0x4
|
---|
329 |
|
---|
330 | /** GITS_TRANSLATER register. */
|
---|
331 | #define GITS_TRANSLATION_REG_TRANSLATER 0x0040
|
---|
332 |
|
---|
333 | /**
|
---|
334 | * Memory shareability attributes.
|
---|
335 | * In accordance to the ARM GIC spec.
|
---|
336 | */
|
---|
337 | typedef enum GITSATTRSHARE
|
---|
338 | {
|
---|
339 | GITSATTRSHARE_NON_SHAREABLE = 0,
|
---|
340 | GITSATTRSHARE_INNER_SHAREABLE,
|
---|
341 | GITSATTRSHARE_OUTER_SHAREABLE,
|
---|
342 | GITSATTRSHARE_RSVD
|
---|
343 | } GITSATTRSHARE;
|
---|
344 |
|
---|
345 | /**
|
---|
346 | * Memory cacheability attribute.
|
---|
347 | * In accordance to the ARM GIC spec.
|
---|
348 | */
|
---|
349 | typedef enum GITSATTRMEM
|
---|
350 | {
|
---|
351 | GITSATTRMEM_DEFAULT = 0,
|
---|
352 | GITSATTRMEM_NOCACHE,
|
---|
353 | GITSATTRMEM_CACHE_RD_ALLOC_WT,
|
---|
354 | GITSATTRMEM_CACHE_RD_ALLOC_WB,
|
---|
355 | GITSATTRMEM_CACHE_WR_ALLOC_WT,
|
---|
356 | GITSATTRMEM_CACHE_WR_ALLOC_WB,
|
---|
357 | GITSATTRMEM_CACHE_RW_ALLOC_WT,
|
---|
358 | GITSATTRMEM_CACHE_RW_ALLOC_WB
|
---|
359 | } GITSMEMATTR;
|
---|
360 |
|
---|
361 |
|
---|
362 | /**
|
---|
363 | * The ITS entry type.
|
---|
364 | * In accordance to the ARM GIC spec.
|
---|
365 | */
|
---|
366 | typedef enum GITSITSTYPE
|
---|
367 | {
|
---|
368 | GITSITSTYPE_UNIMPLEMENTED = 0,
|
---|
369 | GITSITSTYPE_DEVICES,
|
---|
370 | GITSITSTYPE_VPES,
|
---|
371 | GITSITSTYPE_INTR_COLLECTIONS
|
---|
372 | } GITSITSTYPE;
|
---|
373 |
|
---|
374 | #endif /* !VBOX_INCLUDED_gic_its_h */
|
---|
375 |
|
---|