VirtualBox

source: vbox/trunk/include/VBox/gic-its.h@ 108871

Last change on this file since 108871 was 108871, checked in by vboxsync, 13 days ago

VMM/GIC: bugref:10877 GIC ITS command-queue, work-in-progress.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 27.6 KB
Line 
1/** @file
2 * ARMv8 GIC Interrupt Translation Service (ITS) definitions.
3 */
4
5/*
6 * Copyright (C) 2025 Oracle and/or its affiliates.
7 *
8 * This file is part of VirtualBox base platform packages, as
9 * available from https://www.virtualbox.org.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License
13 * as published by the Free Software Foundation, in version 3 of the
14 * License.
15 *
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, see <https://www.gnu.org/licenses>.
23 *
24 * The contents of this file may alternatively be used under the terms
25 * of the Common Development and Distribution License Version 1.0
26 * (CDDL), a copy of it is provided in the "COPYING.CDDL" file included
27 * in the VirtualBox distribution, in which case the provisions of the
28 * CDDL are applicable instead of those of the GPL.
29 *
30 * You may elect to license modified versions of this file under the
31 * terms and conditions of either the GPL or the CDDL or both.
32 *
33 * SPDX-License-Identifier: GPL-3.0-only OR CDDL-1.0
34 */
35
36#ifndef VBOX_INCLUDED_gic_its_h
37#define VBOX_INCLUDED_gic_its_h
38#ifndef RT_WITHOUT_PRAGMA_ONCE
39# pragma once
40#endif
41
42#include <iprt/types.h>
43#include <iprt/assertcompile.h>
44
45/** Size of the ITS register frame. */
46#define GITS_REG_FRAME_SIZE _64K
47
48/** The GITS command queue page size. */
49#define GITS_CMD_QUEUE_PAGE_SIZE 0x1000
50/** The GITS command queue page offset mask. */
51#define GITS_CMD_QUEUE_PAGE_OFFSET_MASK 0xfff
52/** The guest page shift (x86). */
53#define GITS_CMD_QUEUE_PAGE_SHIFT 12
54
55/** The GITS command size in bytes. */
56#define GITS_CMD_SIZE 32
57
58/** GITS_CTLR: Control register - RW. */
59#define GITS_CTRL_REG_CTLR_OFF 0x0000
60/** GITS_CTLR: Enabled. */
61#define GITS_BF_CTRL_REG_CTLR_ENABLED_SHIFT 0
62#define GITS_BF_CTRL_REG_CTLR_ENABLED_MASK UINT32_C(0x00000001)
63/** GITS_CTLR: ImDe - Implementation Defined. */
64#define GITS_BF_CTRL_REG_CTLR_IM_DE_SHIFT 1
65#define GITS_BF_CTRL_REG_CTLR_IM_DE_MASK UINT32_C(0x00000002)
66/** GITS_CTLR: Reserved (bits 3:2). */
67#define GITS_BF_CTRL_REG_CTLR_RSVD_3_2_SHIFT 2
68#define GITS_BF_CTRL_REG_CTLR_RSVD_3_2_MASK UINT32_C(0x0000000c)
69/** GITS_CTLR: ITS_Number (0 for GICv3). */
70#define GITS_BF_CTRL_REG_CTLR_ITS_NUMBER_SHIFT 4
71#define GITS_BF_CTRL_REG_CTLR_ITS_NUMBER_MASK UINT32_C(0x000000f0)
72/** GITS_CTLR: UMSIirq - Unmapped MSI reporting interrupt enable. */
73#define GITS_BF_CTRL_REG_CTLR_UMSI_IRQ_SHIFT 8
74#define GITS_BF_CTRL_REG_CTLR_UMSI_IRQ_MASK UINT32_C(0x00000100)
75/** GITS_CTLR: Reserved (bits 30:9). */
76#define GITS_BF_CTRL_REG_CTLR_RSVD_30_9_SHIFT 9
77#define GITS_BF_CTRL_REG_CTLR_RSVD_30_9_MASK UINT32_C(0x7ffffe00)
78/** GITS_CTLR: Quiescent. */
79#define GITS_BF_CTRL_REG_CTLR_QUIESCENT_SHIFT 31
80#define GITS_BF_CTRL_REG_CTLR_QUIESCENT_MASK UINT32_C(0x80000000)
81RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CTLR_, UINT32_C(0), UINT32_MAX,
82 (ENABLED, IM_DE, RSVD_3_2, ITS_NUMBER, UMSI_IRQ, RSVD_30_9, QUIESCENT));
83/** GITS_CTLR: Mask of valid read-write bits. */
84#define GITS_BF_CTRL_REG_CTLR_RW_MASK (UINT32_MAX & ~( GITS_BF_CTRL_REG_CTLR_IM_DE_MASK \
85 | GITS_BF_CTRL_REG_CTLR_RSVD_3_2_MASK \
86 | GITS_BF_CTRL_REG_CTLR_ITS_NUMBER_MASK \
87 | GITS_BF_CTRL_REG_CTLR_RSVD_30_9_MASK \
88 | GITS_BF_CTRL_REG_CTLR_QUIESCENT_MASK))
89
90/** GITS_IIDR: Implementer and revision register - RO. */
91#define GITS_CTRL_REG_IIDR_OFF 0x0004
92/** GITS_IIDR: Implementer - JEP106 identification code. */
93#define GITS_BF_CTRL_REG_IIDR_IMPL_ID_CODE_SHIFT 0
94#define GITS_BF_CTRL_REG_IIDR_IMPL_ID_CODE_MASK UINT32_C(0x0000007f)
95/** GITS_IIDR: Implementer - Reserved (bit 7). */
96#define GITS_BF_CTRL_REG_IIDR_IMPL_ZERO_7_SHIFT 7
97#define GITS_BF_CTRL_REG_IIDR_IMPL_ZERO_7_MASK UINT32_C(0x00000080)
98/** GITS_IIDR: Implementer - JEP106 continuation code. */
99#define GITS_BF_CTRL_REG_IIDR_IMPL_CONT_CODE_SHIFT 8
100#define GITS_BF_CTRL_REG_IIDR_IMPL_CONT_CODE_MASK UINT32_C(0x00000f00)
101/** GITS_IIDR: Revision. */
102#define GITS_BF_CTRL_REG_IIDR_REVISION_SHIFT 12
103#define GITS_BF_CTRL_REG_IIDR_REVISION_MASK UINT32_C(0x0000f000)
104/** GITS_IIDR: Variant. */
105#define GITS_BF_CTRL_REG_IIDR_VARIANT_SHIFT 16
106#define GITS_BF_CTRL_REG_IIDR_VARIANT_MASK UINT32_C(0x000f0000)
107/** GITS_IIDR: Reserved (bits 23:20). */
108#define GITS_BF_CTRL_REG_IIDR_RSVD_23_20_SHIFT 20
109#define GITS_BF_CTRL_REG_IIDR_RSVD_23_20_MASK UINT32_C(0x00f00000)
110/** GITS_IIDR: Product ID. */
111#define GITS_BF_CTRL_REG_IIDR_PRODUCT_ID_SHIFT 24
112#define GITS_BF_CTRL_REG_IIDR_PRODUCT_ID_MASK UINT32_C(0xff000000)
113RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_IIDR_, UINT32_C(0), UINT32_MAX,
114 (IMPL_ID_CODE, IMPL_ZERO_7, IMPL_CONT_CODE, REVISION, VARIANT, RSVD_23_20, PRODUCT_ID));
115
116/** GITS_TYPER: Feature register - RO. */
117#define GITS_CTRL_REG_TYPER_OFF 0x0008
118/** GITS_TYPER: Physical - Physical LPI support. */
119#define GITS_BF_CTRL_REG_TYPER_PHYSICAL_SHIFT 0
120#define GITS_BF_CTRL_REG_TYPER_PHYSICAL_MASK UINT64_C(0x0000000000000001)
121/** GITS_TYPER: Virtual - Virtual LPI support. */
122#define GITS_BF_CTRL_REG_TYPER_VIRTUAL_SHIFT 1
123#define GITS_BF_CTRL_REG_TYPER_VIRTUAL_MASK UINT64_C(0x0000000000000002)
124/** GITS_TYPER: CCT - Cumulative Collections Table. */
125#define GITS_BF_CTRL_REG_TYPER_CCT_SHIFT 2
126#define GITS_BF_CTRL_REG_TYPER_CCT_MASK UINT64_C(0x0000000000000004)
127/** GITS_TYPER: Implementation Defined. */
128#define GITS_BF_CTRL_REG_TYPER_IM_DE_SHIFT 3
129#define GITS_BF_CTRL_REG_TYPER_IM_DE_MASK UINT64_C(0x0000000000000008)
130/** GITS_TYPER: ITT_entry_size - Size of translation table entry. */
131#define GITS_BF_CTRL_REG_TYPER_ITT_ENTRY_SIZE_SHIFT 4
132#define GITS_BF_CTRL_REG_TYPER_ITT_ENTRY_SIZE_MASK UINT64_C(0x00000000000000f0)
133/** GITS_TYPER: ID_bits - Number of event ID bits implemented (minus one). */
134#define GITS_BF_CTRL_REG_TYPER_ID_BITS_SHIFT 8
135#define GITS_BF_CTRL_REG_TYPER_ID_BITS_MASK UINT64_C(0x0000000000001f00)
136/** GITS_TYPER: Devbits - Number of device ID bits implemented (minus one). */
137#define GITS_BF_CTRL_REG_TYPER_DEV_BITS_SHIFT 13
138#define GITS_BF_CTRL_REG_TYPER_DEV_BITS_MASK UINT64_C(0x000000000003e000)
139/** GITS_TYPER: SEIS - SEI support for virtual CPUs. */
140#define GITS_BF_CTRL_REG_TYPER_SEIS_SHIFT 18
141#define GITS_BF_CTRL_REG_TYPER_SEIS_MASK UINT64_C(0x0000000000040000)
142/** GITS_TYPER: PTA - Physical target address format. */
143#define GITS_BF_CTRL_REG_TYPER_PTA_SHIFT 19
144#define GITS_BF_CTRL_REG_TYPER_PTA_MASK UINT64_C(0x0000000000080000)
145/** GITS_TYPER: Reserved (bits 23:20). */
146#define GITS_BF_CTRL_REG_TYPER_RSVD_23_20_SHIFT 20
147#define GITS_BF_CTRL_REG_TYPER_RSVD_23_20_MASK UINT64_C(0x0000000000f00000)
148/** GITS_TYPER: HCC - Hardware collection count. */
149#define GITS_BF_CTRL_REG_TYPER_HCC_SHIFT 24
150#define GITS_BF_CTRL_REG_TYPER_HCC_MASK UINT64_C(0x00000000ff000000)
151/** GITS_TYPER: CIDbits - Number of collection ID bits (minus one). */
152#define GITS_BF_CTRL_REG_TYPER_CID_BITS_SHIFT 32
153#define GITS_BF_CTRL_REG_TYPER_CID_BITS_MASK UINT64_C(0x0000000f00000000)
154/** GITS_TYPER: CIL - Collection ID limit. */
155#define GITS_BF_CTRL_REG_TYPER_CIL_SHIFT 36
156#define GITS_BF_CTRL_REG_TYPER_CIL_MASK UINT64_C(0x0000001000000000)
157/** GITS_TYPER: VMOVP - Form of VMOVP command. */
158#define GITS_BF_CTRL_REG_TYPER_VMOVP_SHIFT 37
159#define GITS_BF_CTRL_REG_TYPER_VMOVP_MASK UINT64_C(0x0000002000000000)
160/** GITS_TYPER: MPAM - Memory partitioning and monitoring support. */
161#define GITS_BF_CTRL_REG_TYPER_MPAM_SHIFT 38
162#define GITS_BF_CTRL_REG_TYPER_MPAM_MASK UINT64_C(0x0000004000000000)
163/** GITS_TYPER: VSGI - Direct injection of virtual SGI support. */
164#define GITS_BF_CTRL_REG_TYPER_VSGI_SHIFT 39
165#define GITS_BF_CTRL_REG_TYPER_VSGI_MASK UINT64_C(0x0000008000000000)
166/** GITS_TYPER: VMAPP - VMAPP command support. */
167#define GITS_BF_CTRL_REG_TYPER_VMAPP_SHIFT 40
168#define GITS_BF_CTRL_REG_TYPER_VMAPP_MASK UINT64_C(0x0000010000000000)
169/** GITS_TYPER: SVPET - Shared VPE table configuration. */
170#define GITS_BF_CTRL_REG_TYPER_SVPET_SHIFT 41
171#define GITS_BF_CTRL_REG_TYPER_SVPET_MASK UINT64_C(0x0000060000000000)
172/** GITS_TYPER: nID - Individual doorbell interrupt support. */
173#define GITS_BF_CTRL_REG_TYPER_NID_SHIFT 43
174#define GITS_BF_CTRL_REG_TYPER_NID_MASK UINT64_C(0x0000080000000000)
175/** GITS_TYPER: UMSI - Support for reporting receipts of unmapped MSI. */
176#define GITS_BF_CTRL_REG_TYPER_UMSI_SHIFT 44
177#define GITS_BF_CTRL_REG_TYPER_UMSI_MASK UINT64_C(0x0000100000000000)
178/** GITS_TYPER: UMSIirq - Support for generating interrupt on receiving unmapped MSI. */
179#define GITS_BF_CTRL_REG_TYPER_UMSI_IRQ_SHIFT 45
180#define GITS_BF_CTRL_REG_TYPER_UMSI_IRQ_MASK UINT64_C(0x0000200000000000)
181/** GITS_TYPER: INV - Invalidate ITS cache on disable. */
182#define GITS_BF_CTRL_REG_TYPER_INV_SHIFT 46
183#define GITS_BF_CTRL_REG_TYPER_INV_MASK UINT64_C(0x0000400000000000)
184/** GITS_TYPER: Reserved (bits 63:47). */
185#define GITS_BF_CTRL_REG_TYPER_RSVD_63_47_SHIFT 47
186#define GITS_BF_CTRL_REG_TYPER_RSVD_63_47_MASK UINT64_C(0xffff800000000000)
187RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_TYPER_, UINT64_C(0), UINT64_MAX,
188 (PHYSICAL, VIRTUAL, CCT, IM_DE, ITT_ENTRY_SIZE, ID_BITS, DEV_BITS, SEIS, PTA, RSVD_23_20, HCC,
189 CID_BITS, CIL, VMOVP, MPAM, VSGI, VMAPP, SVPET, NID, UMSI, UMSI_IRQ, INV, RSVD_63_47));
190
191/** GITS_MPAMIDR: Memory partitioning ID sizes. */
192#define GITS_CTRL_REG_MPAMIDR_OFF 0x0010
193/** GITS_MPAMIDR: PARTIDmax - Maximum PARTID value supported. */
194#define GITS_BF_CTRL_REG_MPAMIDR_PARTID_MAX_SHIFT 0
195#define GITS_BF_CTRL_REG_MPAMIDR_PARTID_MAX_MASK UINT32_C(0x0000ffff)
196/** GITS_MPAMIDR: PMGmax - Maximum PMG value supported. */
197#define GITS_BF_CTRL_REG_MPAMIDR_PMG_MAX_SHIFT 16
198#define GITS_BF_CTRL_REG_MPAMIDR_PMG_MAX_MASK UINT32_C(0x00ff0000)
199/** GITS_MPAMIDR: Reserved (bits 24:31). */
200#define GITS_BF_CTRL_REG_MPAMIDR_RSVD_31_24_SHIFT 24
201#define GITS_BF_CTRL_REG_MPAMIDR_RSVD_31_24_MASK UINT32_C(0xff000000)
202RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_MPAMIDR_, UINT32_C(0), UINT32_MAX, (PARTID_MAX, PMG_MAX, RSVD_31_24));
203
204/** GITS_PARTID: PARTID and PMG values register. */
205#define GITS_CTRL_REG_PARTIDR_OFF 0x0014
206/** GITS_PARTID: PARTID - PARTID when ITS accesses memory. */
207#define GITS_BF_CTRL_REG_PARTIDR_PARTID_SHIFT 0
208#define GITS_BF_CTRL_REG_PARTIDR_PARTID_MASK UINT32_C(0x0000ffff)
209/** GITS_PARTID: PMG - PMG value when ITS accesses memory. */
210#define GITS_BF_CTRL_REG_PARTIDR_PMG_SHIFT 16
211#define GITS_BF_CTRL_REG_PARTIDR_PMG_MASK UINT32_C(0x00ff0000)
212/** GITS_PARTID: Reserved (bits 24:31). */
213#define GITS_BF_CTRL_REG_PARTIDR_RSVD_31_24_SHIFT 24
214#define GITS_BF_CTRL_REG_PARTIDR_RSVD_31_24_MASK UINT32_C(0xff000000)
215RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_PARTIDR_, UINT32_C(0), UINT32_MAX, (PARTID, PMG, RSVD_31_24));
216
217#define GITS_CTRL_REG_MPIDR_OFF 0x0018
218#define GITS_CTRL_REG_STATUSR_OFF 0x0040
219#define GITS_CTRL_REG_UMSIR_OFF 0x0048
220
221/** GITS_CBASER: ITS command queue base register - RW. */
222#define GITS_CTRL_REG_CBASER_OFF 0x0080
223#define GITS_BF_CTRL_REG_CBASER_SIZE_SHIFT 0
224#define GITS_BF_CTRL_REG_CBASER_SIZE_MASK UINT64_C(0x00000000000000ff)
225#define GITS_BF_CTRL_REG_CBASER_RSVD_9_8_SHIFT 8
226#define GITS_BF_CTRL_REG_CBASER_RSVD_9_8_MASK UINT64_C(0x0000000000000300)
227#define GITS_BF_CTRL_REG_CBASER_SHAREABILITY_SHIFT 10
228#define GITS_BF_CTRL_REG_CBASER_SHAREABILITY_MASK UINT64_C(0x0000000000000c00)
229#define GITS_BF_CTRL_REG_CBASER_PHYS_ADDR_SHIFT 12
230#define GITS_BF_CTRL_REG_CBASER_PHYS_ADDR_MASK UINT64_C(0x000ffffffffff000)
231#define GITS_BF_CTRL_REG_CBASER_RSVD_52_SHIFT 52
232#define GITS_BF_CTRL_REG_CBASER_RSVD_52_MASK UINT64_C(0x0010000000000000)
233#define GITS_BF_CTRL_REG_CBASER_OUTER_CACHE_SHIFT 53
234#define GITS_BF_CTRL_REG_CBASER_OUTER_CACHE_MASK UINT64_C(0x00e0000000000000)
235#define GITS_BF_CTRL_REG_CBASER_RSVD_58_56_SHIFT 56
236#define GITS_BF_CTRL_REG_CBASER_RSVD_58_56_MASK UINT64_C(0x0700000000000000)
237#define GITS_BF_CTRL_REG_CBASER_INNER_CACHE_SHIFT 59
238#define GITS_BF_CTRL_REG_CBASER_INNER_CACHE_MASK UINT64_C(0x3800000000000000)
239#define GITS_BF_CTRL_REG_CBASER_RSVD_62_SHIFT 62
240#define GITS_BF_CTRL_REG_CBASER_RSVD_62_MASK UINT64_C(0x4000000000000000)
241#define GITS_BF_CTRL_REG_CBASER_VALID_SHIFT 63
242#define GITS_BF_CTRL_REG_CBASER_VALID_MASK UINT64_C(0x8000000000000000)
243RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CBASER_, UINT64_C(0), UINT64_MAX,
244 (SIZE, RSVD_9_8, SHAREABILITY, PHYS_ADDR, RSVD_52, OUTER_CACHE, RSVD_58_56, INNER_CACHE, RSVD_62,
245 VALID));
246/** GITS_CBASER: Physical address bits [15:12] are reserved MBZ. */
247#define GITS_CTRL_REG_CBASER_PHYS_ADDR_RSVD_15_12_MASK UINT64_C(0x000000000000f000)
248/** GITS_CBASER: Mask of valid read-write bits. */
249#define GITS_CTRL_REG_CBASER_RW_MASK (UINT64_MAX & ~(GITS_BF_CTRL_REG_CBASER_RSVD_9_8_MASK | \
250 GITS_BF_CTRL_REG_CBASER_RSVD_52_MASK | \
251 GITS_BF_CTRL_REG_CBASER_RSVD_58_56_MASK | \
252 GITS_BF_CTRL_REG_CBASER_RSVD_62_MASK | \
253 GITS_CTRL_REG_CBASER_PHYS_ADDR_RSVD_15_12_MASK))
254
255/** GITS_CWRITER: ITS command queue write register - RW. */
256#define GITS_CTRL_REG_CWRITER_OFF 0x0088
257#define GITS_BF_CTRL_REG_CWRITER_RETRY_SHIFT 0
258#define GITS_BF_CTRL_REG_CWRITER_RETRY_MASK UINT64_C(0x0000000000000001)
259#define GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_SHIFT 1
260#define GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_MASK UINT64_C(0x000000000000001e)
261#define GITS_BF_CTRL_REG_CWRITER_OFFSET_SHIFT 5
262#define GITS_BF_CTRL_REG_CWRITER_OFFSET_MASK UINT64_C(0x00000000000fffe0)
263#define GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_SHIFT 20
264#define GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_MASK UINT64_C(0xfffffffffff00000)
265RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CWRITER_, UINT64_C(0), UINT64_MAX,
266 (RETRY, RSVD_4_1, OFFSET, RSVD_63_20));
267#define GITS_CTRL_REG_CWRITER_RW_MASK (UINT64_MAX & ~(GITS_BF_CTRL_REG_CWRITER_RSVD_4_1_MASK | \
268 GITS_BF_CTRL_REG_CWRITER_RSVD_63_20_MASK))
269
270/** GITS_CREADR: Command read register - RO. */
271#define GITS_CTRL_REG_CREADR_OFF 0x0090
272#define GITS_BF_CTRL_REG_CREADR_STALLED_SHIFT 0
273#define GITS_BF_CTRL_REG_CREADR_STALLED_MASK UINT64_C(0x0000000000000001)
274#define GITS_BF_CTRL_REG_CREADR_RSVD_4_1_SHIFT 1
275#define GITS_BF_CTRL_REG_CREADR_RSVD_4_1_MASK UINT64_C(0x000000000000001e)
276#define GITS_BF_CTRL_REG_CREADR_OFFSET_SHIFT 5
277#define GITS_BF_CTRL_REG_CREADR_OFFSET_MASK UINT64_C(0x00000000000fffe0)
278#define GITS_BF_CTRL_REG_CREADR_RSVD_63_20_SHIFT 20
279#define GITS_BF_CTRL_REG_CREADR_RSVD_63_20_MASK UINT64_C(0xfffffffffff00000)
280RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_CREADR_, UINT64_C(0), UINT64_MAX,
281 (STALLED, RSVD_4_1, OFFSET, RSVD_63_20));
282
283/** GITS_BASER: ITS Table Descriptors - RW. */
284#define GITS_CTRL_REG_BASER_OFF_FIRST 0x0100
285#define GITS_CTRL_REG_BASER_OFF_LAST 0x0138
286#define GITS_CTRL_REG_BASER_RANGE_SIZE (GITS_CTRL_REG_BASER_OFF_LAST + sizeof(uint64_t) - GITS_CTRL_REG_BASER_OFF_FIRST)
287/** GITS_BASER: Size - Number of pages allocated to the table minus one. */
288#define GITS_BF_CTRL_REG_BASER_SIZE_SHIFT 0
289#define GITS_BF_CTRL_REG_BASER_SIZE_MASK UINT64_C(0x00000000000000ff)
290/** GITS_BASER: Page_Size - Size of the page that the table uses. */
291#define GITS_BF_CTRL_REG_BASER_PAGESIZE_SHIFT 8
292#define GITS_BF_CTRL_REG_BASER_PAGESIZE_MASK UINT64_C(0x0000000000000300)
293/** GITS_BASER: Shareability attributes of the table. */
294#define GITS_BF_CTRL_REG_BASER_SHAREABILITY_SHIFT 10
295#define GITS_BF_CTRL_REG_BASER_SHAREABILITY_MASK UINT64_C(0x0000000000000c00)
296/** GITS_BASER: Physical_Address - Physical address of the table. */
297#define GITS_BF_CTRL_REG_BASER_PHYS_ADDR_SHIFT 12
298#define GITS_BF_CTRL_REG_BASER_PHYS_ADDR_MASK UINT64_C(0x0000fffffffff000)
299/** GITS_BASER: Entry_Size - Size of each table entry minus one in bytes. */
300#define GITS_BF_CTRL_REG_BASER_ENTRY_SIZE_SHIFT 48
301#define GITS_BF_CTRL_REG_BASER_ENTRY_SIZE_MASK UINT64_C(0x001f000000000000)
302/** GITS_BASER: OuterCache - Outer cacheability attributes of the table. */
303#define GITS_BF_CTRL_REG_BASER_OUTER_CACHE_SHIFT 53
304#define GITS_BF_CTRL_REG_BASER_OUTER_CACHE_MASK UINT64_C(0x00e0000000000000)
305/** GITS_BASER: Type - The type of entity. */
306#define GITS_BF_CTRL_REG_BASER_TYPE_SHIFT 56
307#define GITS_BF_CTRL_REG_BASER_TYPE_MASK UINT64_C(0x0700000000000000)
308/** GITS_BASER: InnerCache - Inner cacheability attribtues of the table. */
309#define GITS_BF_CTRL_REG_BASER_INNER_CACHE_SHIFT 59
310#define GITS_BF_CTRL_REG_BASER_INNER_CACHE_MASK UINT64_C(0x3800000000000000)
311/** GITS_BASER: Indirect - Whether this is a single or two-level table. */
312#define GITS_BF_CTRL_REG_BASER_INDIRECT_SHIFT 62
313#define GITS_BF_CTRL_REG_BASER_INDIRECT_MASK UINT64_C(0x4000000000000000)
314/** GITS_BASER: Valid - Whether memory has been allocated for the table. */
315#define GITS_BF_CTRL_REG_BASER_VALID_SHIFT 63
316#define GITS_BF_CTRL_REG_BASER_VALID_MASK UINT64_C(0x8000000000000000)
317/* Sigh C macros... "PAGE_SIZE" is already defined here, just use "PAGESIZE" instead of temporarily undef, redef. */
318RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_BASER_, UINT64_C(0), UINT64_MAX,
319 (SIZE, PAGESIZE, SHAREABILITY, PHYS_ADDR, ENTRY_SIZE, OUTER_CACHE, TYPE, INNER_CACHE, INDIRECT,
320 VALID));
321
322/** GITS_PIDR2: ITS Peripheral ID2 register - RO. */
323#define GITS_CTRL_REG_PIDR2_OFF 0xffe8
324/** GITS_PIDR2: JEDEC - JEP code. */
325#define GITS_BF_CTRL_REG_PIDR2_JEDEC_SHIFT 0
326#define GITS_BF_CTRL_REG_PIDR2_JEDEC_MASK UINT32_C(0x00000007)
327/** GITS_PIDR2: DES_1 - JEP106 identification code (bits 6:4). */
328#define GITS_BF_CTRL_REG_PIDR2_DES_1_SHIFT 3
329#define GITS_BF_CTRL_REG_PIDR2_DES_1_MASK UINT32_C(0x00000008)
330/** GITS_PIDR2: Architecture revision . */
331#define GITS_BF_CTRL_REG_PIDR2_ARCHREV_SHIFT 4
332#define GITS_BF_CTRL_REG_PIDR2_ARCHREV_MASK UINT32_C(0x000000f0)
333/** GITS_PIDR2: Reserved (bits 31:8). */
334#define GITS_BF_CTRL_REG_PIDR2_RSVD_31_8_SHIFT 8
335#define GITS_BF_CTRL_REG_PIDR2_RSVD_31_8_MASK UINT32_C(0xffffff00)
336RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CTRL_REG_PIDR2_, UINT32_C(0), UINT32_MAX,
337 (JEDEC, DES_1, ARCHREV, RSVD_31_8));
338
339/** GITS_PIDR2: GICv1 architecture revision. */
340#define GITS_CTRL_REG_PIDR2_ARCHREV_GICV1 0x1
341/** GITS_PIDR2: GICv2 architecture revision. */
342#define GITS_CTRL_REG_PIDR2_ARCHREV_GICV2 0x2
343/** GITS_PIDR2: GICv3 architecture revision. */
344#define GITS_CTRL_REG_PIDR2_ARCHREV_GICV3 0x3
345/** GITS_PIDR2: GICv4 architecture revision. */
346#define GITS_CTRL_REG_PIDR2_ARCHREV_GICV4 0x4
347
348/** GITS_TRANSLATER register. */
349#define GITS_TRANSLATION_REG_TRANSLATER 0x0040
350
351/** GITS Two-level (indirect) table entry. */
352#define GITS_BF_ITE_LVL2_RSVD_11_0_SHIFT 0
353#define GITS_BF_ITE_LVL2_RSVD_11_0_MASK UINT64_C(0x0000000000000fff)
354#define GITS_BF_ITE_LVL2_PHYS_ADDR_SHIFT 12
355#define GITS_BF_ITE_LVL2_PHYS_ADDR_MASK UINT64_C(0x000ffffffffff000)
356#define GITS_BF_ITE_LVL2_RSVD_62_52_SHIFT 52
357#define GITS_BF_ITE_LVL2_RSVD_62_52_MASK UINT64_C(0x7ff0000000000000)
358#define GITS_BF_ITE_LVL2_VALID_SHIFT 63
359#define GITS_BF_ITE_LVL2_VALID_MASK UINT64_C(0x8000000000000000)
360RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_ITE_LVL2_, UINT64_C(0), UINT64_MAX,
361 (RSVD_11_0, PHYS_ADDR, RSVD_62_52, VALID));
362
363/**
364 * Memory shareability attributes.
365 * In accordance to the ARM GIC spec.
366 */
367typedef enum GITSATTRSHARE
368{
369 GITSATTRSHARE_NON_SHAREABLE = 0,
370 GITSATTRSHARE_INNER_SHAREABLE,
371 GITSATTRSHARE_OUTER_SHAREABLE,
372 GITSATTRSHARE_RSVD
373} GITSATTRSHARE;
374
375/**
376 * Memory cacheability attribute.
377 * In accordance to the ARM GIC spec.
378 */
379typedef enum GITSATTRMEM
380{
381 GITSATTRMEM_DEFAULT = 0,
382 GITSATTRMEM_NOCACHE,
383 GITSATTRMEM_CACHE_RD_ALLOC_WT,
384 GITSATTRMEM_CACHE_RD_ALLOC_WB,
385 GITSATTRMEM_CACHE_WR_ALLOC_WT,
386 GITSATTRMEM_CACHE_WR_ALLOC_WB,
387 GITSATTRMEM_CACHE_RW_ALLOC_WT,
388 GITSATTRMEM_CACHE_RW_ALLOC_WB
389} GITSMEMATTR;
390
391/**
392 * GITS entry type.
393 * In accordance to the ARM GIC spec.
394 */
395typedef enum GITSITSTYPE
396{
397 GITSITSTYPE_UNIMPLEMENTED = 0,
398 GITSITSTYPE_DEVICES,
399 GITSITSTYPE_VPES,
400 GITSITSTYPE_INTR_COLLECTIONS
401} GITSITSTYPE;
402
403/**
404 * ITS command.
405 * In accordance to the ARM GIC spec.
406 */
407typedef union GITSCMD
408{
409 RTUINT64U au64[4];
410 struct
411 {
412 uint8_t uCmdId;
413 uint8_t auData[31];
414 } common;
415} GITSCMD;
416/** Pointer to an ITS command. */
417typedef GITSCMD *PGITSCMD;
418/** Pointer to a const ITS command. */
419typedef GITSCMD const *PCGITSCMD;
420AssertCompileSize(GITSCMD, GITS_CMD_SIZE);
421
422/** @name GITS command IDs.
423 * @{ */
424#define GITS_CMD_ID_CLEAR 0x04
425#define GITS_CMD_ID_DISCARD 0x0f
426#define GITS_CMD_ID_INT 0x03
427#define GITS_CMD_ID_INV 0x0c
428#define GITS_CMD_ID_INVALL 0x0d
429#define GITS_CMD_ID_INVDB 0x2e
430#define GITS_CMD_ID_MAPC 0x09
431#define GITS_CMD_ID_MAPD 0x08
432#define GITS_CMD_ID_MAPI 0x0b
433#define GITS_CMD_ID_MAPTI 0x0a
434#define GITS_CMD_ID_MOVALL 0x0e
435#define GITS_CMD_ID_MOVI 0x01
436#define GITS_CMD_ID_SYNC 0x05
437#define GITS_CMD_ID_VINVALL 0x2d
438#define GITS_CMD_ID_VMAPI 0x2b
439#define GITS_CMD_ID_VMAPP 0x29
440#define GITS_CMD_ID_VMAPTI 0x2a
441#define GITS_CMD_ID_VMOVI 0x21
442#define GITS_CMD_ID_VMOVP 0x22
443#define GITS_CMD_ID_VSGI 0x23
444#define GITS_CMD_ID_VSYNC 0x25
445/** @} */
446
447/** @name GITS command: MAPC.
448 * @{ */
449/** MAPC DW0: Command Id. */
450#define GITS_BF_CMD_MAPC_DW0_CMD_ID_SHIFT 0
451#define GITS_BF_CMD_MAPC_DW0_CMD_ID_MASK UINT64_C(0x00000000000000ff)
452/** MAPC DW0: Reserved (bits 63:8). */
453#define GITS_BF_CMD_MAPC_DW0_RSVD_63_8_SHIFT 8
454#define GITS_BF_CMD_MAPC_DW0_RSVD_63_8_MASK UINT64_C(0xffffffffffffff00)
455RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CMD_MAPC_DW0_, UINT64_C(0), UINT64_MAX,
456 (CMD_ID, RSVD_63_8));
457
458/** MAPC DW1: Reserved (bits 63:0). */
459#define GITS_BF_CMD_MAPC_DW1_RSVD_63_0_MASK UINT64_MAX
460
461/** MAPC DW2: IC ID - The interrupt collection ID. */
462#define GITS_BF_CMD_MAPC_DW2_IC_ID_SHIFT 0
463#define GITS_BF_CMD_MAPC_DW2_IC_ID_MASK UINT64_C(0x000000000000ffff)
464/** MAPC DW2: RDBase - The target redistributor base address or PE number. */
465#define GITS_BF_CMD_MAPC_DW2_RDBASE_SHIFT 16
466#define GITS_BF_CMD_MAPC_DW2_RDBASE_MASK UINT64_C(0x0007ffffffff0000)
467/** MAPC DW2: Reserved (bits 62:51). */
468#define GITS_BF_CMD_MAPC_DW2_RSVD_62_51_SHIFT 51
469#define GITS_BF_CMD_MAPC_DW2_RSVD_62_51_MASK UINT64_C(0x7ff8000000000000)
470/** MAPC DW2: Valid bit. */
471#define GITS_BF_CMD_MAPC_DW2_VALID_SHIFT 63
472#define GITS_BF_CMD_MAPC_DW2_VALID_MASK UINT64_C(0x8000000000000000)
473RT_BF_ASSERT_COMPILE_CHECKS(GITS_BF_CMD_MAPC_DW2_, UINT64_C(0), UINT64_MAX,
474 (IC_ID, RDBASE, RSVD_62_51, VALID));
475/** @} */
476
477#endif /* !VBOX_INCLUDED_gic_its_h */
478
Note: See TracBrowser for help on using the repository browser.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette