VirtualBox

source: vbox/trunk/include/VBox/iommu-intel.h@ 88534

Last change on this file since 88534 was 88521, checked in by vboxsync, 4 years ago

Intel IOMMU: bugref:9967 Updates to adjust for changes in Oct 2020 and Apr 2021 Intel VT-d specs.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 98.7 KB
Line 
1/** @file
2 * IOMMU - Input/Output Memory Management Unit (Intel).
3 */
4
5/*
6 * Copyright (C) 2021 Oracle Corporation
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License (GPL) as published by the Free Software
12 * Foundation, in version 2 as it comes in the "COPYING" file of the
13 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * The contents of this file may alternatively be used under the terms
17 * of the Common Development and Distribution License Version 1.0
18 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19 * VirtualBox OSE distribution, in which case the provisions of the
20 * CDDL are applicable instead of those of the GPL.
21 *
22 * You may elect to license modified versions of this file under the
23 * terms and conditions of either the GPL or the CDDL or both.
24 */
25
26#ifndef VBOX_INCLUDED_iommu_intel_h
27#define VBOX_INCLUDED_iommu_intel_h
28#ifndef RT_WITHOUT_PRAGMA_ONCE
29# pragma once
30#endif
31
32#include <iprt/assertcompile.h>
33#include <iprt/types.h>
34
35
36/**
37 * @name MMIO register offsets.
38 * In accordance with the Intel spec.
39 * @{
40 */
41#define VTD_MMIO_OFF_VER_REG 0x000 /**< Version. */
42#define VTD_MMIO_OFF_CAP_REG 0x008 /**< Capability. */
43#define VTD_MMIO_OFF_ECAP_REG 0x010 /**< Extended Capability. */
44#define VTD_MMIO_OFF_GCMD_REG 0x018 /**< Global Command. */
45#define VTD_MMIO_OFF_GSTS_REG 0x01c /**< Global Status. */
46#define VTD_MMIO_OFF_RTADDR_REG 0x020 /**< Root Table Address. */
47#define VTD_MMIO_OFF_CCMD_REG 0x028 /**< Context Command. */
48
49#define VTD_MMIO_OFF_FSTS_REG 0x034 /**< Fault Status.*/
50#define VTD_MMIO_OFF_FECTL_REG 0x038 /**< Fault Event Control.*/
51#define VTD_MMIO_OFF_FEDATA_REG 0x03c /**< Fault Event Data. */
52#define VTD_MMIO_OFF_FEADDR_REG 0x040 /**< Fault Event Address. */
53#define VTD_MMIO_OFF_FEUADDR_REG 0x044 /**< Fault Event Upper Address. */
54
55#define VTD_MMIO_OFF_AFLOG_REG 0x058 /**< Advance Fault Log. */
56
57#define VTD_MMIO_OFF_PMEN_REG 0x064 /**< Protected Memory Enable (PMEN). */
58#define VTD_MMIO_OFF_PLMBASE_REG 0x068 /**< Protected Low Memory Base. */
59#define VTD_MMIO_OFF_PLMLIMIT_REG 0x06c /**< Protected Low Memory Limit. */
60#define VTD_MMIO_OFF_PHMBASE_REG 0x070 /**< Protected High Memory Base. */
61#define VTD_MMIO_OFF_PHMLIMIT_REG 0x078 /**< Protected High Memory Limit. */
62
63#define VTD_MMIO_OFF_IQH_REG 0x080 /**< Invalidation Queue Head. */
64#define VTD_MMIO_OFF_IQT_REG 0x088 /**< Invalidation Queue Tail. */
65#define VTD_MMIO_OFF_IQA_REG 0x090 /**< Invalidation Queue Address. */
66#define VTD_MMIO_OFF_ICS_REG 0x09c /**< Invalidation Completion Status. */
67#define VTD_MMIO_OFF_IECTL_REG 0x0a0 /**< Invalidation Completion Event Control. */
68#define VTD_MMIO_OFF_IEDATA_REG 0x0a4 /**< Invalidation Completion Event Data. */
69#define VTD_MMIO_OFF_IEADDR_REG 0x0a8 /**< Invalidation Completion Event Address. */
70#define VTD_MMIO_OFF_IEUADDR_REG 0x0ac /**< Invalidation Completion Event Upper Address. */
71#define VTD_MMIO_OFF_IQERCD_REG 0x0b0 /**< Invalidation Queue Error Record. */
72
73#define VTD_MMIO_OFF_IRTA_REG 0x0b8 /**< Interrupt Remapping Table Address. */
74
75#define VTD_MMIO_OFF_PQH_REG 0x0c0 /**< Page Request Queue Head. */
76#define VTD_MMIO_OFF_PQT_REG 0x0c8 /**< Page Request Queue Tail. */
77#define VTD_MMIO_OFF_PQA_REG 0x0d0 /**< Page Request Queue Address. */
78#define VTD_MMIO_OFF_PRS_REG 0x0dc /**< Page Request Status. */
79#define VTD_MMIO_OFF_PECTL_REG 0x0e0 /**< Page Request Event Control. */
80#define VTD_MMIO_OFF_PEDATA_REG 0x0e4 /**< Page Request Event Data. */
81#define VTD_MMIO_OFF_PEADDR_REG 0x0e8 /**< Page Request Event Address. */
82#define VTD_MMIO_OFF_PEUADDR_REG 0x0ec /**< Page Request Event Upper Address. */
83
84#define VTD_MMIO_OFF_MTRRCAP_REG 0x100 /**< MTRR Capabliity. */
85#define VTD_MMIO_OFF_MTRRDEF_REG 0x108 /**< MTRR Default Type. */
86
87#define VTD_MMIO_OFF_MTRR_FIX64_00000_REG 0x120 /**< Fixed-range MTRR Register for 64K at 00000. */
88#define VTD_MMIO_OFF_MTRR_FIX16K_80000_REG 0x128 /**< Fixed-range MTRR Register for 16K at 80000. */
89#define VTD_MMIO_OFF_MTRR_FIX16K_A0000_REG 0x130 /**< Fixed-range MTRR Register for 16K at a0000. */
90#define VTD_MMIO_OFF_MTRR_FIX4K_C0000_REG 0x138 /**< Fixed-range MTRR Register for 4K at c0000. */
91#define VTD_MMIO_OFF_MTRR_FIX4K_C8000_REG 0x140 /**< Fixed-range MTRR Register for 4K at c8000. */
92#define VTD_MMIO_OFF_MTRR_FIX4K_D0000_REG 0x148 /**< Fixed-range MTRR Register for 4K at d0000. */
93#define VTD_MMIO_OFF_MTRR_FIX4K_D8000_REG 0x150 /**< Fixed-range MTRR Register for 4K at d8000. */
94#define VTD_MMIO_OFF_MTRR_FIX4K_E0000_REG 0x158 /**< Fixed-range MTRR Register for 4K at e0000. */
95#define VTD_MMIO_OFF_MTRR_FIX4K_E8000_REG 0x160 /**< Fixed-range MTRR Register for 4K at e8000. */
96#define VTD_MMIO_OFF_MTRR_FIX4K_F0000_REG 0x168 /**< Fixed-range MTRR Register for 4K at f0000. */
97#define VTD_MMIO_OFF_MTRR_FIX4K_F8000_REG 0x170 /**< Fixed-range MTRR Register for 4K at f8000. */
98
99#define VTD_MMIO_OFF_MTRR_PHYSBASE0_REG 0x180 /**< Variable-range MTRR Base 0. */
100#define VTD_MMIO_OFF_MTRR_PHYSMASK0_REG 0x188 /**< Variable-range MTRR Mask 0. */
101#define VTD_MMIO_OFF_MTRR_PHYSBASE1_REG 0x190 /**< Variable-range MTRR Base 1. */
102#define VTD_MMIO_OFF_MTRR_PHYSMASK1_REG 0x198 /**< Variable-range MTRR Mask 1. */
103#define VTD_MMIO_OFF_MTRR_PHYSBASE2_REG 0x1a0 /**< Variable-range MTRR Base 2. */
104#define VTD_MMIO_OFF_MTRR_PHYSMASK2_REG 0x1a8 /**< Variable-range MTRR Mask 2. */
105#define VTD_MMIO_OFF_MTRR_PHYSBASE3_REG 0x1b0 /**< Variable-range MTRR Base 3. */
106#define VTD_MMIO_OFF_MTRR_PHYSMASK3_REG 0x1b8 /**< Variable-range MTRR Mask 3. */
107#define VTD_MMIO_OFF_MTRR_PHYSBASE4_REG 0x1c0 /**< Variable-range MTRR Base 4. */
108#define VTD_MMIO_OFF_MTRR_PHYSMASK4_REG 0x1c8 /**< Variable-range MTRR Mask 4. */
109#define VTD_MMIO_OFF_MTRR_PHYSBASE5_REG 0x1d0 /**< Variable-range MTRR Base 5. */
110#define VTD_MMIO_OFF_MTRR_PHYSMASK5_REG 0x1d8 /**< Variable-range MTRR Mask 5. */
111#define VTD_MMIO_OFF_MTRR_PHYSBASE6_REG 0x1e0 /**< Variable-range MTRR Base 6. */
112#define VTD_MMIO_OFF_MTRR_PHYSMASK6_REG 0x1e8 /**< Variable-range MTRR Mask 6. */
113#define VTD_MMIO_OFF_MTRR_PHYSBASE7_REG 0x1f0 /**< Variable-range MTRR Base 7. */
114#define VTD_MMIO_OFF_MTRR_PHYSMASK7_REG 0x1f8 /**< Variable-range MTRR Mask 7. */
115#define VTD_MMIO_OFF_MTRR_PHYSBASE8_REG 0x200 /**< Variable-range MTRR Base 8. */
116#define VTD_MMIO_OFF_MTRR_PHYSMASK8_REG 0x208 /**< Variable-range MTRR Mask 8. */
117#define VTD_MMIO_OFF_MTRR_PHYSBASE9_REG 0x210 /**< Variable-range MTRR Base 9. */
118#define VTD_MMIO_OFF_MTRR_PHYSMASK9_REG 0x218 /**< Variable-range MTRR Mask 9. */
119
120#define VTD_MMIO_OFF_VCCAP_REG 0xe00 /**< Virtual Command Capability. */
121#define VTD_MMIO_OFF_VCMD_REG 0xe10 /**< Virtual Command. */
122#define VTD_MMIO_OFF_VCMDRSVD_REG 0xe18 /**< Reserved for future for Virtual Command. */
123#define VTD_MMIO_OFF_VCRSP_REG 0xe20 /**< Virtual Command Response. */
124#define VTD_MMIO_OFF_VCRSPRSVD_REG 0xe28 /**< Reserved for future for Virtual Command Response. */
125/** @} */
126
127
128/** @name Root Entry.
129 * In accordance with the Intel spec.
130 * @{ */
131/** P: Present. */
132#define VTD_BF_0_ROOT_ENTRY_P_SHIFT 0
133#define VTD_BF_0_ROOT_ENTRY_P_MASK UINT64_C(0x0000000000000001)
134/** R: Reserved (bits 11:1). */
135#define VTD_BF_0_ROOT_ENTRY_RSVD_11_1_SHIFT 1
136#define VTD_BF_0_ROOT_ENTRY_RSVD_11_1_MASK UINT64_C(0x0000000000000ffe)
137/** CTP: Context-Table Pointer. */
138#define VTD_BF_0_ROOT_ENTRY_CTP_SHIFT 12
139#define VTD_BF_0_ROOT_ENTRY_CTP_MASK UINT64_C(0xfffffffffffff000)
140RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_ROOT_ENTRY_, UINT64_C(0), UINT64_MAX,
141 (P, RSVD_11_1, CTP));
142
143/** Root Entry. */
144typedef struct VTD_ROOT_ENTRY_T
145{
146 /** The qwords in the root entry. */
147 uint64_t au64[2];
148} VTD_ROOT_ENTRY_T;
149/** Pointer to a root entry. */
150typedef VTD_ROOT_ENTRY_T *PVTD_ROOT_ENTRY_T;
151/** Pointer to a const root entry. */
152typedef VTD_ROOT_ENTRY_T const *PCVTD_ROOT_ENTRY_T;
153/** @} */
154
155
156/** @name Scalable-mode Root Entry.
157 * In accordance with the Intel spec.
158 * @{ */
159/** LP: Lower Present. */
160#define VTD_BF_0_SM_ROOT_ENTRY_LP_SHIFT 0
161#define VTD_BF_0_SM_ROOT_ENTRY_LP_MASK UINT64_C(0x0000000000000001)
162/** R: Reserved (bits 11:1). */
163#define VTD_BF_0_SM_ROOT_ENTRY_RSVD_11_1_SHIFT 1
164#define VTD_BF_0_SM_ROOT_ENTRY_RSVD_11_1_MASK UINT64_C(0x0000000000000ffe)
165/** LCTP: Lower Context-Table Pointer */
166#define VTD_BF_0_SM_ROOT_ENTRY_LCTP_SHIFT 12
167#define VTD_BF_0_SM_ROOT_ENTRY_LCTP_MASK UINT64_C(0xfffffffffffff000)
168RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_SM_ROOT_ENTRY_, UINT64_C(0), UINT64_MAX,
169 (LP, RSVD_11_1, LCTP));
170
171/** UP: Upper Present. */
172#define VTD_BF_1_SM_ROOT_ENTRY_UP_SHIFT 0
173#define VTD_BF_1_SM_ROOT_ENTRY_UP_MASK UINT64_C(0x0000000000000001)
174/** R: Reserved (bits 11:1). */
175#define VTD_BF_1_SM_ROOT_ENTRY_RSVD_11_1_SHIFT 1
176#define VTD_BF_1_SM_ROOT_ENTRY_RSVD_11_1_MASK UINT64_C(0x0000000000000ffe)
177/** UCTP: Upper Context-Table Pointer. */
178#define VTD_BF_1_SM_ROOT_ENTRY_UCTP_SHIFT 12
179#define VTD_BF_1_SM_ROOT_ENTRY_UCTP_MASK UINT64_C(0xfffffffffffff000)
180RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_SM_ROOT_ENTRY_, UINT64_C(0), UINT64_MAX,
181 (UP, RSVD_11_1, UCTP));
182
183/** Scalable-mode root entry. */
184typedef struct VTD_SM_ROOT_ENTRY_T
185{
186 /** The lower scalable-mode root entry. */
187 uint64_t uLower;
188 /** The upper scalable-mode root entry. */
189 uint64_t uUpper;
190} VTD_SM_ROOT_ENTRY_T;
191/** Pointer to a scalable-mode root entry. */
192typedef VTD_SM_ROOT_ENTRY_T *PVTD_SM_ROOT_ENTRY_T;
193/** Pointer to a const scalable-mode root entry. */
194typedef VTD_SM_ROOT_ENTRY_T const *PCVTD_SM_ROOT_ENTRY_T;
195/** @} */
196
197
198/** @name Context Entry.
199 * In accordance with the Intel spec.
200 * @{ */
201/** P: Present. */
202#define VTD_BF_0_CONTEXT_ENTRY_P_SHIFT 0
203#define VTD_BF_0_CONTEXT_ENTRY_P_MASK UINT64_C(0x0000000000000001)
204/** FPD: Fault Processing Disable. */
205#define VTD_BF_0_CONTEXT_ENTRY_FPD_SHIFT 1
206#define VTD_BF_0_CONTEXT_ENTRY_FPD_MASK UINT64_C(0x0000000000000002)
207/** TT: Translation Type. */
208#define VTD_BF_0_CONTEXT_ENTRY_TT_SHIFT 2
209#define VTD_BF_0_CONTEXT_ENTRY_TT_MASK UINT64_C(0x000000000000000c)
210/** R: Reserved (bits 11:4). */
211#define VTD_BF_0_CONTEXT_ENTRY_RSVD_11_4_SHIFT 4
212#define VTD_BF_0_CONTEXT_ENTRY_RSVD_11_4_MASK UINT64_C(0x0000000000000ff0)
213/** SLPTPTR: Second Level Page Translation Pointer. */
214#define VTD_BF_0_CONTEXT_ENTRY_SLPTPTR_SHIFT 12
215#define VTD_BF_0_CONTEXT_ENTRY_SLPTPTR_MASK UINT64_C(0xfffffffffffff000)
216RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_CONTEXT_ENTRY_, UINT64_C(0), UINT64_MAX,
217 (P, FPD, TT, RSVD_11_4, SLPTPTR));
218
219/** AW: Address Width. */
220#define VTD_BF_1_CONTEXT_ENTRY_AW_SHIFT 0
221#define VTD_BF_1_CONTEXT_ENTRY_AW_MASK UINT64_C(0x0000000000000007)
222/** IGN: Ignored (bits 6:3). */
223#define VTD_BF_1_CONTEXT_ENTRY_IGN_6_3_SHIFT 3
224#define VTD_BF_1_CONTEXT_ENTRY_IGN_6_3_MASK UINT64_C(0x0000000000000078)
225/** R: Reserved (bit 7). */
226#define VTD_BF_1_CONTEXT_ENTRY_RSVD_7_SHIFT 7
227#define VTD_BF_1_CONTEXT_ENTRY_RSVD_7_MASK UINT64_C(0x0000000000000080)
228/** DID: Domain Identifier. */
229#define VTD_BF_1_CONTEXT_ENTRY_DID_SHIFT 8
230#define VTD_BF_1_CONTEXT_ENTRY_DID_MASK UINT64_C(0x0000000000ffff00)
231/** R: Reserved (bits 63:24). */
232#define VTD_BF_1_CONTEXT_ENTRY_RSVD_63_24_SHIFT 24
233#define VTD_BF_1_CONTEXT_ENTRY_RSVD_63_24_MASK UINT64_C(0xffffffffff000000)
234RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_CONTEXT_ENTRY_, UINT64_C(0), UINT64_MAX,
235 (AW, IGN_6_3, RSVD_7, DID, RSVD_63_24));
236
237/** Context Entry. */
238typedef struct VTD_CONTEXT_ENTRY_T
239{
240 /** The qwords in the context entry. */
241 uint64_t au64[2];
242} VTD_CONTEXT_ENTRY_T;
243/** Pointer to a context entry. */
244typedef VTD_CONTEXT_ENTRY_T *PVTD_CONTEXT_ENTRY_T;
245/** Pointer to a const context entry. */
246typedef VTD_CONTEXT_ENTRY_T const *PCVTD_CONTEXT_ENTRY_T;
247/** @} */
248
249
250/** @name Scalable-mode Context Entry.
251 * In accordance with the Intel spec.
252 * @{ */
253/** P: Present. */
254#define VTD_BF_0_SM_CONTEXT_ENTRY_P_SHIFT 0
255#define VTD_BF_0_SM_CONTEXT_ENTRY_P_MASK UINT64_C(0x0000000000000001)
256/** FPD: Fault Processing Disable. */
257#define VTD_BF_0_SM_CONTEXT_ENTRY_FPD_SHIFT 1
258#define VTD_BF_0_SM_CONTEXT_ENTRY_FPD_MASK UINT64_C(0x0000000000000002)
259/** DTE: Device-TLB Enable. */
260#define VTD_BF_0_SM_CONTEXT_ENTRY_DTE_SHIFT 2
261#define VTD_BF_0_SM_CONTEXT_ENTRY_DTE_MASK UINT64_C(0x0000000000000004)
262/** PASIDE: PASID Enable. */
263#define VTD_BF_0_SM_CONTEXT_ENTRY_PASIDE_SHIFT 3
264#define VTD_BF_0_SM_CONTEXT_ENTRY_PASIDE_MASK UINT64_C(0x0000000000000008)
265/** PRE: Page Request Enable. */
266#define VTD_BF_0_SM_CONTEXT_ENTRY_PRE_SHIFT 4
267#define VTD_BF_0_SM_CONTEXT_ENTRY_PRE_MASK UINT64_C(0x0000000000000010)
268/** R: Reserved (bits 8:5). */
269#define VTD_BF_0_SM_CONTEXT_ENTRY_RSVD_8_5_SHIFT 5
270#define VTD_BF_0_SM_CONTEXT_ENTRY_RSVD_8_5_MASK UINT64_C(0x00000000000001e0)
271/** PDTS: PASID Directory Size. */
272#define VTD_BF_0_SM_CONTEXT_ENTRY_PDTS_SHIFT 9
273#define VTD_BF_0_SM_CONTEXT_ENTRY_PDTS_MASK UINT64_C(0x0000000000000e00)
274/** PASIDDIRPTR: PASID Directory Pointer. */
275#define VTD_BF_0_SM_CONTEXT_ENTRY_PASIDDIRPTR_SHIFT 12
276#define VTD_BF_0_SM_CONTEXT_ENTRY_PASIDDIRPTR_MASK UINT64_C(0xfffffffffffff000)
277RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_SM_CONTEXT_ENTRY_, UINT64_C(0), UINT64_MAX,
278 (P, FPD, DTE, PASIDE, PRE, RSVD_8_5, PDTS, PASIDDIRPTR));
279
280/** RID_PASID: Requested Id to PASID assignment. */
281#define VTD_BF_1_SM_CONTEXT_ENTRY_RID_PASID_SHIFT 0
282#define VTD_BF_1_SM_CONTEXT_ENTRY_RID_PASID_MASK UINT64_C(0x00000000000fffff)
283/** RID_PRIV: Requested Id to PrivilegeModeRequested assignment. */
284#define VTD_BF_1_SM_CONTEXT_ENTRY_RID_PRIV_SHIFT 20
285#define VTD_BF_1_SM_CONTEXT_ENTRY_RID_PRIV_MASK UINT64_C(0x0000000000100000)
286/** R: Reserved (bits 63:21). */
287#define VTD_BF_1_SM_CONTEXT_ENTRY_RSVD_63_21_SHIFT 21
288#define VTD_BF_1_SM_CONTEXT_ENTRY_RSVD_63_21_MASK UINT64_C(0xffffffffffe00000)
289RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_SM_CONTEXT_ENTRY_, UINT64_C(0), UINT64_MAX,
290 (RID_PASID, RID_PRIV, RSVD_63_21));
291
292/** Context Entry. */
293typedef struct VTD_SM_CONTEXT_ENTRY_T
294{
295 /** The qwords in the scalable-mode context entry. */
296 uint64_t au64[4];
297} VTD_SM_CONTEXT_ENTRY_T;
298/** Pointer to a scalable-mode context entry. */
299typedef VTD_SM_CONTEXT_ENTRY_T *PVTD_SM_CONTEXT_ENTRY_T;
300/** Pointer to a const scalable-mode context entry. */
301typedef VTD_SM_CONTEXT_ENTRY_T const *PCVTD_SM_CONTEXT_ENTRY_T;
302/** @} */
303
304
305/** @name Scalable-mode PASID Directory Entry.
306 * In accordance with the Intel spec.
307 * @{ */
308/** P: Present. */
309#define VTD_BF_SM_PASID_DIR_ENTRY_P_SHIFT 0
310#define VTD_BF_SM_PASID_DIR_ENTRY_P_MASK UINT64_C(0x0000000000000001)
311/** FPD: Fault Processing Disable. */
312#define VTD_BF_SM_PASID_DIR_ENTRY_FPD_SHIFT 1
313#define VTD_BF_SM_PASID_DIR_ENTRY_FPD_MASK UINT64_C(0x0000000000000002)
314/** R: Reserved (bits 11:2). */
315#define VTD_BF_SM_PASID_DIR_ENTRY_RSVD_11_2_SHIFT 2
316#define VTD_BF_SM_PASID_DIR_ENTRY_RSVD_11_2_MASK UINT64_C(0x0000000000000ffc)
317/** SMPTBLPTR: Scalable Mode PASID Table Pointer. */
318#define VTD_BF_SM_PASID_DIR_ENTRY_SMPTBLPTR_SHIFT 12
319#define VTD_BF_SM_PASID_DIR_ENTRY_SMPTBLPTR_MASK UINT64_C(0xfffffffffffff000)
320RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_SM_PASID_DIR_ENTRY_, UINT64_C(0), UINT64_MAX,
321 (P, FPD, RSVD_11_2, SMPTBLPTR));
322
323/** Scalable-mode PASID Directory Entry. */
324typedef struct VTD_SM_PASID_DIR_ENTRY_T
325{
326 /** The scalable-mode PASID directory entry. */
327 uint64_t u;
328} VTD_SM_PASID_DIR_ENTRY_T;
329/** Pointer to a scalable-mode PASID directory entry. */
330typedef VTD_SM_PASID_DIR_ENTRY_T *PVTD_SM_PASID_DIR_ENTRY_T;
331/** Pointer to a const scalable-mode PASID directory entry. */
332typedef VTD_SM_PASID_DIR_ENTRY_T const *PCVTD_SM_PASID_DIR_ENTRY_T;
333/** @} */
334
335
336/** @name Scalable-mode PASID Table Entry.
337 * In accordance with the Intel spec.
338 * @{ */
339/** P: Present. */
340#define VTD_BF_0_SM_PASID_TBL_ENTRY_P_SHIFT 0
341#define VTD_BF_0_SM_PASID_TBL_ENTRY_P_MASK UINT64_C(0x0000000000000001)
342/** FPD: Fault Processing Disable. */
343#define VTD_BF_0_SM_PASID_TBL_ENTRY_FPD_SHIFT 1
344#define VTD_BF_0_SM_PASID_TBL_ENTRY_FPD_MASK UINT64_C(0x0000000000000002)
345/** AW: Address Width. */
346#define VTD_BF_0_SM_PASID_TBL_ENTRY_AW_SHIFT 2
347#define VTD_BF_0_SM_PASID_TBL_ENTRY_AW_MASK UINT64_C(0x000000000000001c)
348/** SLEE: Second-Level Execute Enable. */
349#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLEE_SHIFT 5
350#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLEE_MASK UINT64_C(0x0000000000000020)
351/** PGTT: PASID Granular Translation Type. */
352#define VTD_BF_0_SM_PASID_TBL_ENTRY_PGTT_SHIFT 6
353#define VTD_BF_0_SM_PASID_TBL_ENTRY_PGTT_MASK UINT64_C(0x00000000000001c0)
354/** SLADE: Second-Level Address/Dirty Enable. */
355#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLADE_SHIFT 9
356#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLADE_MASK UINT64_C(0x0000000000000200)
357/** R: Reserved (bits 11:10). */
358#define VTD_BF_0_SM_PASID_TBL_ENTRY_RSVD_11_10_SHIFT 10
359#define VTD_BF_0_SM_PASID_TBL_ENTRY_RSVD_11_10_MASK UINT64_C(0x0000000000000c00)
360/** SLPTPTR: Second-Level Page Table Pointer. */
361#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLPTPTR_SHIFT 12
362#define VTD_BF_0_SM_PASID_TBL_ENTRY_SLPTPTR_MASK UINT64_C(0xfffffffffffff000)
363RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_SM_PASID_TBL_ENTRY_, UINT64_C(0), UINT64_MAX,
364 (P, FPD, AW, SLEE, PGTT, SLADE, RSVD_11_10, SLPTPTR));
365
366/** DID: Domain Identifer. */
367#define VTD_BF_1_SM_PASID_TBL_ENTRY_DID_SHIFT 0
368#define VTD_BF_1_SM_PASID_TBL_ENTRY_DID_MASK UINT64_C(0x000000000000ffff)
369/** R: Reserved (bits 22:16). */
370#define VTD_BF_1_SM_PASID_TBL_ENTRY_RSVD_22_16_SHIFT 16
371#define VTD_BF_1_SM_PASID_TBL_ENTRY_RSVD_22_16_MASK UINT64_C(0x00000000007f0000)
372/** PWSNP: Page-Walk Snoop. */
373#define VTD_BF_1_SM_PASID_TBL_ENTRY_PWSNP_SHIFT 23
374#define VTD_BF_1_SM_PASID_TBL_ENTRY_PWSNP_MASK UINT64_C(0x0000000000800000)
375/** PGSNP: Page Snoop. */
376#define VTD_BF_1_SM_PASID_TBL_ENTRY_PGSNP_SHIFT 24
377#define VTD_BF_1_SM_PASID_TBL_ENTRY_PGSNP_MASK UINT64_C(0x0000000001000000)
378/** CD: Cache Disable. */
379#define VTD_BF_1_SM_PASID_TBL_ENTRY_CD_SHIFT 25
380#define VTD_BF_1_SM_PASID_TBL_ENTRY_CD_MASK UINT64_C(0x0000000002000000)
381/** EMTE: Extended Memory Type Enable. */
382#define VTD_BF_1_SM_PASID_TBL_ENTRY_EMTE_SHIFT 26
383#define VTD_BF_1_SM_PASID_TBL_ENTRY_EMTE_MASK UINT64_C(0x0000000004000000)
384/** EMT: Extended Memory Type. */
385#define VTD_BF_1_SM_PASID_TBL_ENTRY_EMT_SHIFT 27
386#define VTD_BF_1_SM_PASID_TBL_ENTRY_EMT_MASK UINT64_C(0x0000000038000000)
387/** PWT: Page-Level Write Through. */
388#define VTD_BF_1_SM_PASID_TBL_ENTRY_PWT_SHIFT 30
389#define VTD_BF_1_SM_PASID_TBL_ENTRY_PWT_MASK UINT64_C(0x0000000040000000)
390/** PCD: Page-Level Cache Disable. */
391#define VTD_BF_1_SM_PASID_TBL_ENTRY_PCD_SHIFT 31
392#define VTD_BF_1_SM_PASID_TBL_ENTRY_PCD_MASK UINT64_C(0x0000000080000000)
393/** PAT: Page Attribute Table. */
394#define VTD_BF_1_SM_PASID_TBL_ENTRY_PAT_SHIFT 32
395#define VTD_BF_1_SM_PASID_TBL_ENTRY_PAT_MASK UINT64_C(0xffffffff00000000)
396RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_SM_PASID_TBL_ENTRY_, UINT64_C(0), UINT64_MAX,
397 (DID, RSVD_22_16, PWSNP, PGSNP, CD, EMTE, EMT, PWT, PCD, PAT));
398
399/** SRE: Supervisor Request Enable. */
400#define VTD_BF_2_SM_PASID_TBL_ENTRY_SRE_SHIFT 0
401#define VTD_BF_2_SM_PASID_TBL_ENTRY_SRE_MASK UINT64_C(0x0000000000000001)
402/** ERE: Execute Request Enable. */
403#define VTD_BF_2_SM_PASID_TBL_ENTRY_ERE_SHIFT 1
404#define VTD_BF_2_SM_PASID_TBL_ENTRY_ERE_MASK UINT64_C(0x0000000000000002)
405/** FLPM: First Level Paging Mode. */
406#define VTD_BF_2_SM_PASID_TBL_ENTRY_FLPM_SHIFT 2
407#define VTD_BF_2_SM_PASID_TBL_ENTRY_FLPM_MASK UINT64_C(0x000000000000000c)
408/** WPE: Write Protect Enable. */
409#define VTD_BF_2_SM_PASID_TBL_ENTRY_WPE_SHIFT 4
410#define VTD_BF_2_SM_PASID_TBL_ENTRY_WPE_MASK UINT64_C(0x0000000000000010)
411/** NXE: No-Execute Enable. */
412#define VTD_BF_2_SM_PASID_TBL_ENTRY_NXE_SHIFT 5
413#define VTD_BF_2_SM_PASID_TBL_ENTRY_NXE_MASK UINT64_C(0x0000000000000020)
414/** SMEP: Supervisor Mode Execute Prevent. */
415#define VTD_BF_2_SM_PASID_TBL_ENTRY_SMPE_SHIFT 6
416#define VTD_BF_2_SM_PASID_TBL_ENTRY_SMPE_MASK UINT64_C(0x0000000000000040)
417/** EAFE: Extended Accessed Flag Enable. */
418#define VTD_BF_2_SM_PASID_TBL_ENTRY_EAFE_SHIFT 7
419#define VTD_BF_2_SM_PASID_TBL_ENTRY_EAFE_MASK UINT64_C(0x0000000000000080)
420/** R: Reserved (bits 11:8). */
421#define VTD_BF_2_SM_PASID_TBL_ENTRY_RSVD_11_8_SHIFT 8
422#define VTD_BF_2_SM_PASID_TBL_ENTRY_RSVD_11_8_MASK UINT64_C(0x0000000000000f00)
423/** FLPTPTR: First Level Page Table Pointer. */
424#define VTD_BF_2_SM_PASID_TBL_ENTRY_FLPTPTR_SHIFT 12
425#define VTD_BF_2_SM_PASID_TBL_ENTRY_FLPTPTR_MASK UINT64_C(0xfffffffffffff000)
426RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_2_SM_PASID_TBL_ENTRY_, UINT64_C(0), UINT64_MAX,
427 (SRE, ERE, FLPM, WPE, NXE, SMPE, EAFE, RSVD_11_8, FLPTPTR));
428
429/** Scalable-mode PASID Table Entry. */
430typedef struct VTD_SM_PASID_TBL_ENTRY_T
431{
432 /** The qwords in the scalable-mode PASID table entry. */
433 uint64_t au64[8];
434} VTD_SM_PASID_TBL_ENTRY_T;
435/** Pointer to a scalable-mode PASID table entry. */
436typedef VTD_SM_PASID_TBL_ENTRY_T *PVTD_SM_PASID_TBL_ENTRY_T;
437/** Pointer to a const scalable-mode PASID table entry. */
438typedef VTD_SM_PASID_TBL_ENTRY_T const *PCVTD_SM_PASID_TBL_ENTRY_T;
439/** @} */
440
441
442/** @name First-Level Paging Entry.
443 * In accordance with the Intel spec.
444 * @{ */
445/** P: Present. */
446#define VTD_BF_FLP_ENTRY_P_SHIFT 0
447#define VTD_BF_FLP_ENTRY_P_MASK UINT64_C(0x0000000000000001)
448/** R/W: Read/Write. */
449#define VTD_BF_FLP_ENTRY_RW_SHIFT 1
450#define VTD_BF_FLP_ENTRY_RW_MASK UINT64_C(0x0000000000000002)
451/** U/S: User/Supervisor. */
452#define VTD_BF_FLP_ENTRY_US_SHIFT 2
453#define VTD_BF_FLP_ENTRY_US_MASK UINT64_C(0x0000000000000004)
454/** PWT: Page-Level Write Through. */
455#define VTD_BF_FLP_ENTRY_PWT_SHIFT 3
456#define VTD_BF_FLP_ENTRY_PWT_MASK UINT64_C(0x0000000000000008)
457/** PC: Page-Level Cache Disable. */
458#define VTD_BF_FLP_ENTRY_PCD_SHIFT 4
459#define VTD_BF_FLP_ENTRY_PCD_MASK UINT64_C(0x0000000000000010)
460/** A: Accessed. */
461#define VTD_BF_FLP_ENTRY_A_SHIFT 5
462#define VTD_BF_FLP_ENTRY_A_MASK UINT64_C(0x0000000000000020)
463/** IGN: Ignored (bit 6). */
464#define VTD_BF_FLP_ENTRY_IGN_6_SHIFT 6
465#define VTD_BF_FLP_ENTRY_IGN_6_MASK UINT64_C(0x0000000000000040)
466/** R: Reserved (bit 7). */
467#define VTD_BF_FLP_ENTRY_RSVD_7_SHIFT 7
468#define VTD_BF_FLP_ENTRY_RSVD_7_MASK UINT64_C(0x0000000000000080)
469/** IGN: Ignored (bits 9:8). */
470#define VTD_BF_FLP_ENTRY_IGN_9_8_SHIFT 8
471#define VTD_BF_FLP_ENTRY_IGN_9_8_MASK UINT64_C(0x0000000000000300)
472/** EA: Extended Accessed. */
473#define VTD_BF_FLP_ENTRY_EA_SHIFT 10
474#define VTD_BF_FLP_ENTRY_EA_MASK UINT64_C(0x0000000000000400)
475/** IGN: Ignored (bit 11). */
476#define VTD_BF_FLP_ENTRY_IGN_11_SHIFT 11
477#define VTD_BF_FLP_ENTRY_IGN_11_MASK UINT64_C(0x0000000000000800)
478/** ADDR: Address. */
479#define VTD_BF_FLP_ENTRY_ADDR_SHIFT 12
480#define VTD_BF_FLP_ENTRY_ADDR_MASK UINT64_C(0x000ffffffffff000)
481/** IGN: Ignored (bits 62:52). */
482#define VTD_BF_FLP_ENTRY_IGN_62_52_SHIFT 52
483#define VTD_BF_FLP_ENTRY_IGN_62_52_MASK UINT64_C(0x7ff0000000000000)
484/** XD: Execute Disabled. */
485#define VTD_BF_FLP_ENTRY_XD_SHIFT 63
486#define VTD_BF_FLP_ENTRY_XD_MASK UINT64_C(0x8000000000000000)
487RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_FLP_ENTRY_, UINT64_C(0), UINT64_MAX,
488 (P, RW, US, PWT, PCD, A, IGN_6, RSVD_7, IGN_9_8, EA, IGN_11, ADDR, IGN_62_52, XD));
489
490/** First-Level Paging Entry. */
491typedef struct VTD_FLP_ENTRY_T
492{
493 /** The first-level paging entry. */
494 uint64_t u;
495} VTD_FLP_ENTRY_T;
496/** Pointer to a first-level paging entry. */
497typedef VTD_FLP_ENTRY_T *PVTD_FLP_ENTRY_T;
498/** Pointer to a const first-level paging entry. */
499typedef VTD_FLP_ENTRY_T const *PCVTD_FLP_ENTRY_T;
500/** @} */
501
502
503/** @name Second-Level Paging Entry.
504 * In accordance with the Intel spec.
505 * @{ */
506/** R: Read. */
507#define VTD_BF_SLP_ENTRY_R_SHIFT 0
508#define VTD_BF_SLP_ENTRY_R_MASK UINT64_C(0x0000000000000001)
509/** W: Write. */
510#define VTD_BF_SLP_ENTRY_W_SHIFT 1
511#define VTD_BF_SLP_ENTRY_W_MASK UINT64_C(0x0000000000000002)
512/** X: Execute. */
513#define VTD_BF_SLP_ENTRY_X_SHIFT 2
514#define VTD_BF_SLP_ENTRY_X_MASK UINT64_C(0x0000000000000004)
515/** IGN: Ignored (bits 6:3). */
516#define VTD_BF_SLP_ENTRY_IGN_6_3_SHIFT 3
517#define VTD_BF_SLP_ENTRY_IGN_6_3_MASK UINT64_C(0x0000000000000078)
518/** R: Reserved (bit 7). */
519#define VTD_BF_SLP_ENTRY_RSVD_7_SHIFT 7
520#define VTD_BF_SLP_ENTRY_RSVD_7_MASK UINT64_C(0x0000000000000080)
521/** A: Accessed. */
522#define VTD_BF_SLP_ENTRY_A_SHIFT 8
523#define VTD_BF_SLP_ENTRY_A_MASK UINT64_C(0x0000000000000100)
524/** IGN: Ignored (bits 10:9). */
525#define VTD_BF_SLP_ENTRY_IGN_10_9_SHIFT 9
526#define VTD_BF_SLP_ENTRY_IGN_10_9_MASK UINT64_C(0x0000000000000600)
527/** R: Reserved (bit 11). */
528#define VTD_BF_SLP_ENTRY_RSVD_11_SHIFT 11
529#define VTD_BF_SLP_ENTRY_RSVD_11_MASK UINT64_C(0x0000000000000800)
530/** ADDR: Address. */
531#define VTD_BF_SLP_ENTRY_ADDR_SHIFT 12
532#define VTD_BF_SLP_ENTRY_ADDR_MASK UINT64_C(0x000ffffffffff000)
533/** IGN: Ignored (bits 61:52). */
534#define VTD_BF_SLP_ENTRY_IGN_61_52_SHIFT 52
535#define VTD_BF_SLP_ENTRY_IGN_61_52_MASK UINT64_C(0x3ff0000000000000)
536/** R: Reserved (bit 62). */
537#define VTD_BF_SLP_ENTRY_RSVD_62_SHIFT 62
538#define VTD_BF_SLP_ENTRY_RSVD_62_MASK UINT64_C(0x4000000000000000)
539/** IGN: Ignored (bit 63). */
540#define VTD_BF_SLP_ENTRY_IGN_63_SHIFT 63
541#define VTD_BF_SLP_ENTRY_IGN_63_MASK UINT64_C(0x8000000000000000)
542RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_SLP_ENTRY_, UINT64_C(0), UINT64_MAX,
543 (R, W, X, IGN_6_3, RSVD_7, A, IGN_10_9, RSVD_11, ADDR, IGN_61_52, RSVD_62, IGN_63));
544
545/** Second-Level Paging Entry. */
546typedef struct VTD_SLP_ENTRY_T
547{
548 /** The second-level paging entry. */
549 uint64_t u;
550} VTD_SLP_ENTRY_T;
551/** Pointer to a second-level paging entry. */
552typedef VTD_SLP_ENTRY_T *PVTD_SLP_ENTRY_T;
553/** Pointer to a const second-level paging entry. */
554typedef VTD_SLP_ENTRY_T const *PCVTD_SLP_ENTRY_T;
555/** @} */
556
557
558/** @name Fault Record.
559 * In accordance with the Intel spec.
560 * @{ */
561/** R: Reserved (bits 11:0). */
562#define VTD_BF_0_FAULT_RECORD_RSVD_11_0_SHIFT 0
563#define VTD_BF_0_FAULT_RECORD_RSVD_11_0_MASK UINT64_C(0x0000000000000fff)
564/** FI: Fault Information. */
565#define VTD_BF_0_FAULT_RECORD_FI_SHIFT 12
566#define VTD_BF_0_FAULT_RECORD_FI_MASK UINT64_C(0xfffffffffffff000)
567RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_FAULT_RECORD_, UINT64_C(0), UINT64_MAX,
568 (RSVD_11_0, FI));
569
570/** SID: Source identifier. */
571#define VTD_BF_1_FAULT_RECORD_SID_SHIFT 0
572#define VTD_BF_1_FAULT_RECORD_SID_MASK UINT64_C(0x000000000000ffff)
573/** R: Reserved (bits 28:16). */
574#define VTD_BF_1_FAULT_RECORD_RSVD_28_16_SHIFT 16
575#define VTD_BF_1_FAULT_RECORD_RSVD_28_16_MASK UINT64_C(0x000000001fff0000)
576/** PRIV: Privilege Mode Requested. */
577#define VTD_BF_1_FAULT_RECORD_PRIV_SHIFT 29
578#define VTD_BF_1_FAULT_RECORD_PRIV_MASK UINT64_C(0x0000000020000000)
579/** EXE: Execute Permission Requested. */
580#define VTD_BF_1_FAULT_RECORD_EXE_SHIFT 30
581#define VTD_BF_1_FAULT_RECORD_EXE_MASK UINT64_C(0x0000000040000000)
582/** PP: PASID Present. */
583#define VTD_BF_1_FAULT_RECORD_PP_SHIFT 31
584#define VTD_BF_1_FAULT_RECORD_PP_MASK UINT64_C(0x0000000080000000)
585/** FR: Fault Reason. */
586#define VTD_BF_1_FAULT_RECORD_FR_SHIFT 32
587#define VTD_BF_1_FAULT_RECORD_FR_MASK UINT64_C(0x000000ff00000000)
588/** PV: PASID Value. */
589#define VTD_BF_1_FAULT_RECORD_PV_SHIFT 40
590#define VTD_BF_1_FAULT_RECORD_PV_MASK UINT64_C(0x0fffff0000000000)
591/** AT: Address Type. */
592#define VTD_BF_1_FAULT_RECORD_AT_SHIFT 60
593#define VTD_BF_1_FAULT_RECORD_AT_MASK UINT64_C(0x3000000000000000)
594/** T: Type. */
595#define VTD_BF_1_FAULT_RECORD_T_SHIFT 62
596#define VTD_BF_1_FAULT_RECORD_T_MASK UINT64_C(0x4000000000000000)
597/** R: Reserved (bit 127). */
598#define VTD_BF_1_FAULT_RECORD_RSVD_63_SHIFT 63
599#define VTD_BF_1_FAULT_RECORD_RSVD_63_MASK UINT64_C(0x8000000000000000)
600RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_FAULT_RECORD_, UINT64_C(0), UINT64_MAX,
601 (SID, RSVD_28_16, PRIV, EXE, PP, FR, PV, AT, T, RSVD_63));
602
603/** Fault record. */
604typedef struct VTD_FAULT_RECORD_T
605{
606 /** The qwords in the fault record. */
607 uint64_t au64[2];
608} VTD_FAULT_RECORD_T;
609/** Pointer to a fault record. */
610typedef VTD_FAULT_RECORD_T *PVTD_FAULT_RECORD_T;
611/** Pointer to a const fault record. */
612typedef VTD_FAULT_RECORD_T const *PCVTD_FAULT_RECORD_T;
613/** @} */
614
615
616/** @name Interrupt Remapping Table Entry (IRTE) for Remapped Interrupts.
617 * In accordance with the Intel spec.
618 * @{ */
619/** P: Present. */
620#define VTD_BF_0_IRTE_P_SHIFT 0
621#define VTD_BF_0_IRTE_P_MASK UINT64_C(0x0000000000000001)
622/** FPD: Fault Processing Disable. */
623#define VTD_BF_0_IRTE_FPD_SHIFT 1
624#define VTD_BF_0_IRTE_FPD_MASK UINT64_C(0x0000000000000002)
625/** DM: Destination Mode (0=physical, 1=logical). */
626#define VTD_BF_0_IRTE_DM_SHIFT 2
627#define VTD_BF_0_IRTE_DM_MASK UINT64_C(0x0000000000000004)
628/** RH: Redirection Hint. */
629#define VTD_BF_0_IRTE_RH_SHIFT 3
630#define VTD_BF_0_IRTE_RH_MASK UINT64_C(0x0000000000000008)
631/** TM: Trigger Mode. */
632#define VTD_BF_0_IRTE_TM_SHIFT 4
633#define VTD_BF_0_IRTE_TM_MASK UINT64_C(0x0000000000000010)
634/** DLM: Delivery Mode. */
635#define VTD_BF_0_IRTE_DLM_SHIFT 5
636#define VTD_BF_0_IRTE_DLM_MASK UINT64_C(0x00000000000000e0)
637/** AVL: Available. */
638#define VTD_BF_0_IRTE_AVAIL_SHIFT 8
639#define VTD_BF_0_IRTE_AVAIL_MASK UINT64_C(0x0000000000000f00)
640/** R: Reserved (bits 14:12). */
641#define VTD_BF_0_IRTE_RSVD_14_12_SHIFT 12
642#define VTD_BF_0_IRTE_RSVD_14_12_MASK UINT64_C(0x0000000000007000)
643/** IM: IRTE Mode. */
644#define VTD_BF_0_IRTE_IM_SHIFT 15
645#define VTD_BF_0_IRTE_IM_MASK UINT64_C(0x0000000000008000)
646/** V: Vector. */
647#define VTD_BF_0_IRTE_V_SHIFT 16
648#define VTD_BF_0_IRTE_V_MASK UINT64_C(0x0000000000ff0000)
649/** R: Reserved (bits 31:24). */
650#define VTD_BF_0_IRTE_RSVD_31_24_SHIFT 24
651#define VTD_BF_0_IRTE_RSVD_31_24_MASK UINT64_C(0x00000000ff000000)
652/** DST: Desination Id. */
653#define VTD_BF_0_IRTE_DST_SHIFT 32
654#define VTD_BF_0_IRTE_DST_MASK UINT64_C(0xffffffff00000000)
655RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_IRTE_, UINT64_C(0), UINT64_MAX,
656 (P, FPD, DM, RH, TM, DLM, AVAIL, RSVD_14_12, IM, V, RSVD_31_24, DST));
657
658/** SID: Source Identifier. */
659#define VTD_BF_1_IRTE_SID_SHIFT 0
660#define VTD_BF_1_IRTE_SID_MASK UINT64_C(0x000000000000ffff)
661/** SQ: Source-Id Qualifier. */
662#define VTD_BF_1_IRTE_SQ_SHIFT 16
663#define VTD_BF_1_IRTE_SQ_MASK UINT64_C(0x0000000000030000)
664/** SVT: Source Validation Type. */
665#define VTD_BF_1_IRTE_SVT_SHIFT 18
666#define VTD_BF_1_IRTE_SVT_MASK UINT64_C(0x00000000000c0000)
667/** R: Reserved (bits 127:84). */
668#define VTD_BF_1_IRTE_RSVD_63_20_SHIFT 20
669#define VTD_BF_1_IRTE_RSVD_63_20_MASK UINT64_C(0xfffffffffff00000)
670RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_IRTE_, UINT64_C(0), UINT64_MAX,
671 (SID, SQ, SVT, RSVD_63_20));
672
673/** Interrupt Remapping Table Entry (IRTE) for remapped interrupts. */
674typedef struct VTD_IRTE_T
675{
676 /** The qwords in the IRTE. */
677 uint64_t au64[2];
678} VTD_IRTE_T;
679/** Pointer to an IRTE. */
680typedef VTD_IRTE_T *PVTD_IRTE_T;
681/** Pointer to a const IRTE. */
682typedef VTD_IRTE_T const *PCVTD_IRTE_T;
683/** @} */
684
685
686/** @name Version Register (VER_REG).
687 * In accordance with the Intel spec.
688 * @{ */
689/** Min: Minor Version Number. */
690#define VTD_BF_VER_REG_MIN_SHIFT 0
691#define VTD_BF_VER_REG_MIN_MASK UINT32_C(0x0000000f)
692/** Max: Major Version Number. */
693#define VTD_BF_VER_REG_MAX_SHIFT 4
694#define VTD_BF_VER_REG_MAX_MASK UINT32_C(0x000000f0)
695/** R: Reserved (bits 31:8). */
696#define VTD_BF_VER_REG_RSVD_31_8_SHIFT 8
697#define VTD_BF_VER_REG_RSVD_31_8_MASK UINT32_C(0xffffff00)
698RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_VER_REG_, UINT32_C(0), UINT32_MAX,
699 (MIN, MAX, RSVD_31_8));
700/** RW: Read/write mask. */
701#define VTD_VER_REG_RW_MASK UINT32_C(0)
702/** @} */
703
704
705/** @name Capability Register (CAP_REG).
706 * In accordance with the Intel spec.
707 * @{ */
708/** ND: Number of domains supported. */
709#define VTD_BF_CAP_REG_ND_SHIFT 0
710#define VTD_BF_CAP_REG_ND_MASK UINT64_C(0x0000000000000007)
711/** AFL: Advanced Fault Logging. */
712#define VTD_BF_CAP_REG_AFL_SHIFT 3
713#define VTD_BF_CAP_REG_AFL_MASK UINT64_C(0x0000000000000008)
714/** RWBF: Required Write-Buffer Flushing. */
715#define VTD_BF_CAP_REG_RWBF_SHIFT 4
716#define VTD_BF_CAP_REG_RWBF_MASK UINT64_C(0x0000000000000010)
717/** PLMR: Protected Low-Memory Region. */
718#define VTD_BF_CAP_REG_PLMR_SHIFT 5
719#define VTD_BF_CAP_REG_PLMR_MASK UINT64_C(0x0000000000000020)
720/** PHMR: Protected High-Memory Region. */
721#define VTD_BF_CAP_REG_PHMR_SHIFT 6
722#define VTD_BF_CAP_REG_PHMR_MASK UINT64_C(0x0000000000000040)
723/** CM: Caching Mode. */
724#define VTD_BF_CAP_REG_CM_SHIFT 7
725#define VTD_BF_CAP_REG_CM_MASK UINT64_C(0x0000000000000080)
726/** SAGAW: Supported Adjusted Guest Address Widths. */
727#define VTD_BF_CAP_REG_SAGAW_SHIFT 8
728#define VTD_BF_CAP_REG_SAGAW_MASK UINT64_C(0x0000000000001f00)
729/** R: Reserved (bits 15:13). */
730#define VTD_BF_CAP_REG_RSVD_15_13_SHIFT 13
731#define VTD_BF_CAP_REG_RSVD_15_13_MASK UINT64_C(0x000000000000e000)
732/** MGAW: Maximum Guest Address Width. */
733#define VTD_BF_CAP_REG_MGAW_SHIFT 16
734#define VTD_BF_CAP_REG_MGAW_MASK UINT64_C(0x00000000003f0000)
735/** ZLR: Zero Length Read. */
736#define VTD_BF_CAP_REG_ZLR_SHIFT 22
737#define VTD_BF_CAP_REG_ZLR_MASK UINT64_C(0x0000000000400000)
738/** DEP: Deprecated MBZ. Reserved (bit 23). */
739#define VTD_BF_CAP_REG_RSVD_23_SHIFT 23
740#define VTD_BF_CAP_REG_RSVD_23_MASK UINT64_C(0x0000000000800000)
741/** FRO: Fault-recording Register Offset. */
742#define VTD_BF_CAP_REG_FRO_SHIFT 24
743#define VTD_BF_CAP_REG_FRO_MASK UINT64_C(0x00000003ff000000)
744/** SLLPS: Second Level Large Page Support. */
745#define VTD_BF_CAP_REG_SLLPS_SHIFT 34
746#define VTD_BF_CAP_REG_SLLPS_MASK UINT64_C(0x0000003c00000000)
747/** R: Reserved (bit 38). */
748#define VTD_BF_CAP_REG_RSVD_38_SHIFT 38
749#define VTD_BF_CAP_REG_RSVD_38_MASK UINT64_C(0x0000004000000000)
750/** PSI: Page Selective Invalidation. */
751#define VTD_BF_CAP_REG_PSI_SHIFT 39
752#define VTD_BF_CAP_REG_PSI_MASK UINT64_C(0x0000008000000000)
753/** NFR: Number of Fault-recording Registers. */
754#define VTD_BF_CAP_REG_NFR_SHIFT 40
755#define VTD_BF_CAP_REG_NFR_MASK UINT64_C(0x0000ff0000000000)
756/** MAMV: Maximum Address Mask Value. */
757#define VTD_BF_CAP_REG_MAMV_SHIFT 48
758#define VTD_BF_CAP_REG_MAMV_MASK UINT64_C(0x003f000000000000)
759/** DWD: Write Draining. */
760#define VTD_BF_CAP_REG_DWD_SHIFT 54
761#define VTD_BF_CAP_REG_DWD_MASK UINT64_C(0x0040000000000000)
762/** DRD: Read Draining. */
763#define VTD_BF_CAP_REG_DRD_SHIFT 55
764#define VTD_BF_CAP_REG_DRD_MASK UINT64_C(0x0080000000000000)
765/** FL1GP: First Level 1 GB Page Support. */
766#define VTD_BF_CAP_REG_FL1GP_SHIFT 56
767#define VTD_BF_CAP_REG_FL1GP_MASK UINT64_C(0x0100000000000000)
768/** R: Reserved (bits 58:57). */
769#define VTD_BF_CAP_REG_RSVD_58_57_SHIFT 57
770#define VTD_BF_CAP_REG_RSVD_58_57_MASK UINT64_C(0x0600000000000000)
771/** PI: Posted Interrupt Support. */
772#define VTD_BF_CAP_REG_PI_SHIFT 59
773#define VTD_BF_CAP_REG_PI_MASK UINT64_C(0x0800000000000000)
774/** FL5LP: First Level 5-level Paging Support. */
775#define VTD_BF_CAP_REG_FL5LP_SHIFT 60
776#define VTD_BF_CAP_REG_FL5LP_MASK UINT64_C(0x1000000000000000)
777/** R: Reserved (bit 61). */
778#define VTD_BF_CAP_REG_RSVD_61_SHIFT 61
779#define VTD_BF_CAP_REG_RSVD_61_MASK UINT64_C(0x2000000000000000)
780/** ESIRTPS: Enhanced Set Interrupt Root Table Pointer Support. */
781#define VTD_BF_CAP_REG_ESIRTPS_SHIFT 62
782#define VTD_BF_CAP_REG_ESIRTPS_MASK UINT64_C(0x4000000000000000)
783/** : Enhanced Set Root Table Pointer Support. */
784#define VTD_BF_CAP_REG_ESRTPS_SHIFT 63
785#define VTD_BF_CAP_REG_ESRTPS_MASK UINT64_C(0x8000000000000000)
786RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_CAP_REG_, UINT64_C(0), UINT64_MAX,
787 (ND, AFL, RWBF, PLMR, PHMR, CM, SAGAW, RSVD_15_13, MGAW, ZLR, RSVD_23, FRO, SLLPS, RSVD_38, PSI, NFR,
788 MAMV, DWD, DRD, FL1GP, RSVD_58_57, PI, FL5LP, RSVD_61, ESIRTPS, ESRTPS));
789
790/** RW: Read/write mask. */
791#define VTD_CAP_REG_RW_MASK UINT64_C(0)
792/** @} */
793
794
795/** @name Extended Capability Register (ECAP_REG).
796 * In accordance with the Intel spec.
797 * @{ */
798/** C: Page-walk Coherence. */
799#define VTD_BF_ECAP_REG_C_SHIFT 0
800#define VTD_BF_ECAP_REG_C_MASK UINT64_C(0x0000000000000001)
801/** QI: Queued Invalidation Support. */
802#define VTD_BF_ECAP_REG_QI_SHIFT 1
803#define VTD_BF_ECAP_REG_QI_MASK UINT64_C(0x0000000000000002)
804/** DT: Device-TLB Support. */
805#define VTD_BF_ECAP_REG_DT_SHIFT 2
806#define VTD_BF_ECAP_REG_DT_MASK UINT64_C(0x0000000000000004)
807/** IR: Interrupt Remapping Support. */
808#define VTD_BF_ECAP_REG_IR_SHIFT 3
809#define VTD_BF_ECAP_REG_IR_MASK UINT64_C(0x0000000000000008)
810/** EIM: Extended Interrupt Mode. */
811#define VTD_BF_ECAP_REG_EIM_SHIFT 4
812#define VTD_BF_ECAP_REG_EIM_MASK UINT64_C(0x0000000000000010)
813/** DEP: Deprecated MBZ. Reserved (bit 5). */
814#define VTD_BF_ECAP_REG_RSVD_5_SHIFT 5
815#define VTD_BF_ECAP_REG_RSVD_5_MASK UINT64_C(0x0000000000000020)
816/** PT: Pass Through. */
817#define VTD_BF_ECAP_REG_PT_SHIFT 6
818#define VTD_BF_ECAP_REG_PT_MASK UINT64_C(0x0000000000000040)
819/** SC: Snoop Control. */
820#define VTD_BF_ECAP_REG_SC_SHIFT 7
821#define VTD_BF_ECAP_REG_SC_MASK UINT64_C(0x0000000000000080)
822/** IRO: IOTLB Register Offset. */
823#define VTD_BF_ECAP_REG_IRO_SHIFT 8
824#define VTD_BF_ECAP_REG_IRO_MASK UINT64_C(0x000000000003ff00)
825/** R: Reserved (bits 19:18). */
826#define VTD_BF_ECAP_REG_RSVD_19_18_SHIFT 18
827#define VTD_BF_ECAP_REG_RSVD_19_18_MASK UINT64_C(0x00000000000c0000)
828/** MHMV: Maximum Handle Mask Value. */
829#define VTD_BF_ECAP_REG_MHMV_SHIFT 20
830#define VTD_BF_ECAP_REG_MHMV_MASK UINT64_C(0x0000000000f00000)
831/** DEP: Deprecated MBZ. Reserved (bit 24). */
832#define VTD_BF_ECAP_REG_RSVD_24_SHIFT 24
833#define VTD_BF_ECAP_REG_RSVD_24_MASK UINT64_C(0x0000000001000000)
834/** MTS: Memory Type Support. */
835#define VTD_BF_ECAP_REG_MTS_SHIFT 25
836#define VTD_BF_ECAP_REG_MTS_MASK UINT64_C(0x0000000002000000)
837/** NEST: Nested Translation Support. */
838#define VTD_BF_ECAP_REG_NEST_SHIFT 26
839#define VTD_BF_ECAP_REG_NEST_MASK UINT64_C(0x0000000004000000)
840/** R: Reserved (bit 27). */
841#define VTD_BF_ECAP_REG_RSVD_27_SHIFT 27
842#define VTD_BF_ECAP_REG_RSVD_27_MASK UINT64_C(0x0000000008000000)
843/** DEP: Deprecated MBZ. Reserved (bit 28). */
844#define VTD_BF_ECAP_REG_RSVD_28_SHIFT 28
845#define VTD_BF_ECAP_REG_RSVD_28_MASK UINT64_C(0x0000000010000000)
846/** PRS: Page Request Support. */
847#define VTD_BF_ECAP_REG_PRS_SHIFT 29
848#define VTD_BF_ECAP_REG_PRS_MASK UINT64_C(0x0000000020000000)
849/** ERS: Execute Request Support. */
850#define VTD_BF_ECAP_REG_ERS_SHIFT 30
851#define VTD_BF_ECAP_REG_ERS_MASK UINT64_C(0x0000000040000000)
852/** SRS: Supervisor Request Support. */
853#define VTD_BF_ECAP_REG_SRS_SHIFT 31
854#define VTD_BF_ECAP_REG_SRS_MASK UINT64_C(0x0000000080000000)
855/** R: Reserved (bit 32). */
856#define VTD_BF_ECAP_REG_RSVD_32_SHIFT 32
857#define VTD_BF_ECAP_REG_RSVD_32_MASK UINT64_C(0x0000000100000000)
858/** NWFS: No Write Flag Support. */
859#define VTD_BF_ECAP_REG_NWFS_SHIFT 33
860#define VTD_BF_ECAP_REG_NWFS_MASK UINT64_C(0x0000000200000000)
861/** EAFS: Extended Accessed Flags Support. */
862#define VTD_BF_ECAP_REG_EAFS_SHIFT 34
863#define VTD_BF_ECAP_REG_EAFS_MASK UINT64_C(0x0000000400000000)
864/** PSS: PASID Size Supported. */
865#define VTD_BF_ECAP_REG_PSS_SHIFT 35
866#define VTD_BF_ECAP_REG_PSS_MASK UINT64_C(0x000000f800000000)
867/** PASID: Process Address Space ID Support. */
868#define VTD_BF_ECAP_REG_PASID_SHIFT 40
869#define VTD_BF_ECAP_REG_PASID_MASK UINT64_C(0x0000010000000000)
870/** DIT: Device-TLB Invalidation Throttle. */
871#define VTD_BF_ECAP_REG_DIT_SHIFT 41
872#define VTD_BF_ECAP_REG_DIT_MASK UINT64_C(0x0000020000000000)
873/** PDS: Page-request Drain Support. */
874#define VTD_BF_ECAP_REG_PDS_SHIFT 42
875#define VTD_BF_ECAP_REG_PDS_MASK UINT64_C(0x0000040000000000)
876/** SMTS: Scalable-Mode Translation Support. */
877#define VTD_BF_ECAP_REG_SMTS_SHIFT 43
878#define VTD_BF_ECAP_REG_SMTS_MASK UINT64_C(0x0000080000000000)
879/** VCS: Virtual Command Support. */
880#define VTD_BF_ECAP_REG_VCS_SHIFT 44
881#define VTD_BF_ECAP_REG_VCS_MASK UINT64_C(0x0000100000000000)
882/** SLADS: Second-Level Accessed/Dirty Support. */
883#define VTD_BF_ECAP_REG_SLADS_SHIFT 45
884#define VTD_BF_ECAP_REG_SLADS_MASK UINT64_C(0x0000200000000000)
885/** SLTS: Second-Level Translation Support. */
886#define VTD_BF_ECAP_REG_SLTS_SHIFT 46
887#define VTD_BF_ECAP_REG_SLTS_MASK UINT64_C(0x0000400000000000)
888/** FLTS: First-Level Translation Support. */
889#define VTD_BF_ECAP_REG_FLTS_SHIFT 47
890#define VTD_BF_ECAP_REG_FLTS_MASK UINT64_C(0x0000800000000000)
891/** SMPWCS: Scalable-Mode Page-Walk Coherency Support. */
892#define VTD_BF_ECAP_REG_SMPWCS_SHIFT 48
893#define VTD_BF_ECAP_REG_SMPWCS_MASK UINT64_C(0x0001000000000000)
894/** RPS: RID-PASID Support. */
895#define VTD_BF_ECAP_REG_RPS_SHIFT 49
896#define VTD_BF_ECAP_REG_RPS_MASK UINT64_C(0x0002000000000000)
897/** R: Reserved (bits 51:50). */
898#define VTD_BF_ECAP_REG_RSVD_51_50_SHIFT 50
899#define VTD_BF_ECAP_REG_RSVD_51_50_MASK UINT64_C(0x000c000000000000)
900/** ADMS: Abort DMA Mode Support. */
901#define VTD_BF_ECAP_REG_ADMS_SHIFT 52
902#define VTD_BF_ECAP_REG_ADMS_MASK UINT64_C(0x0010000000000000)
903/** RPRIVS: RID_PRIV Support. */
904#define VTD_BF_ECAP_REG_RPRIVS_SHIFT 53
905#define VTD_BF_ECAP_REG_RPRIVS_MASK UINT64_C(0x0020000000000000)
906/** R: Reserved (bits 63:54). */
907#define VTD_BF_ECAP_REG_RSVD_63_54_SHIFT 54
908#define VTD_BF_ECAP_REG_RSVD_63_54_MASK UINT64_C(0xffc0000000000000)
909RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_ECAP_REG_, UINT64_C(0), UINT64_MAX,
910 (C, QI, DT, IR, EIM, RSVD_5, PT, SC, IRO, RSVD_19_18, MHMV, RSVD_24, MTS, NEST, RSVD_27, RSVD_28,
911 PRS, ERS, SRS, RSVD_32, NWFS, EAFS, PSS, PASID, DIT, PDS, SMTS, VCS, SLADS, SLTS, FLTS, SMPWCS, RPS,
912 RSVD_51_50, ADMS, RPRIVS, RSVD_63_54));
913
914/** RW: Read/write mask. */
915#define VTD_ECAP_REG_RW_MASK UINT64_C(0)
916/** @} */
917
918
919/** @name Global Command Register (GCMD_REG).
920 * In accordance with the Intel spec.
921 * @{ */
922/** R: Reserved (bits 22:0). */
923#define VTD_BF_GCMD_REG_RSVD_22_0_SHIFT 0
924#define VTD_BF_GCMD_REG_RSVD_22_0_MASK UINT32_C(0x007fffff)
925/** CFI: Compatibility Format Interrupt. */
926#define VTD_BF_GCMD_REG_CFI_SHIFT 23
927#define VTD_BF_GCMD_REG_CFI_MASK UINT32_C(0x00800000)
928/** SIRTP: Set Interrupt Table Remap Pointer. */
929#define VTD_BF_GCMD_REG_SIRTP_SHIFT 24
930#define VTD_BF_GCMD_REG_SIRTP_MASK UINT32_C(0x01000000)
931/** IRE: Interrupt Remap Enable. */
932#define VTD_BF_GCMD_REG_IRE_SHIFT 25
933#define VTD_BF_GCMD_REG_IRE_MASK UINT32_C(0x02000000)
934/** QIE: Queued Invalidation Enable. */
935#define VTD_BF_GCMD_REG_QIE_SHIFT 26
936#define VTD_BF_GCMD_REG_QIE_MASK UINT32_C(0x04000000)
937/** WBF: Write Buffer Flush. */
938#define VTD_BF_GCMD_REG_WBF_SHIFT 27
939#define VTD_BF_GCMD_REG_WBF_MASK UINT32_C(0x08000000)
940/** EAFL: Enable Advance Fault Logging. */
941#define VTD_BF_GCMD_REG_EAFL_SHIFT 28
942#define VTD_BF_GCMD_REG_EAFL_MASK UINT32_C(0x10000000)
943/** SFL: Set Fault Log. */
944#define VTD_BF_GCMD_REG_SFL_SHIFT 29
945#define VTD_BF_GCMD_REG_SFL_MASK UINT32_C(0x20000000)
946/** SRTP: Set Root Table Pointer. */
947#define VTD_BF_GCMD_REG_SRTP_SHIFT 30
948#define VTD_BF_GCMD_REG_SRTP_MASK UINT32_C(0x40000000)
949/** TE: Translation Enable. */
950#define VTD_BF_GCMD_REG_TE_SHIFT 31
951#define VTD_BF_GCMD_REG_TE_MASK UINT32_C(0x80000000)
952RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_GCMD_REG_, UINT32_C(0), UINT32_MAX,
953 (RSVD_22_0, CFI, SIRTP, IRE, QIE, WBF, EAFL, SFL, SRTP, TE));
954
955/** RW: Read/write mask. */
956#define VTD_GCMD_REG_RW_MASK UINT32_C(0xff800000)
957/** @} */
958
959
960/** @name Global Status Register (GSTS_REG).
961 * In accordance with the Intel spec.
962 * @{ */
963/** R: Reserved (bits 22:0). */
964#define VTD_BF_GSTS_REG_RSVD_22_0_SHIFT 0
965#define VTD_BF_GSTS_REG_RSVD_22_0_MASK UINT32_C(0x007fffff)
966/** CFIS: Compatibility Format Interrupt Status. */
967#define VTD_BF_GSTS_REG_CFIS_SHIFT 23
968#define VTD_BF_GSTS_REG_CFIS_MASK UINT32_C(0x00800000)
969/** IRTPS: Interrupt Remapping Table Pointer Status. */
970#define VTD_BF_GSTS_REG_IRTPS_SHIFT 24
971#define VTD_BF_GSTS_REG_IRTPS_MASK UINT32_C(0x01000000)
972/** IRES: Interrupt Remapping Enable Status. */
973#define VTD_BF_GSTS_REG_IRES_SHIFT 25
974#define VTD_BF_GSTS_REG_IRES_MASK UINT32_C(0x02000000)
975/** QIES: Queued Invalidation Enable Status. */
976#define VTD_BF_GSTS_REG_QIES_SHIFT 26
977#define VTD_BF_GSTS_REG_QIES_MASK UINT32_C(0x04000000)
978/** WBFS: Write Buffer Flush Status. */
979#define VTD_BF_GSTS_REG_WBFS_SHIFT 27
980#define VTD_BF_GSTS_REG_WBFS_MASK UINT32_C(0x08000000)
981/** AFLS: Advanced Fault Logging Status. */
982#define VTD_BF_GSTS_REG_AFLS_SHIFT 28
983#define VTD_BF_GSTS_REG_AFLS_MASK UINT32_C(0x10000000)
984/** FLS: Fault Log Status. */
985#define VTD_BF_GSTS_REG_FLS_SHIFT 29
986#define VTD_BF_GSTS_REG_FLS_MASK UINT32_C(0x20000000)
987/** RTPS: Root Table Pointer Status. */
988#define VTD_BF_GSTS_REG_RTPS_SHIFT 30
989#define VTD_BF_GSTS_REG_RTPS_MASK UINT32_C(0x40000000)
990/** TES: Translation Enable Status. */
991#define VTD_BF_GSTS_REG_TES_SHIFT 31
992#define VTD_BF_GSTS_REG_TES_MASK UINT32_C(0x80000000)
993RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_GSTS_REG_, UINT32_C(0), UINT32_MAX,
994 (RSVD_22_0, CFIS, IRTPS, IRES, QIES, WBFS, AFLS, FLS, RTPS, TES));
995
996/** RW: Read/write mask. */
997#define VTD_GSTS_REG_RW_MASK UINT32_C(0)
998/** @} */
999
1000
1001/** @name Root Table Address Register (RTADDR_REG).
1002 * In accordance with the Intel spec.
1003 * @{ */
1004/** R: Reserved (bits 9:0). */
1005#define VTD_BF_RTADDR_REG_RSVD_9_0_SHIFT 0
1006#define VTD_BF_RTADDR_REG_RSVD_9_0_MASK UINT64_C(0x00000000000003ff)
1007/** TTM: Translation Table Mode. */
1008#define VTD_BF_RTADDR_REG_TTM_SHIFT 10
1009#define VTD_BF_RTADDR_REG_TTM_MASK UINT64_C(0x0000000000000c00)
1010/** RTA: Root Table Address. */
1011#define VTD_BF_RTADDR_REG_RTA_SHIFT 12
1012#define VTD_BF_RTADDR_REG_RTA_MASK UINT64_C(0xfffffffffffff000)
1013RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_RTADDR_REG_, UINT64_C(0), UINT64_MAX,
1014 (RSVD_9_0, TTM, RTA));
1015
1016/** RW: Read/write mask. */
1017#define VTD_RTADDR_REG_RW_MASK UINT64_C(0xfffffffffffffc00)
1018/** @} */
1019
1020
1021/** @name Context Command Register (CCMD_REG).
1022 * In accordance with the Intel spec.
1023 * @{ */
1024/** DID: Domain-ID. */
1025#define VTD_BF_CCMD_REG_DID_SHIFT 0
1026#define VTD_BF_CCMD_REG_DID_MASK UINT64_C(0x000000000000ffff)
1027/** SID: Source-ID. */
1028#define VTD_BF_CCMD_REG_SID_SHIFT 16
1029#define VTD_BF_CCMD_REG_SID_MASK UINT64_C(0x00000000ffff0000)
1030/** FM: Function Mask. */
1031#define VTD_BF_CCMD_REG_FM_SHIFT 32
1032#define VTD_BF_CCMD_REG_FM_MASK UINT64_C(0x0000000300000000)
1033/** R: Reserved (bits 58:34). */
1034#define VTD_BF_CCMD_REG_RSVD_58_34_SHIFT 34
1035#define VTD_BF_CCMD_REG_RSVD_58_34_MASK UINT64_C(0x07fffffc00000000)
1036/** CAIG: Context Actual Invalidation Granularity. */
1037#define VTD_BF_CCMD_REG_CAIG_SHIFT 59
1038#define VTD_BF_CCMD_REG_CAIG_MASK UINT64_C(0x1800000000000000)
1039/** CIRG: Context Invalidation Request Granularity. */
1040#define VTD_BF_CCMD_REG_CIRG_SHIFT 61
1041#define VTD_BF_CCMD_REG_CIRG_MASK UINT64_C(0x6000000000000000)
1042/** ICC: Invalidation Context Cache. */
1043#define VTD_BF_CCMD_REG_ICC_SHIFT 63
1044#define VTD_BF_CCMD_REG_ICC_MASK UINT64_C(0x8000000000000000)
1045RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_CCMD_REG_, UINT64_C(0), UINT64_MAX,
1046 (DID, SID, FM, RSVD_58_34, CAIG, CIRG, ICC));
1047
1048/** RW: Read/write mask. */
1049#define VTD_CCMD_REG_RW_MASK ( VTD_BF_CCMD_REG_DID_MASK | VTD_BF_CCMD_REG_SID_MASK \
1050 | VTD_BF_CCMD_REG_FM_MASK | VTD_BF_CCMD_REG_CIRG_MASK \
1051 | VTD_BF_CCMD_REG_ICC_MASK)
1052/** @} */
1053
1054
1055/** @name IOTLB Invalidation Register (IOTLB_REG).
1056 * In accordance with the Intel spec.
1057 * @{ */
1058/** R: Reserved (bits 31:0). */
1059#define VTD_BF_IOTLB_REG_RSVD_31_0_SHIFT 0
1060#define VTD_BF_IOTLB_REG_RSVD_31_0_MASK UINT64_C(0x00000000ffffffff)
1061/** DID: Domain-ID. */
1062#define VTD_BF_IOTLB_REG_DID_SHIFT 32
1063#define VTD_BF_IOTLB_REG_DID_MASK UINT64_C(0x0000ffff00000000)
1064/** DW: Draining Writes. */
1065#define VTD_BF_IOTLB_REG_DW_SHIFT 48
1066#define VTD_BF_IOTLB_REG_DW_MASK UINT64_C(0x0001000000000000)
1067/** DR: Draining Reads. */
1068#define VTD_BF_IOTLB_REG_DR_SHIFT 49
1069#define VTD_BF_IOTLB_REG_DR_MASK UINT64_C(0x0002000000000000)
1070/** R: Reserved (bits 56:50). */
1071#define VTD_BF_IOTLB_REG_RSVD_56_50_SHIFT 50
1072#define VTD_BF_IOTLB_REG_RSVD_56_50_MASK UINT64_C(0x01fc000000000000)
1073/** IAIG: IOTLB Actual Invalidation Granularity. */
1074#define VTD_BF_IOTLB_REG_IAIG_SHIFT 57
1075#define VTD_BF_IOTLB_REG_IAIG_MASK UINT64_C(0x0600000000000000)
1076/** R: Reserved (bit 59). */
1077#define VTD_BF_IOTLB_REG_RSVD_59_SHIFT 59
1078#define VTD_BF_IOTLB_REG_RSVD_59_MASK UINT64_C(0x0800000000000000)
1079/** IIRG: IOTLB Invalidation Request Granularity. */
1080#define VTD_BF_IOTLB_REG_IIRG_SHIFT 60
1081#define VTD_BF_IOTLB_REG_IIRG_MASK UINT64_C(0x3000000000000000)
1082/** R: Reserved (bit 62). */
1083#define VTD_BF_IOTLB_REG_RSVD_62_SHIFT 62
1084#define VTD_BF_IOTLB_REG_RSVD_62_MASK UINT64_C(0x4000000000000000)
1085/** IVT: Invalidate IOTLB. */
1086#define VTD_BF_IOTLB_REG_IVT_SHIFT 63
1087#define VTD_BF_IOTLB_REG_IVT_MASK UINT64_C(0x8000000000000000)
1088RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IOTLB_REG_, UINT64_C(0), UINT64_MAX,
1089 (RSVD_31_0, DID, DW, DR, RSVD_56_50, IAIG, RSVD_59, IIRG, RSVD_62, IVT));
1090
1091/** RW: Read/write mask. */
1092#define VTD_IOTLB_REG_RW_MASK ( VTD_BF_IOTLB_REG_DID_MASK | VTD_BF_IOTLB_REG_DW_MASK \
1093 | VTD_BF_IOTLB_REG_DR_MASK | VTD_BF_IOTLB_REG_IIRG_MASK \
1094 | VTD_BF_IOTLB_REG_IVT_MASK)
1095/** @} */
1096
1097
1098/** @name Invalidate Address Register (IVA_REG).
1099 * In accordance with the Intel spec.
1100 * @{ */
1101/** AM: Address Mask. */
1102#define VTD_BF_IVA_REG_AM_SHIFT 0
1103#define VTD_BF_IVA_REG_AM_MASK UINT64_C(0x000000000000003f)
1104/** IH: Invalidation Hint. */
1105#define VTD_BF_IVA_REG_IH_SHIFT 6
1106#define VTD_BF_IVA_REG_IH_MASK UINT64_C(0x0000000000000040)
1107/** R: Reserved (bits 11:7). */
1108#define VTD_BF_IVA_REG_RSVD_11_7_SHIFT 7
1109#define VTD_BF_IVA_REG_RSVD_11_7_MASK UINT64_C(0x0000000000000f80)
1110/** ADDR: Address. */
1111#define VTD_BF_IVA_REG_ADDR_SHIFT 12
1112#define VTD_BF_IVA_REG_ADDR_MASK UINT64_C(0xfffffffffffff000)
1113RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IVA_REG_, UINT64_C(0), UINT64_MAX,
1114 (AM, IH, RSVD_11_7, ADDR));
1115
1116/** RW: Read/write mask. */
1117#define VTD_IVA_REG_RW_MASK ( VTD_BF_IVA_REG_AM_MASK | VTD_BF_IVA_REG_IH_MASK \
1118 | VTD_BF_IVA_REG_ADDR_MASK)
1119/** @} */
1120
1121
1122/** @name Fault Status Register (FSTS_REG).
1123 * In accordance with the Intel spec.
1124 * @{ */
1125/** PFO: Primary Fault Overflow. */
1126#define VTD_BF_FSTS_REG_PFO_SHIFT 0
1127#define VTD_BF_FSTS_REG_PFO_MASK UINT32_C(0x00000001)
1128/** PPF: Primary Pending Fault. */
1129#define VTD_BF_FSTS_REG_PPF_SHIFT 1
1130#define VTD_BF_FSTS_REG_PPF_MASK UINT32_C(0x00000002)
1131/** AFO: Advanced Fault Overflow. */
1132#define VTD_BF_FSTS_REG_AFO_SHIFT 2
1133#define VTD_BF_FSTS_REG_AFO_MASK UINT32_C(0x00000004)
1134/** APF: Advanced Pending Fault. */
1135#define VTD_BF_FSTS_REG_APF_SHIFT 3
1136#define VTD_BF_FSTS_REG_APF_MASK UINT32_C(0x00000008)
1137/** IQE: Invalidation Queue Error. */
1138#define VTD_BF_FSTS_REG_IQE_SHIFT 4
1139#define VTD_BF_FSTS_REG_IQE_MASK UINT32_C(0x00000010)
1140/** ICE: Invalidation Completion Error. */
1141#define VTD_BF_FSTS_REG_ICE_SHIFT 5
1142#define VTD_BF_FSTS_REG_ICE_MASK UINT32_C(0x00000020)
1143/** ITE: Invalidation Timeout Error. */
1144#define VTD_BF_FSTS_REG_ITE_SHIFT 6
1145#define VTD_BF_FSTS_REG_ITE_MASK UINT32_C(0x00000040)
1146/** DEP: Deprecated MBZ. Reserved (bit 7). */
1147#define VTD_BF_FSTS_REG_RSVD_7_SHIFT 7
1148#define VTD_BF_FSTS_REG_RSVD_7_MASK UINT32_C(0x00000080)
1149/** FRI: Fault Record Index. */
1150#define VTD_BF_FSTS_REG_FRI_SHIFT 8
1151#define VTD_BF_FSTS_REG_FRI_MASK UINT32_C(0x0000ff00)
1152/** R: Reserved (bits 31:16). */
1153#define VTD_BF_FSTS_REG_RSVD_31_16_SHIFT 16
1154#define VTD_BF_FSTS_REG_RSVD_31_16_MASK UINT32_C(0xffff0000)
1155RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_FSTS_REG_, UINT32_C(0), UINT32_MAX,
1156 (PFO, PPF, AFO, APF, IQE, ICE, ITE, RSVD_7, FRI, RSVD_31_16));
1157
1158/** RW: Read/write mask. */
1159#define VTD_FSTS_REG_RW_MASK ( VTD_BF_FSTS_REG_PFO_MASK | VTD_BF_FSTS_REG_AFO_MASK \
1160 | VTD_BF_FSTS_REG_APF_MASK | VTD_BF_FSTS_REG_IQE_MASK \
1161 | VTD_BF_FSTS_REG_ICE_MASK | VTD_BF_FSTS_REG_ITE_MASK)
1162/** RW1C: Read-only-status, Write-1-to-clear status mask. */
1163#define VTD_FSTS_REG_RW1C_MASK ( VTD_BF_FSTS_REG_PFO_MASK | VTD_BF_FSTS_REG_AFO_MASK \
1164 | VTD_BF_FSTS_REG_APF_MASK | VTD_BF_FSTS_REG_IQE_MASK \
1165 | VTD_BF_FSTS_REG_ICE_MASK | VTD_BF_FSTS_REG_ITE_MASK)
1166/** @} */
1167
1168
1169/** @name Fault Event Control Register (FECTL_REG).
1170 * In accordance with the Intel spec.
1171 * @{ */
1172/** R: Reserved (bits 29:0). */
1173#define VTD_BF_FECTL_REG_RSVD_29_0_SHIFT 0
1174#define VTD_BF_FECTL_REG_RSVD_29_0_MASK UINT32_C(0x3fffffff)
1175/** IP: Interrupt Pending. */
1176#define VTD_BF_FECTL_REG_IP_SHIFT 30
1177#define VTD_BF_FECTL_REG_IP_MASK UINT32_C(0x40000000)
1178/** IM: Interrupt Mask. */
1179#define VTD_BF_FECTL_REG_IM_SHIFT 31
1180#define VTD_BF_FECTL_REG_IM_MASK UINT32_C(0x80000000)
1181RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_FECTL_REG_, UINT32_C(0), UINT32_MAX,
1182 (RSVD_29_0, IP, IM));
1183
1184/** RW: Read/write mask. */
1185#define VTD_FECTL_REG_RW_MASK VTD_BF_FECTL_REG_IM_MASK
1186/** @} */
1187
1188
1189/** @name Fault Event Data Register (FEDATA_REG).
1190 * In accordance with the Intel spec.
1191 * @{ */
1192/** IMD: Interrupt Message Data. */
1193#define VTD_BF_FEDATA_REG_IMD_SHIFT 0
1194#define VTD_BF_FEDATA_REG_IMD_MASK UINT32_C(0x0000ffff)
1195/** R: Reserved (bits 31:16). VT-d specs. prior to 2021 had EIMD here. */
1196#define VTD_BF_FEDATA_REG_RSVD_31_16_SHIFT 16
1197#define VTD_BF_FEDATA_REG_RSVD_31_16_MASK UINT32_C(0xffff0000)
1198RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_FEDATA_REG_, UINT32_C(0), UINT32_MAX,
1199 (IMD, RSVD_31_16));
1200
1201/** RW: Read/write mask. */
1202#define VTD_FEDATA_REG_RW_MASK VTD_BF_FEDATA_REG_IMD_MASK
1203/** @} */
1204
1205
1206/** @name Fault Event Address Register (FEADDR_REG).
1207 * In accordance with the Intel spec.
1208 * @{ */
1209/** R: Reserved (bits 1:0). */
1210#define VTD_BF_FEADDR_REG_RSVD_1_0_SHIFT 0
1211#define VTD_BF_FEADDR_REG_RSVD_1_0_MASK UINT32_C(0x00000003)
1212/** MA: Message Address. */
1213#define VTD_BF_FEADDR_REG_MA_SHIFT 2
1214#define VTD_BF_FEADDR_REG_MA_MASK UINT32_C(0xfffffffc)
1215RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_FEADDR_REG_, UINT32_C(0), UINT32_MAX,
1216 (RSVD_1_0, MA));
1217
1218/** RW: Read/write mask. */
1219#define VTD_FEADDR_REG_RW_MASK VTD_BF_FEADDR_REG_MA_MASK
1220/** @} */
1221
1222
1223/** @name Fault Event Upper Address Register (FEUADDR_REG).
1224 * In accordance with the Intel spec.
1225 * @{ */
1226/** MUA: Message Upper Address. */
1227#define VTD_BF_FEUADDR_REG_MA_SHIFT 0
1228#define VTD_BF_FEUADDR_REG_MA_MASK UINT32_C(0xffffffff)
1229
1230/** RW: Read/write mask. */
1231#define VTD_FEUADDR_REG_RW_MASK VTD_BF_FEUADDR_REG_MA_MASK
1232/** @} */
1233
1234
1235/** @name Fault Recording Register (FRCD_REG).
1236 * In accordance with the Intel spec.
1237 * @{ */
1238/** R: Reserved (bits 11:0). */
1239#define VTD_BF_0_FRCD_REG_RSVD_11_0_SHIFT 0
1240#define VTD_BF_0_FRCD_REG_RSVD_11_0_MASK UINT64_C(0x0000000000000fff)
1241/** FI: Fault Info. */
1242#define VTD_BF_0_FRCD_REG_FI_SHIFT 12
1243#define VTD_BF_0_FRCD_REG_FI_MASK UINT64_C(0xfffffffffffff000)
1244RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_FRCD_REG_, UINT64_C(0), UINT64_MAX,
1245 (RSVD_11_0, FI));
1246
1247/** SID: Source Identifier. */
1248#define VTD_BF_1_FRCD_REG_SID_SHIFT 0
1249#define VTD_BF_1_FRCD_REG_SID_MASK UINT64_C(0x000000000000ffff)
1250/** R: Reserved (bits 27:16). */
1251#define VTD_BF_1_FRCD_REG_RSVD_27_16_SHIFT 16
1252#define VTD_BF_1_FRCD_REG_RSVD_27_16_MASK UINT64_C(0x000000000fff0000)
1253/** T2: Type bit 2. */
1254#define VTD_BF_1_FRCD_REG_T2_SHIFT 28
1255#define VTD_BF_1_FRCD_REG_T2_MASK UINT64_C(0x0000000010000000)
1256/** PRIV: Privilege Mode. */
1257#define VTD_BF_1_FRCD_REG_PRIV_SHIFT 29
1258#define VTD_BF_1_FRCD_REG_PRIV_MASK UINT64_C(0x0000000020000000)
1259/** EXE: Execute Permission Requested. */
1260#define VTD_BF_1_FRCD_REG_EXE_SHIFT 30
1261#define VTD_BF_1_FRCD_REG_EXE_MASK UINT64_C(0x0000000040000000)
1262/** PP: PASID Present. */
1263#define VTD_BF_1_FRCD_REG_PP_SHIFT 31
1264#define VTD_BF_1_FRCD_REG_PP_MASK UINT64_C(0x0000000080000000)
1265/** FR: Fault Reason. */
1266#define VTD_BF_1_FRCD_REG_FR_SHIFT 32
1267#define VTD_BF_1_FRCD_REG_FR_MASK UINT64_C(0x000000ff00000000)
1268/** PV: PASID Value. */
1269#define VTD_BF_1_FRCD_REG_PV_SHIFT 40
1270#define VTD_BF_1_FRCD_REG_PV_MASK UINT64_C(0x0fffff0000000000)
1271/** AT: Address Type. */
1272#define VTD_BF_1_FRCD_REG_AT_SHIFT 60
1273#define VTD_BF_1_FRCD_REG_AT_MASK UINT64_C(0x3000000000000000)
1274/** T1: Type bit 1. */
1275#define VTD_BF_1_FRCD_REG_T1_SHIFT 62
1276#define VTD_BF_1_FRCD_REG_T1_MASK UINT64_C(0x4000000000000000)
1277/** F: Fault. */
1278#define VTD_BF_1_FRCD_REG_F_SHIFT 63
1279#define VTD_BF_1_FRCD_REG_F_MASK UINT64_C(0x8000000000000000)
1280RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_1_FRCD_REG_, UINT64_C(0), UINT64_MAX,
1281 (SID, RSVD_27_16, T2, PRIV, EXE, PP, FR, PV, AT, T1, F));
1282
1283/** RW: Read/write mask. */
1284#define VTD_FRCD_REG_LO_RW_MASK UINT64_C(0)
1285#define VTD_FRCD_REG_HI_RW_MASK VTD_BF_1_FRCD_REG_F_MASK
1286/** RW1C: Read-only-status, Write-1-to-clear status mask. */
1287#define VTD_FRCD_REG_LO_RW1C_MASK UINT64_C(0)
1288#define VTD_FRCD_REG_HI_RW1C_MASK VTD_BF_1_FRCD_REG_F_MASK
1289/** @} */
1290
1291
1292/** @name Advanced Fault Log Register (AFLOG_REG).
1293 * In accordance with the Intel spec.
1294 * @{ */
1295/** R: Reserved (bits 8:0). */
1296#define VTD_BF_0_AFLOG_REG_RSVD_8_0_SHIFT 0
1297#define VTD_BF_0_AFLOG_REG_RSVD_8_0_MASK UINT64_C(0x00000000000001ff)
1298/** FLS: Fault Log Size. */
1299#define VTD_BF_0_AFLOG_REG_FLS_SHIFT 9
1300#define VTD_BF_0_AFLOG_REG_FLS_MASK UINT64_C(0x0000000000000e00)
1301/** FLA: Fault Log Address. */
1302#define VTD_BF_0_AFLOG_REG_FLA_SHIFT 12
1303#define VTD_BF_0_AFLOG_REG_FLA_MASK UINT64_C(0xfffffffffffff000)
1304RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_0_AFLOG_REG_, UINT64_C(0), UINT64_MAX,
1305 (RSVD_8_0, FLS, FLA));
1306
1307/** RW: Read/write mask. */
1308#define VTD_AFLOG_REG_RW_MASK (VTD_BF_0_AFLOG_REG_FLS_MASK | VTD_BF_0_AFLOG_REG_FLA_MASK)
1309/** @} */
1310
1311
1312/** @name Protected Memory Enable Register (PMEN_REG).
1313 * In accordance with the Intel spec.
1314 * @{ */
1315/** PRS: Protected Region Status. */
1316#define VTD_BF_PMEN_REG_PRS_SHIFT 0
1317#define VTD_BF_PMEN_REG_PRS_MASK UINT32_C(0x00000001)
1318/** R: Reserved (bits 30:1). */
1319#define VTD_BF_PMEN_REG_RSVD_30_1_SHIFT 1
1320#define VTD_BF_PMEN_REG_RSVD_30_1_MASK UINT32_C(0x7ffffffe)
1321/** EPM: Enable Protected Memory. */
1322#define VTD_BF_PMEN_REG_EPM_SHIFT 31
1323#define VTD_BF_PMEN_REG_EPM_MASK UINT32_C(0x80000000)
1324RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PMEN_REG_, UINT32_C(0), UINT32_MAX,
1325 (PRS, RSVD_30_1, EPM));
1326
1327/** RW: Read/write mask. */
1328#define VTD_PMEN_REG_RW_MASK VTD_BF_PMEN_REG_EPM_MASK
1329/** @} */
1330
1331
1332/** @name Invalidation Queue Head Register (IQH_REG).
1333 * In accordance with the Intel spec.
1334 * @{ */
1335/** R: Reserved (bits 3:0). */
1336#define VTD_BF_IQH_REG_RSVD_3_0_SHIFT 0
1337#define VTD_BF_IQH_REG_RSVD_3_0_MASK UINT64_C(0x000000000000000f)
1338/** QH: Queue Head. */
1339#define VTD_BF_IQH_REG_QH_SHIFT 4
1340#define VTD_BF_IQH_REG_QH_MASK UINT64_C(0x000000000007fff0)
1341/** R: Reserved (bits 63:19). */
1342#define VTD_BF_IQH_REG_RSVD_63_19_SHIFT 19
1343#define VTD_BF_IQH_REG_RSVD_63_19_MASK UINT64_C(0xfffffffffff80000)
1344RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IQH_REG_, UINT64_C(0), UINT64_MAX,
1345 (RSVD_3_0, QH, RSVD_63_19));
1346
1347/** RW: Read/write mask. */
1348#define VTD_IQH_REG_RW_MASK UINT64_C(0x0)
1349/** @} */
1350
1351
1352/** @name Invalidation Queue Tail Register (IQT_REG).
1353 * In accordance with the Intel spec.
1354 * @{ */
1355/** R: Reserved (bits 3:0). */
1356#define VTD_BF_IQT_REG_RSVD_3_0_SHIFT 0
1357#define VTD_BF_IQT_REG_RSVD_3_0_MASK UINT64_C(0x000000000000000f)
1358/** QH: Queue Tail. */
1359#define VTD_BF_IQT_REG_QT_SHIFT 4
1360#define VTD_BF_IQT_REG_QT_MASK UINT64_C(0x000000000007fff0)
1361/** R: Reserved (bits 63:19). */
1362#define VTD_BF_IQT_REG_RSVD_63_19_SHIFT 19
1363#define VTD_BF_IQT_REG_RSVD_63_19_MASK UINT64_C(0xfffffffffff80000)
1364RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IQT_REG_, UINT64_C(0), UINT64_MAX,
1365 (RSVD_3_0, QT, RSVD_63_19));
1366
1367/** RW: Read/write mask. */
1368#define VTD_IQT_REG_RW_MASK VTD_BF_IQT_REG_QT_MASK
1369
1370/** IQT_REG.QT: Gets the queue tail. */
1371#define VTD_IQT_REG_GET_QT(a) ((a) & (VTD_BF_IQT_REG_QT_MASK | VTD_BF_IQT_REG_RSVD_3_0_MASK))
1372/** @} */
1373
1374
1375/** @name Invalidation Queue Address Register (IQA_REG).
1376 * In accordance with the Intel spec.
1377 * @{ */
1378/** QS: Queue Size. */
1379#define VTD_BF_IQA_REG_QS_SHIFT 0
1380#define VTD_BF_IQA_REG_QS_MASK UINT64_C(0x0000000000000007)
1381/** R: Reserved (bits 10:3). */
1382#define VTD_BF_IQA_REG_RSVD_10_3_SHIFT 3
1383#define VTD_BF_IQA_REG_RSVD_10_3_MASK UINT64_C(0x00000000000007f8)
1384/** DW: Descriptor Width. */
1385#define VTD_BF_IQA_REG_DW_SHIFT 11
1386#define VTD_BF_IQA_REG_DW_MASK UINT64_C(0x0000000000000800)
1387/** IQA: Invalidation Queue Base Address. */
1388#define VTD_BF_IQA_REG_IQA_SHIFT 12
1389#define VTD_BF_IQA_REG_IQA_MASK UINT64_C(0xfffffffffffff000)
1390RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IQA_REG_, UINT64_C(0), UINT64_MAX,
1391 (QS, RSVD_10_3, DW, IQA));
1392
1393/** RW: Read/write mask. */
1394#define VTD_IQA_REG_RW_MASK ( VTD_BF_IQA_REG_QS_MASK | VTD_BF_IQA_REG_DW_MASK \
1395 | VTD_BF_IQA_REG_IQA_MASK)
1396/** DW: 128-bit descriptor. */
1397#define VTD_IQA_REG_DW_128_BIT 0
1398/** DW: 256-bit descriptor. */
1399#define VTD_IQA_REG_DW_256_BIT 1
1400/** @} */
1401
1402
1403/** @name Invalidation Completion Status Register (ICS_REG).
1404 * In accordance with the Intel spec.
1405 * @{ */
1406/** IWC: Invalidation Wait Descriptor Complete. */
1407#define VTD_BF_ICS_REG_IWC_SHIFT 0
1408#define VTD_BF_ICS_REG_IWC_MASK UINT32_C(0x00000001)
1409/** R: Reserved (bits 31:1). */
1410#define VTD_BF_ICS_REG_RSVD_31_1_SHIFT 1
1411#define VTD_BF_ICS_REG_RSVD_31_1_MASK UINT32_C(0xfffffffe)
1412RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_ICS_REG_, UINT32_C(0), UINT32_MAX,
1413 (IWC, RSVD_31_1));
1414
1415/** RW: Read/write mask. */
1416#define VTD_ICS_REG_RW_MASK VTD_BF_ICS_REG_IWC_MASK
1417/** RW1C: Read-only-status, Write-1-to-clear status mask. */
1418#define VTD_ICS_REG_RW1C_MASK VTD_BF_ICS_REG_IWC_MASK
1419/** @} */
1420
1421
1422/** @name Invalidation Event Control Register (IECTL_REG).
1423 * In accordance with the Intel spec.
1424 * @{ */
1425/** R: Reserved (bits 29:0). */
1426#define VTD_BF_IECTL_REG_RSVD_29_0_SHIFT 0
1427#define VTD_BF_IECTL_REG_RSVD_29_0_MASK UINT32_C(0x3fffffff)
1428/** IP: Interrupt Pending. */
1429#define VTD_BF_IECTL_REG_IP_SHIFT 30
1430#define VTD_BF_IECTL_REG_IP_MASK UINT32_C(0x40000000)
1431/** IM: Interrupt Mask. */
1432#define VTD_BF_IECTL_REG_IM_SHIFT 31
1433#define VTD_BF_IECTL_REG_IM_MASK UINT32_C(0x80000000)
1434RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IECTL_REG_, UINT32_C(0), UINT32_MAX,
1435 (RSVD_29_0, IP, IM));
1436
1437/** RW: Read/write mask. */
1438#define VTD_IECTL_REG_RW_MASK VTD_BF_IECTL_REG_IM_MASK
1439/** @} */
1440
1441
1442/** @name Invalidation Event Data Register (IEDATA_REG).
1443 * In accordance with the Intel spec.
1444 * @{ */
1445/** IMD: Interrupt Message Data. */
1446#define VTD_BF_IEDATA_REG_IMD_SHIFT 0
1447#define VTD_BF_IEDATA_REG_IMD_MASK UINT32_C(0x0000ffff)
1448/** R: Reserved (bits 31:16). VT-d specs. prior to 2021 had EIMD here. */
1449#define VTD_BF_IEDATA_REG_RSVD_31_16_SHIFT 16
1450#define VTD_BF_IEDATA_REG_RSVD_31_16_MASK UINT32_C(0xffff0000)
1451RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IEDATA_REG_, UINT32_C(0), UINT32_MAX,
1452 (IMD, RSVD_31_16));
1453
1454/** RW: Read/write mask. */
1455#define VTD_IEDATA_REG_RW_MASK VTD_BF_IEDATA_REG_IMD_MASK
1456/** @} */
1457
1458
1459/** @name Invalidation Event Address Register (IEADDR_REG).
1460 * In accordance with the Intel spec.
1461 * @{ */
1462/** R: Reserved (bits 1:0). */
1463#define VTD_BF_IEADDR_REG_RSVD_1_0_SHIFT 0
1464#define VTD_BF_IEADDR_REG_RSVD_1_0_MASK UINT32_C(0x00000003)
1465/** MA: Message Address. */
1466#define VTD_BF_IEADDR_REG_MA_SHIFT 2
1467#define VTD_BF_IEADDR_REG_MA_MASK UINT32_C(0xfffffffc)
1468RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IEADDR_REG_, UINT32_C(0), UINT32_MAX,
1469 (RSVD_1_0, MA));
1470
1471/** RW: Read/write mask. */
1472#define VTD_IEADDR_REG_RW_MASK VTD_BF_IEADDR_REG_MA_MASK
1473/** @} */
1474
1475
1476/** @name Invalidation Event Upper Address Register (IEUADDR_REG).
1477 * @{ */
1478/** MUA: Message Upper Address. */
1479#define VTD_BF_IEUADDR_REG_MUA_SHIFT 0
1480#define VTD_BF_IEUADDR_REG_MUA_MASK UINT32_C(0xffffffff)
1481
1482/** RW: Read/write mask. */
1483#define VTD_IEUADDR_REG_RW_MASK VTD_BF_IEUADDR_REG_MUA_MASK
1484/** @} */
1485
1486
1487/** @name Invalidation Queue Error Record Register (IQERCD_REG).
1488 * In accordance with the Intel spec.
1489 * @{ */
1490/** IQEI: Invalidation Queue Error Info. */
1491#define VTD_BF_IQERCD_REG_IQEI_SHIFT 0
1492#define VTD_BF_IQERCD_REG_IQEI_MASK UINT64_C(0x000000000000000f)
1493/** R: Reserved (bits 31:4). */
1494#define VTD_BF_IQERCD_REG_RSVD_31_4_SHIFT 4
1495#define VTD_BF_IQERCD_REG_RSVD_31_4_MASK UINT64_C(0x00000000fffffff0)
1496/** ITESID: Invalidation Timeout Error Source Identifier. */
1497#define VTD_BF_IQERCD_REG_ITESID_SHIFT 32
1498#define VTD_BF_IQERCD_REG_ITESID_MASK UINT64_C(0x0000ffff00000000)
1499/** ICESID: Invalidation Completion Error Source Identifier. */
1500#define VTD_BF_IQERCD_REG_ICESID_SHIFT 48
1501#define VTD_BF_IQERCD_REG_ICESID_MASK UINT64_C(0xffff000000000000)
1502RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IQERCD_REG_, UINT64_C(0), UINT64_MAX,
1503 (IQEI, RSVD_31_4, ITESID, ICESID));
1504
1505/** RW: Read/write mask. */
1506#define VTD_IQERCD_REG_RW_MASK UINT64_C(0)
1507/** @} */
1508
1509
1510/** @name Interrupt Remapping Table Address Register (IRTA_REG).
1511 * In accordance with the Intel spec.
1512 * @{ */
1513/** S: Size. */
1514#define VTD_BF_IRTA_REG_S_SHIFT 0
1515#define VTD_BF_IRTA_REG_S_MASK UINT64_C(0x000000000000000f)
1516/** R: Reserved (bits 10:4). */
1517#define VTD_BF_IRTA_REG_RSVD_10_4_SHIFT 4
1518#define VTD_BF_IRTA_REG_RSVD_10_4_MASK UINT64_C(0x00000000000007f0)
1519/** EIME: Extended Interrupt Mode Enable. */
1520#define VTD_BF_IRTA_REG_EIME_SHIFT 11
1521#define VTD_BF_IRTA_REG_EIME_MASK UINT64_C(0x0000000000000800)
1522/** IRTA: Interrupt Remapping Table Address. */
1523#define VTD_BF_IRTA_REG_IRTA_SHIFT 12
1524#define VTD_BF_IRTA_REG_IRTA_MASK UINT64_C(0xfffffffffffff000)
1525RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_IRTA_REG_, UINT64_C(0), UINT64_MAX,
1526 (S, RSVD_10_4, EIME, IRTA));
1527
1528/** RW: Read/write mask. */
1529#define VTD_IRTA_REG_RW_MASK ( VTD_BF_IRTA_REG_S_MASK | VTD_BF_IRTA_REG_EIME_MASK \
1530 | VTD_BF_IRTA_REG_IRTA_MASK)
1531/** @} */
1532
1533
1534/** @name Page Request Queue Head Register (PQH_REG).
1535 * In accordance with the Intel spec.
1536 * @{ */
1537/** R: Reserved (bits 4:0). */
1538#define VTD_BF_PQH_REG_RSVD_4_0_SHIFT 0
1539#define VTD_BF_PQH_REG_RSVD_4_0_MASK UINT64_C(0x000000000000001f)
1540/** PQH: Page Queue Head. */
1541#define VTD_BF_PQH_REG_PQH_SHIFT 5
1542#define VTD_BF_PQH_REG_PQH_MASK UINT64_C(0x000000000007ffe0)
1543/** R: Reserved (bits 63:19). */
1544#define VTD_BF_PQH_REG_RSVD_63_19_SHIFT 19
1545#define VTD_BF_PQH_REG_RSVD_63_19_MASK UINT64_C(0xfffffffffff80000)
1546RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PQH_REG_, UINT64_C(0), UINT64_MAX,
1547 (RSVD_4_0, PQH, RSVD_63_19));
1548
1549/** RW: Read/write mask. */
1550#define VTD_PQH_REG_RW_MASK VTD_BF_PQH_REG_PQH_MASK
1551/** @} */
1552
1553
1554/** @name Page Request Queue Tail Register (PQT_REG).
1555 * In accordance with the Intel spec.
1556 * @{ */
1557/** R: Reserved (bits 4:0). */
1558#define VTD_BF_PQT_REG_RSVD_4_0_SHIFT 0
1559#define VTD_BF_PQT_REG_RSVD_4_0_MASK UINT64_C(0x000000000000001f)
1560/** PQT: Page Queue Tail. */
1561#define VTD_BF_PQT_REG_PQT_SHIFT 5
1562#define VTD_BF_PQT_REG_PQT_MASK UINT64_C(0x000000000007ffe0)
1563/** R: Reserved (bits 63:19). */
1564#define VTD_BF_PQT_REG_RSVD_63_19_SHIFT 19
1565#define VTD_BF_PQT_REG_RSVD_63_19_MASK UINT64_C(0xfffffffffff80000)
1566RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PQT_REG_, UINT64_C(0), UINT64_MAX,
1567 (RSVD_4_0, PQT, RSVD_63_19));
1568
1569/** RW: Read/write mask. */
1570#define VTD_PQT_REG_RW_MASK VTD_BF_PQT_REG_PQT_MASK
1571/** @} */
1572
1573
1574/** @name Page Request Queue Address Register (PQA_REG).
1575 * In accordance with the Intel spec.
1576 * @{ */
1577/** PQS: Page Queue Size. */
1578#define VTD_BF_PQA_REG_PQS_SHIFT 0
1579#define VTD_BF_PQA_REG_PQS_MASK UINT64_C(0x0000000000000007)
1580/** R: Reserved bits (11:3). */
1581#define VTD_BF_PQA_REG_RSVD_11_3_SHIFT 3
1582#define VTD_BF_PQA_REG_RSVD_11_3_MASK UINT64_C(0x0000000000000ff8)
1583/** PQA: Page Request Queue Base Address. */
1584#define VTD_BF_PQA_REG_PQA_SHIFT 12
1585#define VTD_BF_PQA_REG_PQA_MASK UINT64_C(0xfffffffffffff000)
1586RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PQA_REG_, UINT64_C(0), UINT64_MAX,
1587 (PQS, RSVD_11_3, PQA));
1588
1589/** RW: Read/write mask. */
1590#define VTD_PQA_REG_RW_MASK (VTD_BF_PQA_REG_PQS_MASK | VTD_BF_PQA_REG_PQA_MASK)
1591/** @} */
1592
1593
1594/** @name Page Request Status Register (PRS_REG).
1595 * In accordance with the Intel spec.
1596 * @{ */
1597/** PPR: Pending Page Request. */
1598#define VTD_BF_PRS_REG_PPR_SHIFT 0
1599#define VTD_BF_PRS_REG_PPR_MASK UINT64_C(0x00000001)
1600/** PRO: Page Request Overflow. */
1601#define VTD_BF_PRS_REG_PRO_SHIFT 1
1602#define VTD_BF_PRS_REG_PRO_MASK UINT64_C(0x00000002)
1603/** R: Reserved (bits 31:2). */
1604#define VTD_BF_PRS_REG_RSVD_31_2_SHIFT 2
1605#define VTD_BF_PRS_REG_RSVD_31_2_MASK UINT64_C(0xfffffffc)
1606RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PRS_REG_, UINT32_C(0), UINT32_MAX,
1607 (PPR, PRO, RSVD_31_2));
1608
1609/** RW: Read/write mask. */
1610#define VTD_PRS_REG_RW_MASK (VTD_BF_PRS_REG_PPR_MASK | VTD_BF_PRS_REG_PRO_MASK)
1611/** RW1C: Read-only-status, Write-1-to-clear status mask. */
1612#define VTD_PRS_REG_RW1C_MASK (VTD_BF_PRS_REG_PPR_MASK | VTD_BF_PRS_REG_PRO_MASK)
1613/** @} */
1614
1615
1616/** @name Page Request Event Control Register (PECTL_REG).
1617 * In accordance with the Intel spec.
1618 * @{ */
1619/** R: Reserved (bits 29:0). */
1620#define VTD_BF_PECTL_REG_RSVD_29_0_SHIFT 0
1621#define VTD_BF_PECTL_REG_RSVD_29_0_MASK UINT32_C(0x3fffffff)
1622/** IP: Interrupt Pending. */
1623#define VTD_BF_PECTL_REG_IP_SHIFT 30
1624#define VTD_BF_PECTL_REG_IP_MASK UINT32_C(0x40000000)
1625/** IM: Interrupt Mask. */
1626#define VTD_BF_PECTL_REG_IM_SHIFT 31
1627#define VTD_BF_PECTL_REG_IM_MASK UINT32_C(0x80000000)
1628RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PECTL_REG_, UINT32_C(0), UINT32_MAX,
1629 (RSVD_29_0, IP, IM));
1630
1631/** RW: Read/write mask. */
1632#define VTD_PECTL_REG_RW_MASK VTD_BF_PECTL_REG_IM_MASK
1633/** @} */
1634
1635
1636/** @name Page Request Event Data Register (PEDATA_REG).
1637 * In accordance with the Intel spec.
1638 * @{ */
1639/** IMD: Interrupt Message Data. */
1640#define VTD_BF_PEDATA_REG_IMD_SHIFT 0
1641#define VTD_BF_PEDATA_REG_IMD_MASK UINT32_C(0x0000ffff)
1642/** R: Reserved (bits 31:16). VT-d specs. prior to 2021 had EIMD here. */
1643#define VTD_BF_PEDATA_REG_RSVD_31_16_SHIFT 16
1644#define VTD_BF_PEDATA_REG_RSVD_31_16_MASK UINT32_C(0xffff0000)
1645RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PEDATA_REG_, UINT32_C(0), UINT32_MAX,
1646 (IMD, RSVD_31_16));
1647
1648/** RW: Read/write mask. */
1649#define VTD_PEDATA_REG_RW_MASK VTD_BF_PEDATA_REG_IMD_MASK
1650/** @} */
1651
1652
1653/** @name Page Request Event Address Register (PEADDR_REG).
1654 * In accordance with the Intel spec.
1655 * @{ */
1656/** R: Reserved (bits 1:0). */
1657#define VTD_BF_PEADDR_REG_RSVD_1_0_SHIFT 0
1658#define VTD_BF_PEADDR_REG_RSVD_1_0_MASK UINT32_C(0x00000003)
1659/** MA: Message Address. */
1660#define VTD_BF_PEADDR_REG_MA_SHIFT 2
1661#define VTD_BF_PEADDR_REG_MA_MASK UINT32_C(0xfffffffc)
1662RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_PEADDR_REG_, UINT32_C(0), UINT32_MAX,
1663 (RSVD_1_0, MA));
1664
1665/** RW: Read/write mask. */
1666#define VTD_PEADDR_REG_RW_MASK VTD_BF_PEADDR_REG_MA_MASK
1667/** @} */
1668
1669
1670
1671/** @name Page Request Event Upper Address Register (PEUADDR_REG).
1672 * In accordance with the Intel spec.
1673 * @{ */
1674/** MA: Message Address. */
1675#define VTD_BF_PEUADDR_REG_MUA_SHIFT 0
1676#define VTD_BF_PEUADDR_REG_MUA_MASK UINT32_C(0xffffffff)
1677
1678/** RW: Read/write mask. */
1679#define VTD_PEUADDR_REG_RW_MASK VTD_BF_PEUADDR_REG_MUA_MASK
1680/** @} */
1681
1682
1683/** @name MTRR Capability Register (MTRRCAP_REG).
1684 * In accordance with the Intel spec.
1685 * @{ */
1686/** VCNT: Variable MTRR Count. */
1687#define VTD_BF_MTRRCAP_REG_VCNT_SHIFT 0
1688#define VTD_BF_MTRRCAP_REG_VCNT_MASK UINT64_C(0x00000000000000ff)
1689/** FIX: Fixed range MTRRs Supported. */
1690#define VTD_BF_MTRRCAP_REG_FIX_SHIFT 8
1691#define VTD_BF_MTRRCAP_REG_FIX_MASK UINT64_C(0x0000000000000100)
1692/** R: Reserved (bit 9). */
1693#define VTD_BF_MTRRCAP_REG_RSVD_9_SHIFT 9
1694#define VTD_BF_MTRRCAP_REG_RSVD_9_MASK UINT64_C(0x0000000000000200)
1695/** WC: Write Combining. */
1696#define VTD_BF_MTRRCAP_REG_WC_SHIFT 10
1697#define VTD_BF_MTRRCAP_REG_WC_MASK UINT64_C(0x0000000000000400)
1698/** R: Reserved (bits 63:11). */
1699#define VTD_BF_MTRRCAP_REG_RSVD_63_11_SHIFT 11
1700#define VTD_BF_MTRRCAP_REG_RSVD_63_11_MASK UINT64_C(0xfffffffffffff800)
1701RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_MTRRCAP_REG_, UINT64_C(0), UINT64_MAX,
1702 (VCNT, FIX, RSVD_9, WC, RSVD_63_11));
1703
1704/** RW: Read/write mask. */
1705#define VTD_MTRRCAP_REG_RW_MASK UINT64_C(0)
1706/** @} */
1707
1708
1709/** @name MTRR Default Type Register (MTRRDEF_REG).
1710 * In accordance with the Intel spec.
1711 * @{ */
1712/** TYPE: Default Memory Type. */
1713#define VTD_BF_MTRRDEF_REG_TYPE_SHIFT 0
1714#define VTD_BF_MTRRDEF_REG_TYPE_MASK UINT64_C(0x00000000000000ff)
1715/** R: Reserved (bits 9:8). */
1716#define VTD_BF_MTRRDEF_REG_RSVD_9_8_SHIFT 8
1717#define VTD_BF_MTRRDEF_REG_RSVD_9_8_MASK UINT64_C(0x0000000000000300)
1718/** FE: Fixed Range MTRR Enable. */
1719#define VTD_BF_MTRRDEF_REG_FE_SHIFT 10
1720#define VTD_BF_MTRRDEF_REG_FE_MASK UINT64_C(0x0000000000000400)
1721/** E: MTRR Enable. */
1722#define VTD_BF_MTRRDEF_REG_E_SHIFT 11
1723#define VTD_BF_MTRRDEF_REG_E_MASK UINT64_C(0x0000000000000800)
1724/** R: Reserved (bits 63:12). */
1725#define VTD_BF_MTRRDEF_REG_RSVD_63_12_SHIFT 12
1726#define VTD_BF_MTRRDEF_REG_RSVD_63_12_MASK UINT64_C(0xfffffffffffff000)
1727RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_MTRRDEF_REG_, UINT64_C(0), UINT64_MAX,
1728 (TYPE, RSVD_9_8, FE, E, RSVD_63_12));
1729
1730/** RW: Read/write mask. */
1731#define VTD_MTRRDEF_REG_RW_MASK ( VTD_BF_MTRRDEF_REG_TYPE_MASK | VTD_BF_MTRRDEF_REG_FE_MASK \
1732 | VTD_BF_MTRRDEF_REG_E_MASK)
1733/** @} */
1734
1735
1736/** @name Virtual Command Capability Register (VCCAP_REG).
1737 * In accordance with the Intel spec.
1738 * @{ */
1739/** PAS: PASID Support. */
1740#define VTD_BF_VCCAP_REG_PAS_SHIFT 0
1741#define VTD_BF_VCCAP_REG_PAS_MASK UINT64_C(0x0000000000000001)
1742/** R: Reserved (bits 63:1). */
1743#define VTD_BF_VCCAP_REG_RSVD_63_1_SHIFT 1
1744#define VTD_BF_VCCAP_REG_RSVD_63_1_MASK UINT64_C(0xfffffffffffffffe)
1745RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_VCCAP_REG_, UINT64_C(0), UINT64_MAX,
1746 (PAS, RSVD_63_1));
1747
1748/** RW: Read/write mask. */
1749#define VTD_VCCAP_REG_RW_MASK UINT64_C(0)
1750/** @} */
1751
1752
1753/** @name Virtual Command Extended Operand Register (VCMD_EO_REG).
1754 * In accordance with the Intel spec.
1755 * @{ */
1756/** OB: Operand B. */
1757#define VTD_BF_VCMD_EO_REG_OB_SHIFT 0
1758#define VTD_BF_VCMD_EO_REG_OB_MASK UINT32_C(0xffffffffffffffff)
1759
1760/** RW: Read/write mask. */
1761#define VTD_VCMD_EO_REG_RW_MASK VTD_BF_VCMD_EO_REG_OB_MASK
1762/** @} */
1763
1764
1765/** @name Virtual Command Register (VCMD_REG).
1766 * In accordance with the Intel spec.
1767 * @{ */
1768/** CMD: Command. */
1769#define VTD_BF_VCMD_REG_CMD_SHIFT 0
1770#define VTD_BF_VCMD_REG_CMD_MASK UINT64_C(0x00000000000000ff)
1771/** OP: Operand. */
1772#define VTD_BF_VCMD_REG_OP_SHIFT 8
1773#define VTD_BF_VCMD_REG_OP_MASK UINT64_C(0xffffffffffffff00)
1774RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_VCMD_REG_, UINT64_C(0), UINT64_MAX,
1775 (CMD, OP));
1776
1777/** RW: Read/write mask. */
1778#define VTD_VCMD_REG_RW_MASK (VTD_BF_VCMD_REG_CMD_MASK | VTD_BF_VCMD_REG_OP_MASK)
1779/** @} */
1780
1781
1782/** @name Virtual Command Response Register (VCRSP_REG).
1783 * In accordance with the Intel spec.
1784 * @{ */
1785/** IP: In Progress. */
1786#define VTD_BF_VCRSP_REG_IP_SHIFT 0
1787#define VTD_BF_VCRSP_REG_IP_MASK UINT64_C(0x0000000000000001)
1788/** SC: Status Code. */
1789#define VTD_BF_VCRSP_REG_SC_SHIFT 1
1790#define VTD_BF_VCRSP_REG_SC_MASK UINT64_C(0x0000000000000006)
1791/** R: Reserved (bits 7:3). */
1792#define VTD_BF_VCRSP_REG_RSVD_7_3_SHIFT 3
1793#define VTD_BF_VCRSP_REG_RSVD_7_3_MASK UINT64_C(0x00000000000000f8)
1794/** RSLT: Result. */
1795#define VTD_BF_VCRSP_REG_RSLT_SHIFT 8
1796#define VTD_BF_VCRSP_REG_RSLT_MASK UINT64_C(0xffffffffffffff00)
1797RT_BF_ASSERT_COMPILE_CHECKS(VTD_BF_VCRSP_REG_, UINT64_C(0), UINT64_MAX,
1798 (IP, SC, RSVD_7_3, RSLT));
1799
1800/** RW: Read/write mask. */
1801#define VTD_VCRSP_REG_RW_MASK UINT64_C(0)
1802/** @} */
1803
1804
1805/** @name ACPI_DMAR_F_XXX: DMA Remapping Reporting Structure Flags.
1806 * In accordance with the Intel spec.
1807 * @{ */
1808/** INTR_REMAP: Interrupt remapping supported. */
1809#define ACPI_DMAR_F_INTR_REMAP RT_BIT(0)
1810/** X2APIC_OPT_OUT: Request system software to opt-out of enabling x2APIC. */
1811#define ACPI_DMAR_F_X2APIC_OPT_OUT RT_BIT(1)
1812/** DMA_CTRL_PLATFORM_OPT_IN_FLAG: Firmware initiated DMA restricted to reserved
1813 * memory regions (RMRR). */
1814#define ACPI_DMAR_F_DMA_CTRL_PLATFORM_OPT_IN RT_BIT(2)
1815/** @} */
1816
1817
1818/** @name ACPI_DRHD_F_XXX: DMA-Remapping Hardware Unit Definition Flags.
1819 * In accordance with the Intel spec.
1820 * @{ */
1821/** INCLUDE_PCI_ALL: All PCI devices under scope. */
1822#define ACPI_DRHD_F_INCLUDE_PCI_ALL RT_BIT(0)
1823/** @} */
1824
1825
1826/**
1827 * DRHD: DMA-Remapping Hardware Unit Definition.
1828 * In accordance with the Intel spec.
1829 */
1830#pragma pack(1)
1831typedef struct ACPIDRHD
1832{
1833 /** Type (must be 0=DRHD). */
1834 uint16_t uType;
1835 /** Length (must be 16 + size of device scope structure). */
1836 uint16_t cbLength;
1837 /** Flags, see ACPI_DRHD_F_XXX. */
1838 uint8_t fFlags;
1839 /** Reserved (MBZ). */
1840 uint8_t bRsvd;
1841 /** PCI segment number. */
1842 uint16_t uPciSegment;
1843 /** Register Base Address (MMIO). */
1844 uint64_t uRegBaseAddr;
1845 /* Device Scope[] Structures follow. */
1846} ACPIDRHD;
1847#pragma pack()
1848AssertCompileSize(ACPIDRHD, 16);
1849AssertCompileMemberOffset(ACPIDRHD, cbLength, 2);
1850AssertCompileMemberOffset(ACPIDRHD, fFlags, 4);
1851AssertCompileMemberOffset(ACPIDRHD, uPciSegment, 6);
1852AssertCompileMemberOffset(ACPIDRHD, uRegBaseAddr, 8);
1853
1854
1855/** @name ACPIDMARDEVSCOPE_TYPE_XXX: Device Type.
1856 * In accordance with the Intel spec.
1857 * @{ */
1858#define ACPIDMARDEVSCOPE_TYPE_PCI_ENDPOINT 1
1859#define ACPIDMARDEVSCOPE_TYPE_PCI_SUB_HIERARCHY 2
1860#define ACPIDMARDEVSCOPE_TYPE_IOAPIC 3
1861#define ACPIDMARDEVSCOPE_TYPE_MSI_CAP_HPET 4
1862#define ACPIDMARDEVSCOPE_TYPE_ACPI_NAMESPACE_DEV 5
1863/** @} */
1864
1865
1866/**
1867 * ACPI Device Scope Structure - PCI device path.
1868 * In accordance with the Intel spec.
1869 */
1870typedef struct ACPIDEVSCOPEPATH
1871{
1872 /** PCI device number. */
1873 uint8_t uDevice;
1874 /** PCI function number. */
1875 uint8_t uFunction;
1876} ACPIDEVSCOPEPATH;
1877AssertCompileSize(ACPIDEVSCOPEPATH, 2);
1878
1879
1880/**
1881 * Device Scope Structure.
1882 * In accordance with the Intel spec.
1883 */
1884#pragma pack(1)
1885typedef struct ACPIDMARDEVSCOPE
1886{
1887 /** Type, see ACPIDMARDEVSCOPE_TYPE_XXX. */
1888 uint8_t uType;
1889 /** Length (must be 6 + size of auPath field). */
1890 uint8_t cbLength;
1891 /** Reserved (MBZ). */
1892 uint8_t abRsvd[2];
1893 /** Enumeration ID (for I/O APIC, HPET and ACPI namespace devices). */
1894 uint8_t idEnum;
1895 /** First bus number for this device. */
1896 uint8_t uStartBusNum;
1897 /** Hierarchical path from the Host Bridge to the device. */
1898 ACPIDEVSCOPEPATH Path;
1899} ACPIDMARDEVSCOPE;
1900#pragma pack()
1901AssertCompileMemberOffset(ACPIDMARDEVSCOPE, cbLength, 1);
1902AssertCompileMemberOffset(ACPIDMARDEVSCOPE, idEnum, 4);
1903AssertCompileMemberOffset(ACPIDMARDEVSCOPE, uStartBusNum, 5);
1904AssertCompileMemberOffset(ACPIDMARDEVSCOPE, Path, 6);
1905
1906/** ACPI DMAR revision (not the OEM revision field).
1907 * In accordance with the Intel spec. */
1908#define ACPI_DMAR_REVISION 1
1909
1910
1911#endif /* !VBOX_INCLUDED_iommu_intel_h */
Note: See TracBrowser for help on using the repository browser.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette