VirtualBox

source: vbox/trunk/include/VBox/pdmdev.h@ 31911

Last change on this file since 31911 was 30195, checked in by vboxsync, 14 years ago

Added PDM_DEVREG_CLASS_HOST_DEV

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 168.5 KB
Line 
1/** @file
2 * PDM - Pluggable Device Manager, Devices. (VMM)
3 */
4
5/*
6 * Copyright (C) 2006-2010 Oracle Corporation
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License (GPL) as published by the Free Software
12 * Foundation, in version 2 as it comes in the "COPYING" file of the
13 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * The contents of this file may alternatively be used under the terms
17 * of the Common Development and Distribution License Version 1.0
18 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19 * VirtualBox OSE distribution, in which case the provisions of the
20 * CDDL are applicable instead of those of the GPL.
21 *
22 * You may elect to license modified versions of this file under the
23 * terms and conditions of either the GPL or the CDDL or both.
24 */
25
26#ifndef ___VBox_pdmdev_h
27#define ___VBox_pdmdev_h
28
29#include <VBox/pdmqueue.h>
30#include <VBox/pdmcritsect.h>
31#include <VBox/pdmthread.h>
32#include <VBox/pdmifs.h>
33#include <VBox/pdmins.h>
34#include <VBox/pdmcommon.h>
35#include <VBox/iom.h>
36#include <VBox/tm.h>
37#include <VBox/ssm.h>
38#include <VBox/cfgm.h>
39#include <VBox/dbgf.h>
40#include <VBox/err.h>
41#include <VBox/pci.h>
42#include <iprt/stdarg.h>
43
44RT_C_DECLS_BEGIN
45
46/** @defgroup grp_pdm_device The PDM Devices API
47 * @ingroup grp_pdm
48 * @{
49 */
50
51/**
52 * Construct a device instance for a VM.
53 *
54 * @returns VBox status.
55 * @param pDevIns The device instance data. If the registration structure
56 * is needed, it can be accessed thru pDevIns->pReg.
57 * @param iInstance Instance number. Use this to figure out which registers
58 * and such to use. The instance number is also found in
59 * pDevIns->iInstance, but since it's likely to be
60 * freqently used PDM passes it as parameter.
61 * @param pCfg Configuration node handle for the driver. This is
62 * expected to be in high demand in the constructor and is
63 * therefore passed as an argument. When using it at other
64 * times, it can be found in pDrvIns->pCfg.
65 */
66typedef DECLCALLBACK(int) FNPDMDEVCONSTRUCT(PPDMDEVINS pDevIns, int iInstance, PCFGMNODE pCfg);
67/** Pointer to a FNPDMDEVCONSTRUCT() function. */
68typedef FNPDMDEVCONSTRUCT *PFNPDMDEVCONSTRUCT;
69
70/**
71 * Destruct a device instance.
72 *
73 * Most VM resources are freed by the VM. This callback is provided so that any non-VM
74 * resources can be freed correctly.
75 *
76 * @returns VBox status.
77 * @param pDevIns The device instance data.
78 */
79typedef DECLCALLBACK(int) FNPDMDEVDESTRUCT(PPDMDEVINS pDevIns);
80/** Pointer to a FNPDMDEVDESTRUCT() function. */
81typedef FNPDMDEVDESTRUCT *PFNPDMDEVDESTRUCT;
82
83/**
84 * Device relocation callback.
85 *
86 * This is called when the instance data has been relocated in raw-mode context
87 * (RC). It is also called when the RC hypervisor selects changes. The device
88 * must fixup all necessary pointers and re-query all interfaces to other RC
89 * devices and drivers.
90 *
91 * Before the RC code is executed the first time, this function will be called
92 * with a 0 delta so RC pointer calculations can be one in one place.
93 *
94 * @param pDevIns Pointer to the device instance.
95 * @param offDelta The relocation delta relative to the old location.
96 *
97 * @remark A relocation CANNOT fail.
98 */
99typedef DECLCALLBACK(void) FNPDMDEVRELOCATE(PPDMDEVINS pDevIns, RTGCINTPTR offDelta);
100/** Pointer to a FNPDMDEVRELOCATE() function. */
101typedef FNPDMDEVRELOCATE *PFNPDMDEVRELOCATE;
102
103/**
104 * Device I/O Control interface.
105 *
106 * This is used by external components, such as the COM interface, to
107 * communicate with devices using a class wide interface or a device
108 * specific interface.
109 *
110 * @returns VBox status code.
111 * @param pDevIns Pointer to the device instance.
112 * @param uFunction Function to perform.
113 * @param pvIn Pointer to input data.
114 * @param cbIn Size of input data.
115 * @param pvOut Pointer to output data.
116 * @param cbOut Size of output data.
117 * @param pcbOut Where to store the actual size of the output data.
118 */
119typedef DECLCALLBACK(int) FNPDMDEVIOCTL(PPDMDEVINS pDevIns, RTUINT uFunction,
120 void *pvIn, RTUINT cbIn,
121 void *pvOut, RTUINT cbOut, PRTUINT pcbOut);
122/** Pointer to a FNPDMDEVIOCTL() function. */
123typedef FNPDMDEVIOCTL *PFNPDMDEVIOCTL;
124
125/**
126 * Power On notification.
127 *
128 * @returns VBox status.
129 * @param pDevIns The device instance data.
130 */
131typedef DECLCALLBACK(void) FNPDMDEVPOWERON(PPDMDEVINS pDevIns);
132/** Pointer to a FNPDMDEVPOWERON() function. */
133typedef FNPDMDEVPOWERON *PFNPDMDEVPOWERON;
134
135/**
136 * Reset notification.
137 *
138 * @returns VBox status.
139 * @param pDevIns The device instance data.
140 */
141typedef DECLCALLBACK(void) FNPDMDEVRESET(PPDMDEVINS pDevIns);
142/** Pointer to a FNPDMDEVRESET() function. */
143typedef FNPDMDEVRESET *PFNPDMDEVRESET;
144
145/**
146 * Suspend notification.
147 *
148 * @returns VBox status.
149 * @param pDevIns The device instance data.
150 * @thread EMT(0)
151 */
152typedef DECLCALLBACK(void) FNPDMDEVSUSPEND(PPDMDEVINS pDevIns);
153/** Pointer to a FNPDMDEVSUSPEND() function. */
154typedef FNPDMDEVSUSPEND *PFNPDMDEVSUSPEND;
155
156/**
157 * Resume notification.
158 *
159 * @returns VBox status.
160 * @param pDevIns The device instance data.
161 */
162typedef DECLCALLBACK(void) FNPDMDEVRESUME(PPDMDEVINS pDevIns);
163/** Pointer to a FNPDMDEVRESUME() function. */
164typedef FNPDMDEVRESUME *PFNPDMDEVRESUME;
165
166/**
167 * Power Off notification.
168 *
169 * This is only called when the VMR3PowerOff call is made on a running VM. This
170 * means that there is no notification if the VM was suspended before being
171 * powered of. There will also be no callback when hot plugging devices.
172 *
173 * @param pDevIns The device instance data.
174 * @thread EMT(0)
175 */
176typedef DECLCALLBACK(void) FNPDMDEVPOWEROFF(PPDMDEVINS pDevIns);
177/** Pointer to a FNPDMDEVPOWEROFF() function. */
178typedef FNPDMDEVPOWEROFF *PFNPDMDEVPOWEROFF;
179
180/**
181 * Attach command.
182 *
183 * This is called to let the device attach to a driver for a specified LUN
184 * at runtime. This is not called during VM construction, the device
185 * constructor have to attach to all the available drivers.
186 *
187 * This is like plugging in the keyboard or mouse after turning on the PC.
188 *
189 * @returns VBox status code.
190 * @param pDevIns The device instance.
191 * @param iLUN The logical unit which is being detached.
192 * @param fFlags Flags, combination of the PDM_TACH_FLAGS_* \#defines.
193 */
194typedef DECLCALLBACK(int) FNPDMDEVATTACH(PPDMDEVINS pDevIns, unsigned iLUN, uint32_t fFlags);
195/** Pointer to a FNPDMDEVATTACH() function. */
196typedef FNPDMDEVATTACH *PFNPDMDEVATTACH;
197
198/**
199 * Detach notification.
200 *
201 * This is called when a driver is detaching itself from a LUN of the device.
202 * The device should adjust it's state to reflect this.
203 *
204 * This is like unplugging the network cable to use it for the laptop or
205 * something while the PC is still running.
206 *
207 * @param pDevIns The device instance.
208 * @param iLUN The logical unit which is being detached.
209 * @param fFlags Flags, combination of the PDMDEVATT_FLAGS_* \#defines.
210 */
211typedef DECLCALLBACK(void) FNPDMDEVDETACH(PPDMDEVINS pDevIns, unsigned iLUN, uint32_t fFlags);
212/** Pointer to a FNPDMDEVDETACH() function. */
213typedef FNPDMDEVDETACH *PFNPDMDEVDETACH;
214
215/**
216 * Query the base interface of a logical unit.
217 *
218 * @returns VBOX status code.
219 * @param pDevIns The device instance.
220 * @param iLUN The logicial unit to query.
221 * @param ppBase Where to store the pointer to the base interface of the LUN.
222 */
223typedef DECLCALLBACK(int) FNPDMDEVQUERYINTERFACE(PPDMDEVINS pDevIns, unsigned iLUN, PPDMIBASE *ppBase);
224/** Pointer to a FNPDMDEVQUERYINTERFACE() function. */
225typedef FNPDMDEVQUERYINTERFACE *PFNPDMDEVQUERYINTERFACE;
226
227/**
228 * Init complete notification.
229 * This can be done to do communication with other devices and other
230 * initialization which requires everything to be in place.
231 *
232 * @returns VBOX status code.
233 * @param pDevIns The device instance.
234 */
235typedef DECLCALLBACK(int) FNPDMDEVINITCOMPLETE(PPDMDEVINS pDevIns);
236/** Pointer to a FNPDMDEVINITCOMPLETE() function. */
237typedef FNPDMDEVINITCOMPLETE *PFNPDMDEVINITCOMPLETE;
238
239
240
241/**
242 * PDM Device Registration Structure.
243 *
244 * This structure is used when registering a device from VBoxInitDevices() in HC
245 * Ring-3. PDM will continue use till the VM is terminated.
246 */
247typedef struct PDMDEVREG
248{
249 /** Structure version. PDM_DEVREG_VERSION defines the current version. */
250 uint32_t u32Version;
251 /** Device name. */
252 char szName[32];
253 /** Name of the raw-mode context module (no path).
254 * Only evalutated if PDM_DEVREG_FLAGS_RC is set. */
255 char szRCMod[32];
256 /** Name of the ring-0 module (no path).
257 * Only evalutated if PDM_DEVREG_FLAGS_R0 is set. */
258 char szR0Mod[32];
259 /** The description of the device. The UTF-8 string pointed to shall, like this structure,
260 * remain unchanged from registration till VM destruction. */
261 const char *pszDescription;
262
263 /** Flags, combination of the PDM_DEVREG_FLAGS_* \#defines. */
264 uint32_t fFlags;
265 /** Device class(es), combination of the PDM_DEVREG_CLASS_* \#defines. */
266 uint32_t fClass;
267 /** Maximum number of instances (per VM). */
268 uint32_t cMaxInstances;
269 /** Size of the instance data. */
270 uint32_t cbInstance;
271
272 /** Construct instance - required. */
273 PFNPDMDEVCONSTRUCT pfnConstruct;
274 /** Destruct instance - optional. */
275 PFNPDMDEVDESTRUCT pfnDestruct;
276 /** Relocation command - optional. */
277 PFNPDMDEVRELOCATE pfnRelocate;
278 /** I/O Control interface - optional. */
279 PFNPDMDEVIOCTL pfnIOCtl;
280 /** Power on notification - optional. */
281 PFNPDMDEVPOWERON pfnPowerOn;
282 /** Reset notification - optional. */
283 PFNPDMDEVRESET pfnReset;
284 /** Suspend notification - optional. */
285 PFNPDMDEVSUSPEND pfnSuspend;
286 /** Resume notification - optional. */
287 PFNPDMDEVRESUME pfnResume;
288 /** Attach command - optional. */
289 PFNPDMDEVATTACH pfnAttach;
290 /** Detach notification - optional. */
291 PFNPDMDEVDETACH pfnDetach;
292 /** Query a LUN base interface - optional. */
293 PFNPDMDEVQUERYINTERFACE pfnQueryInterface;
294 /** Init complete notification - optional. */
295 PFNPDMDEVINITCOMPLETE pfnInitComplete;
296 /** Power off notification - optional. */
297 PFNPDMDEVPOWEROFF pfnPowerOff;
298 /** @todo */
299 PFNRT pfnSoftReset;
300 /** Initialization safty marker. */
301 uint32_t u32VersionEnd;
302} PDMDEVREG;
303/** Pointer to a PDM Device Structure. */
304typedef PDMDEVREG *PPDMDEVREG;
305/** Const pointer to a PDM Device Structure. */
306typedef PDMDEVREG const *PCPDMDEVREG;
307
308/** Current DEVREG version number. */
309#define PDM_DEVREG_VERSION PDM_VERSION_MAKE(0xffff, 1, 0)
310
311/** PDM Device Flags.
312 * @{ */
313/** This flag is used to indicate that the device has a RC component. */
314#define PDM_DEVREG_FLAGS_RC 0x00000001
315/** This flag is used to indicate that the device has a R0 component. */
316#define PDM_DEVREG_FLAGS_R0 0x00000002
317
318/** @def PDM_DEVREG_FLAGS_HOST_BITS_DEFAULT
319 * The bit count for the current host. */
320#if HC_ARCH_BITS == 32
321# define PDM_DEVREG_FLAGS_HOST_BITS_DEFAULT 0x00000010
322#elif HC_ARCH_BITS == 64
323# define PDM_DEVREG_FLAGS_HOST_BITS_DEFAULT 0x00000020
324#else
325# error Unsupported HC_ARCH_BITS value.
326#endif
327/** The host bit count mask. */
328#define PDM_DEVREG_FLAGS_HOST_BITS_MASK 0x00000030
329
330/** The device support only 32-bit guests. */
331#define PDM_DEVREG_FLAGS_GUEST_BITS_32 0x00000100
332/** The device support only 64-bit guests. */
333#define PDM_DEVREG_FLAGS_GUEST_BITS_64 0x00000200
334/** The device support both 32-bit & 64-bit guests. */
335#define PDM_DEVREG_FLAGS_GUEST_BITS_32_64 0x00000300
336/** @def PDM_DEVREG_FLAGS_GUEST_BITS_DEFAULT
337 * The guest bit count for the current compilation. */
338#if GC_ARCH_BITS == 32
339# define PDM_DEVREG_FLAGS_GUEST_BITS_DEFAULT PDM_DEVREG_FLAGS_GUEST_BITS_32
340#elif GC_ARCH_BITS == 64
341# define PDM_DEVREG_FLAGS_GUEST_BITS_DEFAULT PDM_DEVREG_FLAGS_GUEST_BITS_32_64
342#else
343# error Unsupported GC_ARCH_BITS value.
344#endif
345/** The guest bit count mask. */
346#define PDM_DEVREG_FLAGS_GUEST_BITS_MASK 0x00000300
347
348/** A convenience. */
349#define PDM_DEVREG_FLAGS_DEFAULT_BITS (PDM_DEVREG_FLAGS_GUEST_BITS_DEFAULT | PDM_DEVREG_FLAGS_HOST_BITS_DEFAULT)
350
351/** Indicates that the devices support PAE36 on a 32-bit guest. */
352#define PDM_DEVREG_FLAGS_PAE36 0x00001000
353
354/** Indicates that the device needs to be notified before the drivers when suspending. */
355#define PDM_DEVREG_FLAGS_FIRST_SUSPEND_NOTIFICATION 0x00002000
356
357/** Indicates that the device needs to be notified before the drivers when powering off. */
358#define PDM_DEVREG_FLAGS_FIRST_POWEROFF_NOTIFICATION 0x00004000
359/** @} */
360
361
362/** PDM Device Classes.
363 * The order is important, lower bit earlier instantiation.
364 * @{ */
365/** Architecture device. */
366#define PDM_DEVREG_CLASS_ARCH RT_BIT(0)
367/** Architecture BIOS device. */
368#define PDM_DEVREG_CLASS_ARCH_BIOS RT_BIT(1)
369/** PCI bus brigde. */
370#define PDM_DEVREG_CLASS_BUS_PCI RT_BIT(2)
371/** ISA bus brigde. */
372#define PDM_DEVREG_CLASS_BUS_ISA RT_BIT(3)
373/** Input device (mouse, keyboard, joystick, HID, ...). */
374#define PDM_DEVREG_CLASS_INPUT RT_BIT(4)
375/** Interrupt controller (PIC). */
376#define PDM_DEVREG_CLASS_PIC RT_BIT(5)
377/** Interval controoler (PIT). */
378#define PDM_DEVREG_CLASS_PIT RT_BIT(6)
379/** RTC/CMOS. */
380#define PDM_DEVREG_CLASS_RTC RT_BIT(7)
381/** DMA controller. */
382#define PDM_DEVREG_CLASS_DMA RT_BIT(8)
383/** VMM Device. */
384#define PDM_DEVREG_CLASS_VMM_DEV RT_BIT(9)
385/** Graphics device, like VGA. */
386#define PDM_DEVREG_CLASS_GRAPHICS RT_BIT(10)
387/** Storage controller device. */
388#define PDM_DEVREG_CLASS_STORAGE RT_BIT(11)
389/** Network interface controller. */
390#define PDM_DEVREG_CLASS_NETWORK RT_BIT(12)
391/** Audio. */
392#define PDM_DEVREG_CLASS_AUDIO RT_BIT(13)
393/** USB HIC. */
394#define PDM_DEVREG_CLASS_BUS_USB RT_BIT(14)
395/** ACPI. */
396#define PDM_DEVREG_CLASS_ACPI RT_BIT(15)
397/** Serial controller device. */
398#define PDM_DEVREG_CLASS_SERIAL RT_BIT(16)
399/** Parallel controller device */
400#define PDM_DEVREG_CLASS_PARALLEL RT_BIT(17)
401/** Host PCI pass-through device */
402#define PDM_DEVREG_CLASS_HOST_DEV RT_BIT(18)
403/** Misc devices (always last). */
404#define PDM_DEVREG_CLASS_MISC RT_BIT(31)
405/** @} */
406
407
408/** @name IRQ Level for use with the *SetIrq APIs.
409 * @{
410 */
411/** Assert the IRQ (can assume value 1). */
412#define PDM_IRQ_LEVEL_HIGH RT_BIT(0)
413/** Deassert the IRQ (can assume value 0). */
414#define PDM_IRQ_LEVEL_LOW 0
415/** flip-flop - assert and then deassert it again immediately. */
416#define PDM_IRQ_LEVEL_FLIP_FLOP (RT_BIT(1) | PDM_IRQ_LEVEL_HIGH)
417/** @} */
418
419
420/**
421 * PCI Bus registration structure.
422 * All the callbacks, except the PCIBIOS hack, are working on PCI devices.
423 */
424typedef struct PDMPCIBUSREG
425{
426 /** Structure version number. PDM_PCIBUSREG_VERSION defines the current version. */
427 uint32_t u32Version;
428
429 /**
430 * Registers the device with the default PCI bus.
431 *
432 * @returns VBox status code.
433 * @param pDevIns Device instance of the PCI Bus.
434 * @param pPciDev The PCI device structure.
435 * Any PCI enabled device must keep this in it's instance data!
436 * Fill in the PCI data config before registration, please.
437 * @param pszName Pointer to device name (permanent, readonly). For debugging, not unique.
438 * @param iDev The device number ((dev << 3) | function) the device should have on the bus.
439 * If negative, the pci bus device will assign one.
440 */
441 DECLR3CALLBACKMEMBER(int, pfnRegisterR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, const char *pszName, int iDev));
442
443 /**
444 * Registers a I/O region (memory mapped or I/O ports) for a PCI device.
445 *
446 * @returns VBox status code.
447 * @param pDevIns Device instance of the PCI Bus.
448 * @param pPciDev The PCI device structure.
449 * @param iRegion The region number.
450 * @param cbRegion Size of the region.
451 * @param iType PCI_ADDRESS_SPACE_MEM, PCI_ADDRESS_SPACE_IO or PCI_ADDRESS_SPACE_MEM_PREFETCH.
452 * @param pfnCallback Callback for doing the mapping.
453 */
454 DECLR3CALLBACKMEMBER(int, pfnIORegionRegisterR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iRegion, uint32_t cbRegion, PCIADDRESSSPACE enmType, PFNPCIIOREGIONMAP pfnCallback));
455
456 /**
457 * Register PCI configuration space read/write callbacks.
458 *
459 * @param pDevIns Device instance of the PCI Bus.
460 * @param pPciDev The PCI device structure.
461 * @param pfnRead Pointer to the user defined PCI config read function.
462 * @param ppfnReadOld Pointer to function pointer which will receive the old (default)
463 * PCI config read function. This way, user can decide when (and if)
464 * to call default PCI config read function. Can be NULL.
465 * @param pfnWrite Pointer to the user defined PCI config write function.
466 * @param pfnWriteOld Pointer to function pointer which will receive the old (default)
467 * PCI config write function. This way, user can decide when (and if)
468 * to call default PCI config write function. Can be NULL.
469 * @thread EMT
470 */
471 DECLR3CALLBACKMEMBER(void, pfnSetConfigCallbacksR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PFNPCICONFIGREAD pfnRead, PPFNPCICONFIGREAD ppfnReadOld,
472 PFNPCICONFIGWRITE pfnWrite, PPFNPCICONFIGWRITE ppfnWriteOld));
473
474 /**
475 * Set the IRQ for a PCI device.
476 *
477 * @param pDevIns Device instance of the PCI Bus.
478 * @param pPciDev The PCI device structure.
479 * @param iIrq IRQ number to set.
480 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
481 */
482 DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel));
483
484 /**
485 * Saves a state of the PCI device.
486 *
487 * @returns VBox status code.
488 * @param pDevIns Device instance of the PCI Bus.
489 * @param pPciDev Pointer to PCI device.
490 * @param pSSMHandle The handle to save the state to.
491 */
492 DECLR3CALLBACKMEMBER(int, pfnSaveExecR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PSSMHANDLE pSSMHandle));
493
494 /**
495 * Loads a saved PCI device state.
496 *
497 * @returns VBox status code.
498 * @param pDevIns Device instance of the PCI Bus.
499 * @param pPciDev Pointer to PCI device.
500 * @param pSSMHandle The handle to the saved state.
501 */
502 DECLR3CALLBACKMEMBER(int, pfnLoadExecR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PSSMHANDLE pSSMHandle));
503
504 /**
505 * Called to perform the job of the bios.
506 * This is only called for the first PCI Bus - it is expected to
507 * service all the PCI buses.
508 *
509 * @returns VBox status.
510 * @param pDevIns Device instance of the first bus.
511 */
512 DECLR3CALLBACKMEMBER(int, pfnFakePCIBIOSR3,(PPDMDEVINS pDevIns));
513
514 /** The name of the SetIrq RC entry point. */
515 const char *pszSetIrqRC;
516
517 /** The name of the SetIrq R0 entry point. */
518 const char *pszSetIrqR0;
519
520} PDMPCIBUSREG;
521/** Pointer to a PCI bus registration structure. */
522typedef PDMPCIBUSREG *PPDMPCIBUSREG;
523
524/** Current PDMPCIBUSREG version number. */
525#define PDM_PCIBUSREG_VERSION PDM_VERSION_MAKE(0xfffe, 1, 0)
526
527/**
528 * PCI Bus RC helpers.
529 */
530typedef struct PDMPCIHLPRC
531{
532 /** Structure version. PDM_PCIHLPRC_VERSION defines the current version. */
533 uint32_t u32Version;
534
535 /**
536 * Set an ISA IRQ.
537 *
538 * @param pDevIns PCI device instance.
539 * @param iIrq IRQ number to set.
540 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
541 * @thread EMT only.
542 */
543 DECLRCCALLBACKMEMBER(void, pfnIsaSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
544
545 /**
546 * Set an I/O-APIC IRQ.
547 *
548 * @param pDevIns PCI device instance.
549 * @param iIrq IRQ number to set.
550 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
551 * @thread EMT only.
552 */
553 DECLRCCALLBACKMEMBER(void, pfnIoApicSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
554
555 /**
556 * Acquires the PDM lock.
557 *
558 * @returns VINF_SUCCESS on success.
559 * @returns rc if we failed to acquire the lock.
560 * @param pDevIns The PCI device instance.
561 * @param rc What to return if we fail to acquire the lock.
562 */
563 DECLRCCALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
564
565 /**
566 * Releases the PDM lock.
567 *
568 * @param pDevIns The PCI device instance.
569 */
570 DECLRCCALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
571
572 /** Just a safety precaution. */
573 uint32_t u32TheEnd;
574} PDMPCIHLPRC;
575/** Pointer to PCI helpers. */
576typedef RCPTRTYPE(PDMPCIHLPRC *) PPDMPCIHLPRC;
577/** Pointer to const PCI helpers. */
578typedef RCPTRTYPE(const PDMPCIHLPRC *) PCPDMPCIHLPRC;
579
580/** Current PDMPCIHLPR3 version number. */
581#define PDM_PCIHLPRC_VERSION PDM_VERSION_MAKE(0xfffd, 1, 0)
582
583
584/**
585 * PCI Bus R0 helpers.
586 */
587typedef struct PDMPCIHLPR0
588{
589 /** Structure version. PDM_PCIHLPR0_VERSION defines the current version. */
590 uint32_t u32Version;
591
592 /**
593 * Set an ISA IRQ.
594 *
595 * @param pDevIns PCI device instance.
596 * @param iIrq IRQ number to set.
597 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
598 * @thread EMT only.
599 */
600 DECLR0CALLBACKMEMBER(void, pfnIsaSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
601
602 /**
603 * Set an I/O-APIC IRQ.
604 *
605 * @param pDevIns PCI device instance.
606 * @param iIrq IRQ number to set.
607 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
608 * @thread EMT only.
609 */
610 DECLR0CALLBACKMEMBER(void, pfnIoApicSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
611
612 /**
613 * Acquires the PDM lock.
614 *
615 * @returns VINF_SUCCESS on success.
616 * @returns rc if we failed to acquire the lock.
617 * @param pDevIns The PCI device instance.
618 * @param rc What to return if we fail to acquire the lock.
619 */
620 DECLR0CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
621
622 /**
623 * Releases the PDM lock.
624 *
625 * @param pDevIns The PCI device instance.
626 */
627 DECLR0CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
628
629 /** Just a safety precaution. */
630 uint32_t u32TheEnd;
631} PDMPCIHLPR0;
632/** Pointer to PCI helpers. */
633typedef R0PTRTYPE(PDMPCIHLPR0 *) PPDMPCIHLPR0;
634/** Pointer to const PCI helpers. */
635typedef R0PTRTYPE(const PDMPCIHLPR0 *) PCPDMPCIHLPR0;
636
637/** Current PDMPCIHLPR0 version number. */
638#define PDM_PCIHLPR0_VERSION PDM_VERSION_MAKE(0xfffc, 1, 0)
639
640/**
641 * PCI device helpers.
642 */
643typedef struct PDMPCIHLPR3
644{
645 /** Structure version. PDM_PCIHLPR3_VERSION defines the current version. */
646 uint32_t u32Version;
647
648 /**
649 * Set an ISA IRQ.
650 *
651 * @param pDevIns The PCI device instance.
652 * @param iIrq IRQ number to set.
653 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
654 * @thread EMT only.
655 */
656 DECLR3CALLBACKMEMBER(void, pfnIsaSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
657
658 /**
659 * Set an I/O-APIC IRQ.
660 *
661 * @param pDevIns The PCI device instance.
662 * @param iIrq IRQ number to set.
663 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
664 * @thread EMT only.
665 */
666 DECLR3CALLBACKMEMBER(void, pfnIoApicSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
667
668 /**
669 * Checks if the given address is an MMIO2 base address or not.
670 *
671 * @returns true/false accordingly.
672 * @param pDevIns The PCI device instance.
673 * @param pOwner The owner of the memory, optional.
674 * @param GCPhys The address to check.
675 */
676 DECLR3CALLBACKMEMBER(bool, pfnIsMMIO2Base,(PPDMDEVINS pDevIns, PPDMDEVINS pOwner, RTGCPHYS GCPhys));
677
678 /**
679 * Gets the address of the RC PCI Bus helpers.
680 *
681 * This should be called at both construction and relocation time
682 * to obtain the correct address of the RC helpers.
683 *
684 * @returns RC pointer to the PCI Bus helpers.
685 * @param pDevIns Device instance of the PCI Bus.
686 * @thread EMT only.
687 */
688 DECLR3CALLBACKMEMBER(PCPDMPCIHLPRC, pfnGetRCHelpers,(PPDMDEVINS pDevIns));
689
690 /**
691 * Gets the address of the R0 PCI Bus helpers.
692 *
693 * This should be called at both construction and relocation time
694 * to obtain the correct address of the R0 helpers.
695 *
696 * @returns R0 pointer to the PCI Bus helpers.
697 * @param pDevIns Device instance of the PCI Bus.
698 * @thread EMT only.
699 */
700 DECLR3CALLBACKMEMBER(PCPDMPCIHLPR0, pfnGetR0Helpers,(PPDMDEVINS pDevIns));
701
702 /**
703 * Acquires the PDM lock.
704 *
705 * @returns VINF_SUCCESS on success.
706 * @returns Fatal error on failure.
707 * @param pDevIns The PCI device instance.
708 * @param rc Dummy for making the interface identical to the RC and R0 versions.
709 */
710 DECLR3CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
711
712 /**
713 * Releases the PDM lock.
714 *
715 * @param pDevIns The PCI device instance.
716 */
717 DECLR3CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
718
719 /** Just a safety precaution. */
720 uint32_t u32TheEnd;
721} PDMPCIHLPR3;
722/** Pointer to PCI helpers. */
723typedef R3PTRTYPE(PDMPCIHLPR3 *) PPDMPCIHLPR3;
724/** Pointer to const PCI helpers. */
725typedef R3PTRTYPE(const PDMPCIHLPR3 *) PCPDMPCIHLPR3;
726
727/** Current PDMPCIHLPR3 version number. */
728#define PDM_PCIHLPR3_VERSION PDM_VERSION_MAKE(0xfffb, 1, 0)
729
730
731/**
732 * Programmable Interrupt Controller registration structure.
733 */
734typedef struct PDMPICREG
735{
736 /** Structure version number. PDM_PICREG_VERSION defines the current version. */
737 uint32_t u32Version;
738
739 /**
740 * Set the an IRQ.
741 *
742 * @param pDevIns Device instance of the PIC.
743 * @param iIrq IRQ number to set.
744 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
745 */
746 DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
747
748 /**
749 * Get a pending interrupt.
750 *
751 * @returns Pending interrupt number.
752 * @param pDevIns Device instance of the PIC.
753 */
754 DECLR3CALLBACKMEMBER(int, pfnGetInterruptR3,(PPDMDEVINS pDevIns));
755
756 /** The name of the RC SetIrq entry point. */
757 const char *pszSetIrqRC;
758 /** The name of the RC GetInterrupt entry point. */
759 const char *pszGetInterruptRC;
760
761 /** The name of the R0 SetIrq entry point. */
762 const char *pszSetIrqR0;
763 /** The name of the R0 GetInterrupt entry point. */
764 const char *pszGetInterruptR0;
765} PDMPICREG;
766/** Pointer to a PIC registration structure. */
767typedef PDMPICREG *PPDMPICREG;
768
769/** Current PDMPICREG version number. */
770#define PDM_PICREG_VERSION PDM_VERSION_MAKE(0xfffa, 1, 0)
771
772/**
773 * PIC RC helpers.
774 */
775typedef struct PDMPICHLPRC
776{
777 /** Structure version. PDM_PICHLPRC_VERSION defines the current version. */
778 uint32_t u32Version;
779
780 /**
781 * Set the interrupt force action flag.
782 *
783 * @param pDevIns Device instance of the PIC.
784 */
785 DECLRCCALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns));
786
787 /**
788 * Clear the interrupt force action flag.
789 *
790 * @param pDevIns Device instance of the PIC.
791 */
792 DECLRCCALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns));
793
794 /**
795 * Acquires the PDM lock.
796 *
797 * @returns VINF_SUCCESS on success.
798 * @returns rc if we failed to acquire the lock.
799 * @param pDevIns The PIC device instance.
800 * @param rc What to return if we fail to acquire the lock.
801 */
802 DECLRCCALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
803
804 /**
805 * Releases the PDM lock.
806 *
807 * @param pDevIns The PIC device instance.
808 */
809 DECLRCCALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
810
811 /** Just a safety precaution. */
812 uint32_t u32TheEnd;
813} PDMPICHLPRC;
814
815/** Pointer to PIC RC helpers. */
816typedef RCPTRTYPE(PDMPICHLPRC *) PPDMPICHLPRC;
817/** Pointer to const PIC RC helpers. */
818typedef RCPTRTYPE(const PDMPICHLPRC *) PCPDMPICHLPRC;
819
820/** Current PDMPICHLPRC version number. */
821#define PDM_PICHLPRC_VERSION PDM_VERSION_MAKE(0xfff9, 1, 0)
822
823
824/**
825 * PIC R0 helpers.
826 */
827typedef struct PDMPICHLPR0
828{
829 /** Structure version. PDM_PICHLPR0_VERSION defines the current version. */
830 uint32_t u32Version;
831
832 /**
833 * Set the interrupt force action flag.
834 *
835 * @param pDevIns Device instance of the PIC.
836 */
837 DECLR0CALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns));
838
839 /**
840 * Clear the interrupt force action flag.
841 *
842 * @param pDevIns Device instance of the PIC.
843 */
844 DECLR0CALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns));
845
846 /**
847 * Acquires the PDM lock.
848 *
849 * @returns VINF_SUCCESS on success.
850 * @returns rc if we failed to acquire the lock.
851 * @param pDevIns The PIC device instance.
852 * @param rc What to return if we fail to acquire the lock.
853 */
854 DECLR0CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
855
856 /**
857 * Releases the PDM lock.
858 *
859 * @param pDevIns The PCI device instance.
860 */
861 DECLR0CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
862
863 /** Just a safety precaution. */
864 uint32_t u32TheEnd;
865} PDMPICHLPR0;
866
867/** Pointer to PIC R0 helpers. */
868typedef R0PTRTYPE(PDMPICHLPR0 *) PPDMPICHLPR0;
869/** Pointer to const PIC R0 helpers. */
870typedef R0PTRTYPE(const PDMPICHLPR0 *) PCPDMPICHLPR0;
871
872/** Current PDMPICHLPR0 version number. */
873#define PDM_PICHLPR0_VERSION PDM_VERSION_MAKE(0xfff8, 1, 0)
874
875/**
876 * PIC R3 helpers.
877 */
878typedef struct PDMPICHLPR3
879{
880 /** Structure version. PDM_PICHLP_VERSION defines the current version. */
881 uint32_t u32Version;
882
883 /**
884 * Set the interrupt force action flag.
885 *
886 * @param pDevIns Device instance of the PIC.
887 */
888 DECLR3CALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns));
889
890 /**
891 * Clear the interrupt force action flag.
892 *
893 * @param pDevIns Device instance of the PIC.
894 */
895 DECLR3CALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns));
896
897 /**
898 * Acquires the PDM lock.
899 *
900 * @returns VINF_SUCCESS on success.
901 * @returns Fatal error on failure.
902 * @param pDevIns The PIC device instance.
903 * @param rc Dummy for making the interface identical to the RC and R0 versions.
904 */
905 DECLR3CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
906
907 /**
908 * Releases the PDM lock.
909 *
910 * @param pDevIns The PIC device instance.
911 */
912 DECLR3CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
913
914 /**
915 * Gets the address of the RC PIC helpers.
916 *
917 * This should be called at both construction and relocation time
918 * to obtain the correct address of the RC helpers.
919 *
920 * @returns RC pointer to the PIC helpers.
921 * @param pDevIns Device instance of the PIC.
922 */
923 DECLR3CALLBACKMEMBER(PCPDMPICHLPRC, pfnGetRCHelpers,(PPDMDEVINS pDevIns));
924
925 /**
926 * Gets the address of the R0 PIC helpers.
927 *
928 * This should be called at both construction and relocation time
929 * to obtain the correct address of the R0 helpers.
930 *
931 * @returns R0 pointer to the PIC helpers.
932 * @param pDevIns Device instance of the PIC.
933 */
934 DECLR3CALLBACKMEMBER(PCPDMPICHLPR0, pfnGetR0Helpers,(PPDMDEVINS pDevIns));
935
936 /** Just a safety precaution. */
937 uint32_t u32TheEnd;
938} PDMPICHLPR3;
939
940/** Pointer to PIC R3 helpers. */
941typedef R3PTRTYPE(PDMPICHLPR3 *) PPDMPICHLPR3;
942/** Pointer to const PIC R3 helpers. */
943typedef R3PTRTYPE(const PDMPICHLPR3 *) PCPDMPICHLPR3;
944
945/** Current PDMPICHLPR3 version number. */
946#define PDM_PICHLPR3_VERSION PDM_VERSION_MAKE(0xfff7, 1, 0)
947
948
949
950/**
951 * Advanced Programmable Interrupt Controller registration structure.
952 */
953typedef struct PDMAPICREG
954{
955 /** Structure version number. PDM_APICREG_VERSION defines the current version. */
956 uint32_t u32Version;
957
958 /**
959 * Get a pending interrupt.
960 *
961 * @returns Pending interrupt number.
962 * @param pDevIns Device instance of the APIC.
963 */
964 DECLR3CALLBACKMEMBER(int, pfnGetInterruptR3,(PPDMDEVINS pDevIns));
965
966 /**
967 * Check if the APIC has a pending interrupt/if a TPR change would active one
968 *
969 * @returns Pending interrupt yes/no
970 * @param pDevIns Device instance of the APIC.
971 */
972 DECLR3CALLBACKMEMBER(bool, pfnHasPendingIrqR3,(PPDMDEVINS pDevIns));
973
974 /**
975 * Set the APIC base.
976 *
977 * @param pDevIns Device instance of the APIC.
978 * @param u64Base The new base.
979 */
980 DECLR3CALLBACKMEMBER(void, pfnSetBaseR3,(PPDMDEVINS pDevIns, uint64_t u64Base));
981
982 /**
983 * Get the APIC base.
984 *
985 * @returns Current base.
986 * @param pDevIns Device instance of the APIC.
987 */
988 DECLR3CALLBACKMEMBER(uint64_t, pfnGetBaseR3,(PPDMDEVINS pDevIns));
989
990 /**
991 * Set the TPR (task priority register).
992 *
993 * @param pDevIns Device instance of the APIC.
994 * @param idCpu VCPU id
995 * @param u8TPR The new TPR.
996 */
997 DECLR3CALLBACKMEMBER(void, pfnSetTPRR3,(PPDMDEVINS pDevIns, VMCPUID idCpu, uint8_t u8TPR));
998
999 /**
1000 * Get the TPR (task priority register).
1001 *
1002 * @returns The current TPR.
1003 * @param pDevIns Device instance of the APIC.
1004 * @param idCpu VCPU id
1005 */
1006 DECLR3CALLBACKMEMBER(uint8_t, pfnGetTPRR3,(PPDMDEVINS pDevIns, VMCPUID idCpu));
1007
1008 /**
1009 * Write MSR in APIC range.
1010 *
1011 * @returns VBox status code.
1012 * @param pDevIns Device instance of the APIC.
1013 * @param idCpu Target CPU.
1014 * @param u32Reg MSR to write.
1015 * @param u64Value Value to write.
1016 */
1017 DECLR3CALLBACKMEMBER(int, pfnWriteMSRR3, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t u64Value));
1018
1019 /**
1020 * Read MSR in APIC range.
1021 *
1022 * @returns VBox status code.
1023 * @param pDevIns Device instance of the APIC.
1024 * @param idCpu Target CPU.
1025 * @param u32Reg MSR to read.
1026 * @param pu64Value Value read.
1027 */
1028 DECLR3CALLBACKMEMBER(int, pfnReadMSRR3, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t *pu64Value));
1029
1030 /**
1031 * Private interface between the IOAPIC and APIC.
1032 *
1033 * This is a low-level, APIC/IOAPIC implementation specific interface
1034 * which is registered with PDM only because it makes life so much
1035 * simpler right now (GC bits). This is a bad bad hack! The correct
1036 * way of doing this would involve some way of querying GC interfaces
1037 * and relocating them. Perhaps doing some kind of device init in GC...
1038 *
1039 * @returns status code.
1040 * @param pDevIns Device instance of the APIC.
1041 * @param u8Dest See APIC implementation.
1042 * @param u8DestMode See APIC implementation.
1043 * @param u8DeliveryMode See APIC implementation.
1044 * @param iVector See APIC implementation.
1045 * @param u8Polarity See APIC implementation.
1046 * @param u8TriggerMode See APIC implementation.
1047 */
1048 DECLR3CALLBACKMEMBER(int, pfnBusDeliverR3,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
1049 uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
1050
1051 /**
1052 * Deliver a signal to CPU's local interrupt pins (LINT0/LINT1). Used for
1053 * virtual wire mode when interrupts from the PIC are passed through LAPIC.
1054 *
1055 * @returns status code.
1056 * @param pDevIns Device instance of the APIC.
1057 * @param u8Pin Local pin number (0 or 1 for current CPUs).
1058 */
1059 DECLR3CALLBACKMEMBER(int, pfnLocalInterruptR3,(PPDMDEVINS pDevIns, uint8_t u8Pin, uint8_t u8Level));
1060
1061 /** The name of the RC GetInterrupt entry point. */
1062 const char *pszGetInterruptRC;
1063 /** The name of the RC HasPendingIrq entry point. */
1064 const char *pszHasPendingIrqRC;
1065 /** The name of the RC SetBase entry point. */
1066 const char *pszSetBaseRC;
1067 /** The name of the RC GetBase entry point. */
1068 const char *pszGetBaseRC;
1069 /** The name of the RC SetTPR entry point. */
1070 const char *pszSetTPRRC;
1071 /** The name of the RC GetTPR entry point. */
1072 const char *pszGetTPRRC;
1073 /** The name of the RC WriteMSR entry point. */
1074 const char *pszWriteMSRRC;
1075 /** The name of the RC ReadMSR entry point. */
1076 const char *pszReadMSRRC;
1077 /** The name of the RC BusDeliver entry point. */
1078 const char *pszBusDeliverRC;
1079 /** The name of the RC LocalInterrupt entry point. */
1080 const char *pszLocalInterruptRC;
1081
1082 /** The name of the R0 GetInterrupt entry point. */
1083 const char *pszGetInterruptR0;
1084 /** The name of the R0 HasPendingIrq entry point. */
1085 const char *pszHasPendingIrqR0;
1086 /** The name of the R0 SetBase entry point. */
1087 const char *pszSetBaseR0;
1088 /** The name of the R0 GetBase entry point. */
1089 const char *pszGetBaseR0;
1090 /** The name of the R0 SetTPR entry point. */
1091 const char *pszSetTPRR0;
1092 /** The name of the R0 GetTPR entry point. */
1093 const char *pszGetTPRR0;
1094 /** The name of the R0 WriteMSR entry point. */
1095 const char *pszWriteMSRR0;
1096 /** The name of the R0 ReadMSR entry point. */
1097 const char *pszReadMSRR0;
1098 /** The name of the R0 BusDeliver entry point. */
1099 const char *pszBusDeliverR0;
1100 /** The name of the R0 LocalInterrupt entry point. */
1101 const char *pszLocalInterruptR0;
1102
1103} PDMAPICREG;
1104/** Pointer to an APIC registration structure. */
1105typedef PDMAPICREG *PPDMAPICREG;
1106
1107/** Current PDMAPICREG version number. */
1108#define PDM_APICREG_VERSION PDM_VERSION_MAKE(0xfff6, 1, 0)
1109
1110
1111/**
1112 * APIC version argument for pfnChangeFeature.
1113 */
1114typedef enum PDMAPICVERSION
1115{
1116 /** Invalid 0 entry. */
1117 PDMAPICVERSION_INVALID = 0,
1118 /** No APIC. */
1119 PDMAPICVERSION_NONE,
1120 /** Standard APIC (X86_CPUID_FEATURE_EDX_APIC). */
1121 PDMAPICVERSION_APIC,
1122 /** Intel X2APIC (X86_CPUID_FEATURE_ECX_X2APIC). */
1123 PDMAPICVERSION_X2APIC,
1124 /** The usual 32-bit paranoia. */
1125 PDMAPICVERSION_32BIT_HACK = 0x7fffffff
1126} PDMAPICVERSION;
1127
1128/**
1129 * APIC irq argument for SetInterruptFF.
1130 */
1131typedef enum PDMAPICIRQ
1132{
1133 /** Invalid 0 entry. */
1134 PDMAPICIRQ_INVALID = 0,
1135 /** Normal hardware interrupt. */
1136 PDMAPICIRQ_HARDWARE,
1137 /** NMI. */
1138 PDMAPICIRQ_NMI,
1139 /** SMI. */
1140 PDMAPICIRQ_SMI,
1141 /** ExtINT (HW interrupt via PIC). */
1142 PDMAPICIRQ_EXTINT,
1143 /** The usual 32-bit paranoia. */
1144 PDMAPICIRQ_32BIT_HACK = 0x7fffffff
1145} PDMAPICIRQ;
1146
1147
1148/**
1149 * APIC RC helpers.
1150 */
1151typedef struct PDMAPICHLPRC
1152{
1153 /** Structure version. PDM_APICHLPRC_VERSION defines the current version. */
1154 uint32_t u32Version;
1155
1156 /**
1157 * Set the interrupt force action flag.
1158 *
1159 * @param pDevIns Device instance of the APIC.
1160 * @param enmType IRQ type.
1161 * @param idCpu Virtual CPU to set flag upon.
1162 */
1163 DECLRCCALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1164
1165 /**
1166 * Clear the interrupt force action flag.
1167 *
1168 * @param pDevIns Device instance of the APIC.
1169 * @param enmType IRQ type.
1170 * @param idCpu Virtual CPU to clear flag upon.
1171 */
1172 DECLRCCALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1173
1174 /**
1175 * Modifies APIC-related bits in the CPUID feature mask.
1176 *
1177 * @param pDevIns Device instance of the APIC.
1178 * @param enmVersion Supported APIC version.
1179 */
1180 DECLRCCALLBACKMEMBER(void, pfnChangeFeature,(PPDMDEVINS pDevIns, PDMAPICVERSION enmVersion));
1181
1182 /**
1183 * Acquires the PDM lock.
1184 *
1185 * @returns VINF_SUCCESS on success.
1186 * @returns rc if we failed to acquire the lock.
1187 * @param pDevIns The APIC device instance.
1188 * @param rc What to return if we fail to acquire the lock.
1189 */
1190 DECLRCCALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
1191
1192 /**
1193 * Releases the PDM lock.
1194 *
1195 * @param pDevIns The APIC device instance.
1196 */
1197 DECLRCCALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
1198
1199 /**
1200 * Get the virtual CPU id corresponding to the current EMT.
1201 *
1202 * @param pDevIns The APIC device instance.
1203 */
1204 DECLRCCALLBACKMEMBER(VMCPUID, pfnGetCpuId,(PPDMDEVINS pDevIns));
1205
1206 /** Just a safety precaution. */
1207 uint32_t u32TheEnd;
1208} PDMAPICHLPRC;
1209/** Pointer to APIC GC helpers. */
1210typedef RCPTRTYPE(PDMAPICHLPRC *) PPDMAPICHLPRC;
1211/** Pointer to const APIC helpers. */
1212typedef RCPTRTYPE(const PDMAPICHLPRC *) PCPDMAPICHLPRC;
1213
1214/** Current PDMAPICHLPRC version number. */
1215#define PDM_APICHLPRC_VERSION PDM_VERSION_MAKE(0xfff5, 1, 0)
1216
1217
1218/**
1219 * APIC R0 helpers.
1220 */
1221typedef struct PDMAPICHLPR0
1222{
1223 /** Structure version. PDM_APICHLPR0_VERSION defines the current version. */
1224 uint32_t u32Version;
1225
1226 /**
1227 * Set the interrupt force action flag.
1228 *
1229 * @param pDevIns Device instance of the APIC.
1230 * @param enmType IRQ type.
1231 * @param idCpu Virtual CPU to set flag upon.
1232 */
1233 DECLR0CALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1234
1235 /**
1236 * Clear the interrupt force action flag.
1237 *
1238 * @param pDevIns Device instance of the APIC.
1239 * @param enmType IRQ type.
1240 * @param idCpu Virtual CPU to clear flag upon.
1241 */
1242 DECLR0CALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1243
1244 /**
1245 * Modifies APIC-related bits in the CPUID feature mask.
1246 *
1247 * @param pDevIns Device instance of the APIC.
1248 * @param enmVersion Supported APIC version.
1249 */
1250 DECLR0CALLBACKMEMBER(void, pfnChangeFeature,(PPDMDEVINS pDevIns, PDMAPICVERSION enmVersion));
1251
1252 /**
1253 * Acquires the PDM lock.
1254 *
1255 * @returns VINF_SUCCESS on success.
1256 * @returns rc if we failed to acquire the lock.
1257 * @param pDevIns The APIC device instance.
1258 * @param rc What to return if we fail to acquire the lock.
1259 */
1260 DECLR0CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
1261
1262 /**
1263 * Releases the PDM lock.
1264 *
1265 * @param pDevIns The APIC device instance.
1266 */
1267 DECLR0CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
1268
1269 /**
1270 * Get the virtual CPU id corresponding to the current EMT.
1271 *
1272 * @param pDevIns The APIC device instance.
1273 */
1274 DECLR0CALLBACKMEMBER(VMCPUID, pfnGetCpuId,(PPDMDEVINS pDevIns));
1275
1276 /** Just a safety precaution. */
1277 uint32_t u32TheEnd;
1278} PDMAPICHLPR0;
1279/** Pointer to APIC GC helpers. */
1280typedef RCPTRTYPE(PDMAPICHLPR0 *) PPDMAPICHLPR0;
1281/** Pointer to const APIC helpers. */
1282typedef R0PTRTYPE(const PDMAPICHLPR0 *) PCPDMAPICHLPR0;
1283
1284/** Current PDMAPICHLPR0 version number. */
1285#define PDM_APICHLPR0_VERSION PDM_VERSION_MAKE(0xfff4, 1, 0)
1286
1287/**
1288 * APIC R3 helpers.
1289 */
1290typedef struct PDMAPICHLPR3
1291{
1292 /** Structure version. PDM_APICHLPR3_VERSION defines the current version. */
1293 uint32_t u32Version;
1294
1295 /**
1296 * Set the interrupt force action flag.
1297 *
1298 * @param pDevIns Device instance of the APIC.
1299 * @param enmType IRQ type.
1300 * @param idCpu Virtual CPU to set flag upon.
1301 */
1302 DECLR3CALLBACKMEMBER(void, pfnSetInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1303
1304 /**
1305 * Clear the interrupt force action flag.
1306 *
1307 * @param pDevIns Device instance of the APIC.
1308 * @param enmType IRQ type.
1309 * @param idCpu Virtual CPU to clear flag upon.
1310 */
1311 DECLR3CALLBACKMEMBER(void, pfnClearInterruptFF,(PPDMDEVINS pDevIns, PDMAPICIRQ enmType, VMCPUID idCpu));
1312
1313 /**
1314 * Modifies APIC-related bits in the CPUID feature mask.
1315 *
1316 * @param pDevIns Device instance of the APIC.
1317 * @param enmVersion Supported APIC version.
1318 */
1319 DECLR3CALLBACKMEMBER(void, pfnChangeFeature,(PPDMDEVINS pDevIns, PDMAPICVERSION enmVersion));
1320
1321 /**
1322 * Get the virtual CPU id corresponding to the current EMT.
1323 *
1324 * @param pDevIns The APIC device instance.
1325 */
1326 DECLR3CALLBACKMEMBER(VMCPUID, pfnGetCpuId,(PPDMDEVINS pDevIns));
1327
1328 /**
1329 * Sends SIPI to given virtual CPU.
1330 *
1331 * @param pDevIns The APIC device instance.
1332 * @param idCpu Virtual CPU to perform SIPI on
1333 * @param iVector SIPI vector
1334 */
1335 DECLR3CALLBACKMEMBER(void, pfnSendSipi,(PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t uVector));
1336
1337 /**
1338 * Sends init IPI to given virtual CPU, should result in reset and
1339 * halting till SIPI.
1340 *
1341 * @param pDevIns The APIC device instance.
1342 * @param idCpu Virtual CPU to perform SIPI on
1343 */
1344 DECLR3CALLBACKMEMBER(void, pfnSendInitIpi,(PPDMDEVINS pDevIns, VMCPUID idCpu));
1345
1346 /**
1347 * Gets the address of the RC APIC helpers.
1348 *
1349 * This should be called at both construction and relocation time
1350 * to obtain the correct address of the RC helpers.
1351 *
1352 * @returns GC pointer to the APIC helpers.
1353 * @param pDevIns Device instance of the APIC.
1354 */
1355 DECLR3CALLBACKMEMBER(PCPDMAPICHLPRC, pfnGetRCHelpers,(PPDMDEVINS pDevIns));
1356
1357 /**
1358 * Gets the address of the R0 APIC helpers.
1359 *
1360 * This should be called at both construction and relocation time
1361 * to obtain the correct address of the R0 helpers.
1362 *
1363 * @returns R0 pointer to the APIC helpers.
1364 * @param pDevIns Device instance of the APIC.
1365 */
1366 DECLR3CALLBACKMEMBER(PCPDMAPICHLPR0, pfnGetR0Helpers,(PPDMDEVINS pDevIns));
1367
1368 /**
1369 * Get the critical section used to synchronize the PICs, PCI and stuff.
1370 *
1371 * @returns Ring-3 pointer to the critical section.
1372 * @param pDevIns The APIC device instance.
1373 */
1374 DECLR3CALLBACKMEMBER(R3PTRTYPE(PPDMCRITSECT), pfnGetR3CritSect,(PPDMDEVINS pDevIns));
1375
1376 /**
1377 * Get the critical section used to synchronize the PICs, PCI and stuff.
1378 *
1379 * @returns Raw-mode context pointer to the critical section.
1380 * @param pDevIns The APIC device instance.
1381 */
1382 DECLR3CALLBACKMEMBER(RCPTRTYPE(PPDMCRITSECT), pfnGetRCCritSect,(PPDMDEVINS pDevIns));
1383
1384 /**
1385 * Get the critical section used to synchronize the PICs, PCI and stuff.
1386 *
1387 * @returns Ring-0 pointer to the critical section.
1388 * @param pDevIns The APIC device instance.
1389 */
1390 DECLR3CALLBACKMEMBER(R0PTRTYPE(PPDMCRITSECT), pfnGetR0CritSect,(PPDMDEVINS pDevIns));
1391
1392 /** Just a safety precaution. */
1393 uint32_t u32TheEnd;
1394} PDMAPICHLPR3;
1395/** Pointer to APIC helpers. */
1396typedef R3PTRTYPE(PDMAPICHLPR3 *) PPDMAPICHLPR3;
1397/** Pointer to const APIC helpers. */
1398typedef R3PTRTYPE(const PDMAPICHLPR3 *) PCPDMAPICHLPR3;
1399
1400/** Current PDMAPICHLP version number. */
1401#define PDM_APICHLPR3_VERSION PDM_VERSION_MAKE(0xfff3, 1, 0)
1402
1403
1404/**
1405 * I/O APIC registration structure.
1406 */
1407typedef struct PDMIOAPICREG
1408{
1409 /** Struct version+magic number (PDM_IOAPICREG_VERSION). */
1410 uint32_t u32Version;
1411
1412 /**
1413 * Set the an IRQ.
1414 *
1415 * @param pDevIns Device instance of the I/O APIC.
1416 * @param iIrq IRQ number to set.
1417 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
1418 */
1419 DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
1420
1421 /** The name of the GC SetIrq entry point. */
1422 const char *pszSetIrqRC;
1423
1424 /** The name of the R0 SetIrq entry point. */
1425 const char *pszSetIrqR0;
1426} PDMIOAPICREG;
1427/** Pointer to an APIC registration structure. */
1428typedef PDMIOAPICREG *PPDMIOAPICREG;
1429
1430/** Current PDMAPICREG version number. */
1431#define PDM_IOAPICREG_VERSION PDM_VERSION_MAKE(0xfff2, 1, 0)
1432
1433
1434/**
1435 * IOAPIC RC helpers.
1436 */
1437typedef struct PDMIOAPICHLPRC
1438{
1439 /** Structure version. PDM_IOAPICHLPRC_VERSION defines the current version. */
1440 uint32_t u32Version;
1441
1442 /**
1443 * Private interface between the IOAPIC and APIC.
1444 *
1445 * See comments about this hack on PDMAPICREG::pfnBusDeliverR3.
1446 *
1447 * @returns status code.
1448 * @param pDevIns Device instance of the IOAPIC.
1449 * @param u8Dest See APIC implementation.
1450 * @param u8DestMode See APIC implementation.
1451 * @param u8DeliveryMode See APIC implementation.
1452 * @param iVector See APIC implementation.
1453 * @param u8Polarity See APIC implementation.
1454 * @param u8TriggerMode See APIC implementation.
1455 */
1456 DECLRCCALLBACKMEMBER(int, pfnApicBusDeliver,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
1457 uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
1458
1459 /**
1460 * Acquires the PDM lock.
1461 *
1462 * @returns VINF_SUCCESS on success.
1463 * @returns rc if we failed to acquire the lock.
1464 * @param pDevIns The IOAPIC device instance.
1465 * @param rc What to return if we fail to acquire the lock.
1466 */
1467 DECLRCCALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
1468
1469 /**
1470 * Releases the PDM lock.
1471 *
1472 * @param pDevIns The IOAPIC device instance.
1473 */
1474 DECLRCCALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
1475
1476 /** Just a safety precaution. */
1477 uint32_t u32TheEnd;
1478} PDMIOAPICHLPRC;
1479/** Pointer to IOAPIC RC helpers. */
1480typedef RCPTRTYPE(PDMIOAPICHLPRC *) PPDMIOAPICHLPRC;
1481/** Pointer to const IOAPIC helpers. */
1482typedef RCPTRTYPE(const PDMIOAPICHLPRC *) PCPDMIOAPICHLPRC;
1483
1484/** Current PDMIOAPICHLPRC version number. */
1485#define PDM_IOAPICHLPRC_VERSION PDM_VERSION_MAKE(0xfff1, 1, 0)
1486
1487
1488/**
1489 * IOAPIC R0 helpers.
1490 */
1491typedef struct PDMIOAPICHLPR0
1492{
1493 /** Structure version. PDM_IOAPICHLPR0_VERSION defines the current version. */
1494 uint32_t u32Version;
1495
1496 /**
1497 * Private interface between the IOAPIC and APIC.
1498 *
1499 * See comments about this hack on PDMAPICREG::pfnBusDeliverR3.
1500 *
1501 * @returns status code.
1502 * @param pDevIns Device instance of the IOAPIC.
1503 * @param u8Dest See APIC implementation.
1504 * @param u8DestMode See APIC implementation.
1505 * @param u8DeliveryMode See APIC implementation.
1506 * @param iVector See APIC implementation.
1507 * @param u8Polarity See APIC implementation.
1508 * @param u8TriggerMode See APIC implementation.
1509 */
1510 DECLR0CALLBACKMEMBER(int, pfnApicBusDeliver,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
1511 uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
1512
1513 /**
1514 * Acquires the PDM lock.
1515 *
1516 * @returns VINF_SUCCESS on success.
1517 * @returns rc if we failed to acquire the lock.
1518 * @param pDevIns The IOAPIC device instance.
1519 * @param rc What to return if we fail to acquire the lock.
1520 */
1521 DECLR0CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
1522
1523 /**
1524 * Releases the PDM lock.
1525 *
1526 * @param pDevIns The IOAPIC device instance.
1527 */
1528 DECLR0CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
1529
1530 /** Just a safety precaution. */
1531 uint32_t u32TheEnd;
1532} PDMIOAPICHLPR0;
1533/** Pointer to IOAPIC R0 helpers. */
1534typedef R0PTRTYPE(PDMIOAPICHLPR0 *) PPDMIOAPICHLPR0;
1535/** Pointer to const IOAPIC helpers. */
1536typedef R0PTRTYPE(const PDMIOAPICHLPR0 *) PCPDMIOAPICHLPR0;
1537
1538/** Current PDMIOAPICHLPR0 version number. */
1539#define PDM_IOAPICHLPR0_VERSION PDM_VERSION_MAKE(0xfff0, 1, 0)
1540
1541/**
1542 * IOAPIC R3 helpers.
1543 */
1544typedef struct PDMIOAPICHLPR3
1545{
1546 /** Structure version. PDM_IOAPICHLPR3_VERSION defines the current version. */
1547 uint32_t u32Version;
1548
1549 /**
1550 * Private interface between the IOAPIC and APIC.
1551 *
1552 * See comments about this hack on PDMAPICREG::pfnBusDeliverR3.
1553 *
1554 * @returns status code
1555 * @param pDevIns Device instance of the IOAPIC.
1556 * @param u8Dest See APIC implementation.
1557 * @param u8DestMode See APIC implementation.
1558 * @param u8DeliveryMode See APIC implementation.
1559 * @param iVector See APIC implementation.
1560 * @param u8Polarity See APIC implementation.
1561 * @param u8TriggerMode See APIC implementation.
1562 */
1563 DECLR3CALLBACKMEMBER(int, pfnApicBusDeliver,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
1564 uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
1565
1566 /**
1567 * Acquires the PDM lock.
1568 *
1569 * @returns VINF_SUCCESS on success.
1570 * @returns Fatal error on failure.
1571 * @param pDevIns The IOAPIC device instance.
1572 * @param rc Dummy for making the interface identical to the GC and R0 versions.
1573 */
1574 DECLR3CALLBACKMEMBER(int, pfnLock,(PPDMDEVINS pDevIns, int rc));
1575
1576 /**
1577 * Releases the PDM lock.
1578 *
1579 * @param pDevIns The IOAPIC device instance.
1580 */
1581 DECLR3CALLBACKMEMBER(void, pfnUnlock,(PPDMDEVINS pDevIns));
1582
1583 /**
1584 * Gets the address of the RC IOAPIC helpers.
1585 *
1586 * This should be called at both construction and relocation time
1587 * to obtain the correct address of the RC helpers.
1588 *
1589 * @returns RC pointer to the IOAPIC helpers.
1590 * @param pDevIns Device instance of the IOAPIC.
1591 */
1592 DECLR3CALLBACKMEMBER(PCPDMIOAPICHLPRC, pfnGetRCHelpers,(PPDMDEVINS pDevIns));
1593
1594 /**
1595 * Gets the address of the R0 IOAPIC helpers.
1596 *
1597 * This should be called at both construction and relocation time
1598 * to obtain the correct address of the R0 helpers.
1599 *
1600 * @returns R0 pointer to the IOAPIC helpers.
1601 * @param pDevIns Device instance of the IOAPIC.
1602 */
1603 DECLR3CALLBACKMEMBER(PCPDMIOAPICHLPR0, pfnGetR0Helpers,(PPDMDEVINS pDevIns));
1604
1605 /** Just a safety precaution. */
1606 uint32_t u32TheEnd;
1607} PDMIOAPICHLPR3;
1608/** Pointer to IOAPIC R3 helpers. */
1609typedef R3PTRTYPE(PDMIOAPICHLPR3 *) PPDMIOAPICHLPR3;
1610/** Pointer to const IOAPIC helpers. */
1611typedef R3PTRTYPE(const PDMIOAPICHLPR3 *) PCPDMIOAPICHLPR3;
1612
1613/** Current PDMIOAPICHLPR3 version number. */
1614#define PDM_IOAPICHLPR3_VERSION PDM_VERSION_MAKE(0xffef, 1, 0)
1615
1616
1617/**
1618 * HPET registration structure.
1619 */
1620typedef struct PDMHPETREG
1621{
1622 /** Struct version+magic number (PDM_HPETREG_VERSION). */
1623 uint32_t u32Version;
1624
1625} PDMHPETREG;
1626/** Pointer to an HPET registration structure. */
1627typedef PDMHPETREG *PPDMHPETREG;
1628
1629/** Current PDMHPETREG version number. */
1630#define PDM_HPETREG_VERSION PDM_VERSION_MAKE(0xffe2, 1, 0)
1631
1632/**
1633 * HPET RC helpers.
1634 *
1635 * @remarks Keep this around in case HPET will need PDM interaction in again RC
1636 * at some later point.
1637 */
1638typedef struct PDMHPETHLPRC
1639{
1640 /** Structure version. PDM_HPETHLPRC_VERSION defines the current version. */
1641 uint32_t u32Version;
1642
1643 /** Just a safety precaution. */
1644 uint32_t u32TheEnd;
1645} PDMHPETHLPRC;
1646
1647/** Pointer to HPET RC helpers. */
1648typedef RCPTRTYPE(PDMHPETHLPRC *) PPDMHPETHLPRC;
1649/** Pointer to const HPET RC helpers. */
1650typedef RCPTRTYPE(const PDMHPETHLPRC *) PCPDMHPETHLPRC;
1651
1652/** Current PDMHPETHLPRC version number. */
1653#define PDM_HPETHLPRC_VERSION PDM_VERSION_MAKE(0xffee, 2, 0)
1654
1655
1656/**
1657 * HPET R0 helpers.
1658 *
1659 * @remarks Keep this around in case HPET will need PDM interaction in again R0
1660 * at some later point.
1661 */
1662typedef struct PDMHPETHLPR0
1663{
1664 /** Structure version. PDM_HPETHLPR0_VERSION defines the current version. */
1665 uint32_t u32Version;
1666
1667 /** Just a safety precaution. */
1668 uint32_t u32TheEnd;
1669} PDMHPETHLPR0;
1670
1671/** Pointer to HPET R0 helpers. */
1672typedef R0PTRTYPE(PDMHPETHLPR0 *) PPDMHPETHLPR0;
1673/** Pointer to const HPET R0 helpers. */
1674typedef R0PTRTYPE(const PDMHPETHLPR0 *) PCPDMHPETHLPR0;
1675
1676/** Current PDMHPETHLPR0 version number. */
1677#define PDM_HPETHLPR0_VERSION PDM_VERSION_MAKE(0xffed, 2, 0)
1678
1679/**
1680 * HPET R3 helpers.
1681 */
1682typedef struct PDMHPETHLPR3
1683{
1684 /** Structure version. PDM_HPETHLP_VERSION defines the current version. */
1685 uint32_t u32Version;
1686
1687 /**
1688 * Gets the address of the RC HPET helpers.
1689 *
1690 * This should be called at both construction and relocation time
1691 * to obtain the correct address of the RC helpers.
1692 *
1693 * @returns RC pointer to the HPET helpers.
1694 * @param pDevIns Device instance of the HPET.
1695 */
1696 DECLR3CALLBACKMEMBER(PCPDMHPETHLPRC, pfnGetRCHelpers,(PPDMDEVINS pDevIns));
1697
1698 /**
1699 * Gets the address of the R0 HPET helpers.
1700 *
1701 * This should be called at both construction and relocation time
1702 * to obtain the correct address of the R0 helpers.
1703 *
1704 * @returns R0 pointer to the HPET helpers.
1705 * @param pDevIns Device instance of the HPET.
1706 */
1707 DECLR3CALLBACKMEMBER(PCPDMHPETHLPR0, pfnGetR0Helpers,(PPDMDEVINS pDevIns));
1708
1709 /**
1710 * Set legacy mode on PIT and RTC.
1711 *
1712 * @returns VINF_SUCCESS on success.
1713 * @returns rc if we failed to set legacy mode.
1714 * @param pDevIns Device instance of the HPET.
1715 * @param fActivated Whether legacy mode is activated or deactivated.
1716 */
1717 DECLR3CALLBACKMEMBER(int, pfnSetLegacyMode,(PPDMDEVINS pDevIns, bool fActivated));
1718
1719
1720 /**
1721 * Set IRQ, bypassing ISA bus override rules.
1722 *
1723 * @returns VINF_SUCCESS on success.
1724 * @returns rc if we failed to set legacy mode.
1725 * @param pDevIns Device instance of the HPET.
1726 * @param fActivate Activate or deactivate legacy mode.
1727 */
1728 DECLR3CALLBACKMEMBER(int, pfnSetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
1729
1730 /** Just a safety precaution. */
1731 uint32_t u32TheEnd;
1732} PDMHPETHLPR3;
1733
1734/** Pointer to HPET R3 helpers. */
1735typedef R3PTRTYPE(PDMHPETHLPR3 *) PPDMHPETHLPR3;
1736/** Pointer to const HPET R3 helpers. */
1737typedef R3PTRTYPE(const PDMHPETHLPR3 *) PCPDMHPETHLPR3;
1738
1739/** Current PDMHPETHLPR3 version number. */
1740#define PDM_HPETHLPR3_VERSION PDM_VERSION_MAKE(0xffec, 2, 0)
1741
1742
1743
1744#ifdef IN_RING3
1745
1746/**
1747 * DMA Transfer Handler.
1748 *
1749 * @returns Number of bytes transferred.
1750 * @param pDevIns Device instance of the DMA.
1751 * @param pvUser User pointer.
1752 * @param uChannel Channel number.
1753 * @param off DMA position.
1754 * @param cb Block size.
1755 */
1756typedef DECLCALLBACK(uint32_t) FNDMATRANSFERHANDLER(PPDMDEVINS pDevIns, void *pvUser, unsigned uChannel, uint32_t off, uint32_t cb);
1757/** Pointer to a FNDMATRANSFERHANDLER(). */
1758typedef FNDMATRANSFERHANDLER *PFNDMATRANSFERHANDLER;
1759
1760/**
1761 * DMA Controller registration structure.
1762 */
1763typedef struct PDMDMAREG
1764{
1765 /** Structure version number. PDM_DMACREG_VERSION defines the current version. */
1766 uint32_t u32Version;
1767
1768 /**
1769 * Execute pending transfers.
1770 *
1771 * @returns A more work indiciator. I.e. 'true' if there is more to be done, and 'false' if all is done.
1772 * @param pDevIns Device instance of the DMAC.
1773 */
1774 DECLR3CALLBACKMEMBER(bool, pfnRun,(PPDMDEVINS pDevIns));
1775
1776 /**
1777 * Register transfer function for DMA channel.
1778 *
1779 * @param pDevIns Device instance of the DMAC.
1780 * @param uChannel Channel number.
1781 * @param pfnTransferHandler Device specific transfer function.
1782 * @param pvUSer User pointer to be passed to the callback.
1783 */
1784 DECLR3CALLBACKMEMBER(void, pfnRegister,(PPDMDEVINS pDevIns, unsigned uChannel, PFNDMATRANSFERHANDLER pfnTransferHandler, void *pvUser));
1785
1786 /**
1787 * Read memory
1788 *
1789 * @returns Number of bytes read.
1790 * @param pDevIns Device instance of the DMAC.
1791 * @param pvBuffer Pointer to target buffer.
1792 * @param off DMA position.
1793 * @param cbBlock Block size.
1794 */
1795 DECLR3CALLBACKMEMBER(uint32_t, pfnReadMemory,(PPDMDEVINS pDevIns, unsigned uChannel, void *pvBuffer, uint32_t off, uint32_t cbBlock));
1796
1797 /**
1798 * Write memory
1799 *
1800 * @returns Number of bytes written.
1801 * @param pDevIns Device instance of the DMAC.
1802 * @param pvBuffer Memory to write.
1803 * @param off DMA position.
1804 * @param cbBlock Block size.
1805 */
1806 DECLR3CALLBACKMEMBER(uint32_t, pfnWriteMemory,(PPDMDEVINS pDevIns, unsigned uChannel, const void *pvBuffer, uint32_t off, uint32_t cbBlock));
1807
1808 /**
1809 * Set the DREQ line.
1810 *
1811 * @param pDevIns Device instance of the DMAC.
1812 * @param uChannel Channel number.
1813 * @param uLevel Level of the line.
1814 */
1815 DECLR3CALLBACKMEMBER(void, pfnSetDREQ,(PPDMDEVINS pDevIns, unsigned uChannel, unsigned uLevel));
1816
1817 /**
1818 * Get channel mode
1819 *
1820 * @returns Channel mode.
1821 * @param pDevIns Device instance of the DMAC.
1822 * @param uChannel Channel number.
1823 */
1824 DECLR3CALLBACKMEMBER(uint8_t, pfnGetChannelMode,(PPDMDEVINS pDevIns, unsigned uChannel));
1825
1826} PDMDMACREG;
1827/** Pointer to a DMAC registration structure. */
1828typedef PDMDMACREG *PPDMDMACREG;
1829
1830/** Current PDMDMACREG version number. */
1831#define PDM_DMACREG_VERSION PDM_VERSION_MAKE(0xffeb, 1, 0)
1832
1833
1834/**
1835 * DMA Controller device helpers.
1836 */
1837typedef struct PDMDMACHLP
1838{
1839 /** Structure version. PDM_DMACHLP_VERSION defines the current version. */
1840 uint32_t u32Version;
1841
1842 /* to-be-defined */
1843
1844} PDMDMACHLP;
1845/** Pointer to DMAC helpers. */
1846typedef PDMDMACHLP *PPDMDMACHLP;
1847/** Pointer to const DMAC helpers. */
1848typedef const PDMDMACHLP *PCPDMDMACHLP;
1849
1850/** Current PDMDMACHLP version number. */
1851#define PDM_DMACHLP_VERSION PDM_VERSION_MAKE(0xffea, 1, 0)
1852
1853#endif /* IN_RING3 */
1854
1855
1856
1857/**
1858 * RTC registration structure.
1859 */
1860typedef struct PDMRTCREG
1861{
1862 /** Structure version number. PDM_RTCREG_VERSION defines the current version. */
1863 uint32_t u32Version;
1864 uint32_t u32Alignment; /**< structure size alignment. */
1865
1866 /**
1867 * Write to a CMOS register and update the checksum if necessary.
1868 *
1869 * @returns VBox status code.
1870 * @param pDevIns Device instance of the RTC.
1871 * @param iReg The CMOS register index.
1872 * @param u8Value The CMOS register value.
1873 */
1874 DECLR3CALLBACKMEMBER(int, pfnWrite,(PPDMDEVINS pDevIns, unsigned iReg, uint8_t u8Value));
1875
1876 /**
1877 * Read a CMOS register.
1878 *
1879 * @returns VBox status code.
1880 * @param pDevIns Device instance of the RTC.
1881 * @param iReg The CMOS register index.
1882 * @param pu8Value Where to store the CMOS register value.
1883 */
1884 DECLR3CALLBACKMEMBER(int, pfnRead,(PPDMDEVINS pDevIns, unsigned iReg, uint8_t *pu8Value));
1885
1886} PDMRTCREG;
1887/** Pointer to a RTC registration structure. */
1888typedef PDMRTCREG *PPDMRTCREG;
1889/** Pointer to a const RTC registration structure. */
1890typedef const PDMRTCREG *PCPDMRTCREG;
1891
1892/** Current PDMRTCREG version number. */
1893#define PDM_RTCREG_VERSION PDM_VERSION_MAKE(0xffe9, 1, 0)
1894
1895
1896/**
1897 * RTC device helpers.
1898 */
1899typedef struct PDMRTCHLP
1900{
1901 /** Structure version. PDM_RTCHLP_VERSION defines the current version. */
1902 uint32_t u32Version;
1903
1904 /* to-be-defined */
1905
1906} PDMRTCHLP;
1907/** Pointer to RTC helpers. */
1908typedef PDMRTCHLP *PPDMRTCHLP;
1909/** Pointer to const RTC helpers. */
1910typedef const PDMRTCHLP *PCPDMRTCHLP;
1911
1912/** Current PDMRTCHLP version number. */
1913#define PDM_RTCHLP_VERSION PDM_VERSION_MAKE(0xffe8, 1, 0)
1914
1915
1916
1917#ifdef IN_RING3
1918
1919/**
1920 * PDM Device API.
1921 */
1922typedef struct PDMDEVHLPR3
1923{
1924 /** Structure version. PDM_DEVHLP_VERSION defines the current version. */
1925 uint32_t u32Version;
1926
1927 /**
1928 * Register a number of I/O ports with a device.
1929 *
1930 * These callbacks are of course for the host context (HC).
1931 * Register HC handlers before guest context (GC) handlers! There must be a
1932 * HC handler for every GC handler!
1933 *
1934 * @returns VBox status.
1935 * @param pDevIns The device instance to register the ports with.
1936 * @param Port First port number in the range.
1937 * @param cPorts Number of ports to register.
1938 * @param pvUser User argument.
1939 * @param pfnOut Pointer to function which is gonna handle OUT operations.
1940 * @param pfnIn Pointer to function which is gonna handle IN operations.
1941 * @param pfnOutStr Pointer to function which is gonna handle string OUT operations.
1942 * @param pfnInStr Pointer to function which is gonna handle string IN operations.
1943 * @param pszDesc Pointer to description string. This must not be freed.
1944 */
1945 DECLR3CALLBACKMEMBER(int, pfnIOPortRegister,(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTHCPTR pvUser,
1946 PFNIOMIOPORTOUT pfnOut, PFNIOMIOPORTIN pfnIn,
1947 PFNIOMIOPORTOUTSTRING pfnOutStr, PFNIOMIOPORTINSTRING pfnInStr, const char *pszDesc));
1948
1949 /**
1950 * Register a number of I/O ports with a device for RC.
1951 *
1952 * These callbacks are for the raw-mode context (RC). Register ring-3 context
1953 * (R3) handlers before raw-mode context handlers! There must be a R3 handler
1954 * for every RC handler!
1955 *
1956 * @returns VBox status.
1957 * @param pDevIns The device instance to register the ports with
1958 * and which RC module to resolve the names
1959 * against.
1960 * @param Port First port number in the range.
1961 * @param cPorts Number of ports to register.
1962 * @param pvUser User argument.
1963 * @param pszOut Name of the RC function which is gonna handle OUT operations.
1964 * @param pszIn Name of the RC function which is gonna handle IN operations.
1965 * @param pszOutStr Name of the RC function which is gonna handle string OUT operations.
1966 * @param pszInStr Name of the RC function which is gonna handle string IN operations.
1967 * @param pszDesc Pointer to description string. This must not be freed.
1968 */
1969 DECLR3CALLBACKMEMBER(int, pfnIOPortRegisterRC,(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTRCPTR pvUser,
1970 const char *pszOut, const char *pszIn,
1971 const char *pszOutStr, const char *pszInStr, const char *pszDesc));
1972
1973 /**
1974 * Register a number of I/O ports with a device.
1975 *
1976 * These callbacks are of course for the ring-0 host context (R0).
1977 * Register R3 (HC) handlers before R0 (R0) handlers! There must be a R3 (HC) handler for every R0 handler!
1978 *
1979 * @returns VBox status.
1980 * @param pDevIns The device instance to register the ports with.
1981 * @param Port First port number in the range.
1982 * @param cPorts Number of ports to register.
1983 * @param pvUser User argument. (if pointer, then it must be in locked memory!)
1984 * @param pszOut Name of the R0 function which is gonna handle OUT operations.
1985 * @param pszIn Name of the R0 function which is gonna handle IN operations.
1986 * @param pszOutStr Name of the R0 function which is gonna handle string OUT operations.
1987 * @param pszInStr Name of the R0 function which is gonna handle string IN operations.
1988 * @param pszDesc Pointer to description string. This must not be freed.
1989 */
1990 DECLR3CALLBACKMEMBER(int, pfnIOPortRegisterR0,(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTR0PTR pvUser,
1991 const char *pszOut, const char *pszIn,
1992 const char *pszOutStr, const char *pszInStr, const char *pszDesc));
1993
1994 /**
1995 * Deregister I/O ports.
1996 *
1997 * This naturally affects both guest context (GC), ring-0 (R0) and ring-3 (R3/HC) handlers.
1998 *
1999 * @returns VBox status.
2000 * @param pDevIns The device instance owning the ports.
2001 * @param Port First port number in the range.
2002 * @param cPorts Number of ports to deregister.
2003 */
2004 DECLR3CALLBACKMEMBER(int, pfnIOPortDeregister,(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts));
2005
2006 /**
2007 * Register a Memory Mapped I/O (MMIO) region.
2008 *
2009 * These callbacks are of course for the ring-3 context (R3). Register HC
2010 * handlers before raw-mode context (RC) and ring-0 context (R0) handlers! There
2011 * must be a R3 handler for every RC and R0 handler!
2012 *
2013 * @returns VBox status.
2014 * @param pDevIns The device instance to register the MMIO with.
2015 * @param GCPhysStart First physical address in the range.
2016 * @param cbRange The size of the range (in bytes).
2017 * @param pvUser User argument.
2018 * @param pfnWrite Pointer to function which is gonna handle Write operations.
2019 * @param pfnRead Pointer to function which is gonna handle Read operations.
2020 * @param pfnFill Pointer to function which is gonna handle Fill/memset operations. (optional)
2021 * @param pszDesc Pointer to description string. This must not be freed.
2022 */
2023 DECLR3CALLBACKMEMBER(int, pfnMMIORegister,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTHCPTR pvUser,
2024 PFNIOMMMIOWRITE pfnWrite, PFNIOMMMIOREAD pfnRead, PFNIOMMMIOFILL pfnFill,
2025 const char *pszDesc));
2026
2027 /**
2028 * Register a Memory Mapped I/O (MMIO) region for GC.
2029 *
2030 * These callbacks are for the raw-mode context (RC). Register ring-3 context
2031 * (R3) handlers before guest context handlers! There must be a R3 handler for
2032 * every RC handler!
2033 *
2034 * @returns VBox status.
2035 * @param pDevIns The device instance to register the MMIO with.
2036 * @param GCPhysStart First physical address in the range.
2037 * @param cbRange The size of the range (in bytes).
2038 * @param pvUser User argument.
2039 * @param pszWrite Name of the RC function which is gonna handle Write operations.
2040 * @param pszRead Name of the RC function which is gonna handle Read operations.
2041 * @param pszFill Name of the RC function which is gonna handle Fill/memset operations. (optional)
2042 * @param pszDesc Obsolete. NULL is fine.
2043 * @todo Remove pszDesc in the next major revision of PDMDEVHLPR3.
2044 */
2045 DECLR3CALLBACKMEMBER(int, pfnMMIORegisterRC,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTGCPTR pvUser,
2046 const char *pszWrite, const char *pszRead, const char *pszFill,
2047 const char *pszDesc));
2048
2049 /**
2050 * Register a Memory Mapped I/O (MMIO) region for R0.
2051 *
2052 * These callbacks are for the ring-0 host context (R0). Register ring-3
2053 * constext (R3) handlers before R0 handlers! There must be a R3 handler for
2054 * every R0 handler!
2055 *
2056 * @returns VBox status.
2057 * @param pDevIns The device instance to register the MMIO with.
2058 * @param GCPhysStart First physical address in the range.
2059 * @param cbRange The size of the range (in bytes).
2060 * @param pvUser User argument. (if pointer, then it must be in locked memory!)
2061 * @param pszWrite Name of the RC function which is gonna handle Write operations.
2062 * @param pszRead Name of the RC function which is gonna handle Read operations.
2063 * @param pszFill Name of the RC function which is gonna handle Fill/memset operations. (optional)
2064 * @param pszDesc Obsolete. NULL is fine.
2065 * @todo Remove pszDesc in the next major revision of PDMDEVHLPR3.
2066 */
2067 DECLR3CALLBACKMEMBER(int, pfnMMIORegisterR0,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTR0PTR pvUser,
2068 const char *pszWrite, const char *pszRead, const char *pszFill,
2069 const char *pszDesc));
2070
2071 /**
2072 * Deregister a Memory Mapped I/O (MMIO) region.
2073 *
2074 * This naturally affects both guest context (GC), ring-0 (R0) and ring-3 (R3/HC) handlers.
2075 *
2076 * @returns VBox status.
2077 * @param pDevIns The device instance owning the MMIO region(s).
2078 * @param GCPhysStart First physical address in the range.
2079 * @param cbRange The size of the range (in bytes).
2080 */
2081 DECLR3CALLBACKMEMBER(int, pfnMMIODeregister,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange));
2082
2083 /**
2084 * Allocate and register a MMIO2 region.
2085 *
2086 * As mentioned elsewhere, MMIO2 is just RAM spelled differently. It's
2087 * RAM associated with a device. It is also non-shared memory with a
2088 * permanent ring-3 mapping and page backing (presently).
2089 *
2090 * @returns VBox status.
2091 * @param pDevIns The device instance.
2092 * @param iRegion The region number. Use the PCI region number as
2093 * this must be known to the PCI bus device too. If
2094 * it's not associated with the PCI device, then
2095 * any number up to UINT8_MAX is fine.
2096 * @param cb The size (in bytes) of the region.
2097 * @param fFlags Reserved for future use, must be zero.
2098 * @param ppv Where to store the address of the ring-3 mapping
2099 * of the memory.
2100 * @param pszDesc Pointer to description string. This must not be
2101 * freed.
2102 * @thread EMT.
2103 */
2104 DECLR3CALLBACKMEMBER(int, pfnMMIO2Register,(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS cb, uint32_t fFlags, void **ppv, const char *pszDesc));
2105
2106 /**
2107 * Deregisters and frees a MMIO2 region.
2108 *
2109 * Any physical (and virtual) access handlers registered for the region must
2110 * be deregistered before calling this function.
2111 *
2112 * @returns VBox status code.
2113 * @param pDevIns The device instance.
2114 * @param iRegion The region number used during registration.
2115 * @thread EMT.
2116 */
2117 DECLR3CALLBACKMEMBER(int, pfnMMIO2Deregister,(PPDMDEVINS pDevIns, uint32_t iRegion));
2118
2119 /**
2120 * Maps a MMIO2 region into the physical memory space.
2121 *
2122 * A MMIO2 range may overlap with base memory if a lot of RAM
2123 * is configured for the VM, in which case we'll drop the base
2124 * memory pages. Presently we will make no attempt to preserve
2125 * anything that happens to be present in the base memory that
2126 * is replaced, this is of course incorrectly but it's too much
2127 * effort.
2128 *
2129 * @returns VBox status code.
2130 * @param pDevIns The device instance.
2131 * @param iRegion The region number used during registration.
2132 * @param GCPhys The physical address to map it at.
2133 * @thread EMT.
2134 */
2135 DECLR3CALLBACKMEMBER(int, pfnMMIO2Map,(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys));
2136
2137 /**
2138 * Unmaps a MMIO2 region previously mapped using pfnMMIO2Map.
2139 *
2140 * @returns VBox status code.
2141 * @param pDevIns The device instance.
2142 * @param iRegion The region number used during registration.
2143 * @param GCPhys The physical address it's currently mapped at.
2144 * @thread EMT.
2145 */
2146 DECLR3CALLBACKMEMBER(int, pfnMMIO2Unmap,(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys));
2147
2148 /**
2149 * Maps a portion of an MMIO2 region into the hypervisor region.
2150 *
2151 * Callers of this API must never deregister the MMIO2 region before the
2152 * VM is powered off.
2153 *
2154 * @return VBox status code.
2155 * @param pDevIns The device owning the MMIO2 memory.
2156 * @param iRegion The region.
2157 * @param off The offset into the region. Will be rounded down
2158 * to closest page boundrary.
2159 * @param cb The number of bytes to map. Will be rounded up
2160 * to the closest page boundrary.
2161 * @param pszDesc Mapping description.
2162 * @param pRCPtr Where to store the RC address.
2163 */
2164 DECLR3CALLBACKMEMBER(int, pfnMMHyperMapMMIO2,(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb,
2165 const char *pszDesc, PRTRCPTR pRCPtr));
2166
2167 /**
2168 * Maps a portion of an MMIO2 region into kernel space (host).
2169 *
2170 * The kernel mapping will become invalid when the MMIO2 memory is deregistered
2171 * or the VM is terminated.
2172 *
2173 * @return VBox status code.
2174 * @param pDevIns The device owning the MMIO2 memory.
2175 * @param iRegion The region.
2176 * @param off The offset into the region. Must be page
2177 * aligned.
2178 * @param cb The number of bytes to map. Must be page
2179 * aligned.
2180 * @param pszDesc Mapping description.
2181 * @param pR0Ptr Where to store the R0 address.
2182 */
2183 DECLR3CALLBACKMEMBER(int, pfnMMIO2MapKernel,(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb,
2184 const char *pszDesc, PRTR0PTR pR0Ptr));
2185
2186 /**
2187 * Register a ROM (BIOS) region.
2188 *
2189 * It goes without saying that this is read-only memory. The memory region must be
2190 * in unassigned memory. I.e. from the top of the address space or on the PC in
2191 * the 0xa0000-0xfffff range.
2192 *
2193 * @returns VBox status.
2194 * @param pDevIns The device instance owning the ROM region.
2195 * @param GCPhysStart First physical address in the range.
2196 * Must be page aligned!
2197 * @param cbRange The size of the range (in bytes).
2198 * Must be page aligned!
2199 * @param pvBinary Pointer to the binary data backing the ROM image.
2200 * This must be cbRange bytes big.
2201 * It will be copied and doesn't have to stick around if fShadow is clear.
2202 * @param fFlags Shadow ROM flags, PGMPHYS_ROM_FLAGS_* in pgm.h.
2203 * @param pszDesc Pointer to description string. This must not be freed.
2204 *
2205 * @remark There is no way to remove the rom, automatically on device cleanup or
2206 * manually from the device yet. At present I doubt we need such features...
2207 */
2208 DECLR3CALLBACKMEMBER(int, pfnROMRegister,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, const void *pvBinary, uint32_t fFlags, const char *pszDesc));
2209
2210 /**
2211 * Changes the protection of shadowed ROM mapping.
2212 *
2213 * This is intented for use by the system BIOS, chipset or device in question to
2214 * change the protection of shadowed ROM code after init and on reset.
2215 *
2216 * @param pDevIns The device instance.
2217 * @param GCPhysStart Where the mapping starts.
2218 * @param cbRange The size of the mapping.
2219 * @param enmProt The new protection type.
2220 */
2221 DECLR3CALLBACKMEMBER(int, pfnROMProtectShadow,(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, PGMROMPROT enmProt));
2222
2223 /**
2224 * Register a save state data unit.
2225 *
2226 * @returns VBox status.
2227 * @param pDevIns The device instance.
2228 * @param pszName Data unit name.
2229 * @param uInstance The instance identifier of the data unit.
2230 * This must together with the name be unique.
2231 * @param uVersion Data layout version number.
2232 * @param cbGuess The approximate amount of data in the unit.
2233 * Only for progress indicators.
2234 * @param pszBefore Name of data unit which we should be put in
2235 * front of. Optional (NULL).
2236 *
2237 * @param pfnLivePrep Prepare live save callback, optional.
2238 * @param pfnLiveExec Execute live save callback, optional.
2239 * @param pfnLiveVote Vote live save callback, optional.
2240 *
2241 * @param pfnSavePrep Prepare save callback, optional.
2242 * @param pfnSaveExec Execute save callback, optional.
2243 * @param pfnSaveDone Done save callback, optional.
2244 *
2245 * @param pfnLoadPrep Prepare load callback, optional.
2246 * @param pfnLoadExec Execute load callback, optional.
2247 * @param pfnLoadDone Done load callback, optional.
2248 */
2249 DECLR3CALLBACKMEMBER(int, pfnSSMRegister,(PPDMDEVINS pDevIns, uint32_t uVersion, size_t cbGuess, const char *pszBefore,
2250 PFNSSMDEVLIVEPREP pfnLivePrep, PFNSSMDEVLIVEEXEC pfnLiveExec, PFNSSMDEVLIVEVOTE pfnLiveVote,
2251 PFNSSMDEVSAVEPREP pfnSavePrep, PFNSSMDEVSAVEEXEC pfnSaveExec, PFNSSMDEVSAVEDONE pfnSaveDone,
2252 PFNSSMDEVLOADPREP pfnLoadPrep, PFNSSMDEVLOADEXEC pfnLoadExec, PFNSSMDEVLOADDONE pfnLoadDone));
2253
2254 /**
2255 * Creates a timer.
2256 *
2257 * @returns VBox status.
2258 * @param pDevIns The device instance.
2259 * @param enmClock The clock to use on this timer.
2260 * @param pfnCallback Callback function.
2261 * @param pvUser User argument for the callback.
2262 * @param fFlags Flags, see TMTIMER_FLAGS_*.
2263 * @param pszDesc Pointer to description string which must stay around
2264 * until the timer is fully destroyed (i.e. a bit after TMTimerDestroy()).
2265 * @param ppTimer Where to store the timer on success.
2266 */
2267 DECLR3CALLBACKMEMBER(int, pfnTMTimerCreate,(PPDMDEVINS pDevIns, TMCLOCK enmClock, PFNTMTIMERDEV pfnCallback, void *pvUser, uint32_t fFlags, const char *pszDesc, PPTMTIMERR3 ppTimer));
2268
2269 /**
2270 * Get the real world UTC time adjusted for VM lag, user offset and warpdrive.
2271 *
2272 * @returns pTime.
2273 * @param pDevIns The device instance.
2274 * @param pTime Where to store the time.
2275 */
2276 DECLR3CALLBACKMEMBER(PRTTIMESPEC, pfnTMUtcNow,(PPDMDEVINS pDevIns, PRTTIMESPEC pTime));
2277
2278 /**
2279 * Read physical memory.
2280 *
2281 * @returns VINF_SUCCESS (for now).
2282 * @param pDevIns The device instance.
2283 * @param GCPhys Physical address start reading from.
2284 * @param pvBuf Where to put the read bits.
2285 * @param cbRead How many bytes to read.
2286 * @thread Any thread, but the call may involve the emulation thread.
2287 */
2288 DECLR3CALLBACKMEMBER(int, pfnPhysRead,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead));
2289
2290 /**
2291 * Write to physical memory.
2292 *
2293 * @returns VINF_SUCCESS for now, and later maybe VERR_EM_MEMORY.
2294 * @param pDevIns The device instance.
2295 * @param GCPhys Physical address to write to.
2296 * @param pvBuf What to write.
2297 * @param cbWrite How many bytes to write.
2298 * @thread Any thread, but the call may involve the emulation thread.
2299 */
2300 DECLR3CALLBACKMEMBER(int, pfnPhysWrite,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite));
2301
2302 /**
2303 * Requests the mapping of a guest page into ring-3.
2304 *
2305 * When you're done with the page, call pfnPhysReleasePageMappingLock() ASAP to
2306 * release it.
2307 *
2308 * This API will assume your intention is to write to the page, and will
2309 * therefore replace shared and zero pages. If you do not intend to modify the
2310 * page, use the pfnPhysGCPhys2CCPtrReadOnly() API.
2311 *
2312 * @returns VBox status code.
2313 * @retval VINF_SUCCESS on success.
2314 * @retval VERR_PGM_PHYS_PAGE_RESERVED it it's a valid page but has no physical
2315 * backing or if the page has any active access handlers. The caller
2316 * must fall back on using PGMR3PhysWriteExternal.
2317 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
2318 *
2319 * @param pVM The VM handle.
2320 * @param GCPhys The guest physical address of the page that
2321 * should be mapped.
2322 * @param fFlags Flags reserved for future use, MBZ.
2323 * @param ppv Where to store the address corresponding to
2324 * GCPhys.
2325 * @param pLock Where to store the lock information that
2326 * pfnPhysReleasePageMappingLock needs.
2327 *
2328 * @remark Avoid calling this API from within critical sections (other than the
2329 * PGM one) because of the deadlock risk when we have to delegating the
2330 * task to an EMT.
2331 * @thread Any.
2332 */
2333 DECLR3CALLBACKMEMBER(int, pfnPhysGCPhys2CCPtr,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, uint32_t fFlags, void **ppv, PPGMPAGEMAPLOCK pLock));
2334
2335 /**
2336 * Requests the mapping of a guest page into ring-3, external threads.
2337 *
2338 * When you're done with the page, call pfnPhysReleasePageMappingLock() ASAP to
2339 * release it.
2340 *
2341 * @returns VBox status code.
2342 * @retval VINF_SUCCESS on success.
2343 * @retval VERR_PGM_PHYS_PAGE_RESERVED it it's a valid page but has no physical
2344 * backing or if the page as an active ALL access handler. The caller
2345 * must fall back on using PGMPhysRead.
2346 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
2347 *
2348 * @param pDevIns The device instance.
2349 * @param GCPhys The guest physical address of the page that
2350 * should be mapped.
2351 * @param fFlags Flags reserved for future use, MBZ.
2352 * @param ppv Where to store the address corresponding to
2353 * GCPhys.
2354 * @param pLock Where to store the lock information that
2355 * pfnPhysReleasePageMappingLock needs.
2356 *
2357 * @remark Avoid calling this API from within critical sections.
2358 * @thread Any.
2359 */
2360 DECLR3CALLBACKMEMBER(int, pfnPhysGCPhys2CCPtrReadOnly,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, uint32_t fFlags, void const **ppv, PPGMPAGEMAPLOCK pLock));
2361
2362 /**
2363 * Release the mapping of a guest page.
2364 *
2365 * This is the counter part of pfnPhysGCPhys2CCPtr and
2366 * pfnPhysGCPhys2CCPtrReadOnly.
2367 *
2368 * @param pDevIns The device instance.
2369 * @param pLock The lock structure initialized by the mapping
2370 * function.
2371 */
2372 DECLR3CALLBACKMEMBER(void, pfnPhysReleasePageMappingLock,(PPDMDEVINS pDevIns, PPGMPAGEMAPLOCK pLock));
2373
2374 /**
2375 * Read guest physical memory by virtual address.
2376 *
2377 * @param pDevIns The device instance.
2378 * @param pvDst Where to put the read bits.
2379 * @param GCVirtSrc Guest virtual address to start reading from.
2380 * @param cb How many bytes to read.
2381 * @thread The emulation thread.
2382 */
2383 DECLR3CALLBACKMEMBER(int, pfnPhysReadGCVirt,(PPDMDEVINS pDevIns, void *pvDst, RTGCPTR GCVirtSrc, size_t cb));
2384
2385 /**
2386 * Write to guest physical memory by virtual address.
2387 *
2388 * @param pDevIns The device instance.
2389 * @param GCVirtDst Guest virtual address to write to.
2390 * @param pvSrc What to write.
2391 * @param cb How many bytes to write.
2392 * @thread The emulation thread.
2393 */
2394 DECLR3CALLBACKMEMBER(int, pfnPhysWriteGCVirt,(PPDMDEVINS pDevIns, RTGCPTR GCVirtDst, const void *pvSrc, size_t cb));
2395
2396 /**
2397 * Convert a guest virtual address to a guest physical address.
2398 *
2399 * @returns VBox status code.
2400 * @param pDevIns The device instance.
2401 * @param GCPtr Guest virtual address.
2402 * @param pGCPhys Where to store the GC physical address
2403 * corresponding to GCPtr.
2404 * @thread The emulation thread.
2405 * @remark Careful with page boundraries.
2406 */
2407 DECLR3CALLBACKMEMBER(int, pfnPhysGCPtr2GCPhys, (PPDMDEVINS pDevIns, RTGCPTR GCPtr, PRTGCPHYS pGCPhys));
2408
2409 /**
2410 * Allocate memory which is associated with current VM instance
2411 * and automatically freed on it's destruction.
2412 *
2413 * @returns Pointer to allocated memory. The memory is *NOT* zero-ed.
2414 * @param pDevIns The device instance.
2415 * @param cb Number of bytes to allocate.
2416 */
2417 DECLR3CALLBACKMEMBER(void *, pfnMMHeapAlloc,(PPDMDEVINS pDevIns, size_t cb));
2418
2419 /**
2420 * Allocate memory which is associated with current VM instance
2421 * and automatically freed on it's destruction. The memory is ZEROed.
2422 *
2423 * @returns Pointer to allocated memory. The memory is *NOT* zero-ed.
2424 * @param pDevIns The device instance.
2425 * @param cb Number of bytes to allocate.
2426 */
2427 DECLR3CALLBACKMEMBER(void *, pfnMMHeapAllocZ,(PPDMDEVINS pDevIns, size_t cb));
2428
2429 /**
2430 * Free memory allocated with pfnMMHeapAlloc() and pfnMMHeapAllocZ().
2431 *
2432 * @param pDevIns The device instance.
2433 * @param pv Pointer to the memory to free.
2434 */
2435 DECLR3CALLBACKMEMBER(void, pfnMMHeapFree,(PPDMDEVINS pDevIns, void *pv));
2436
2437 /**
2438 * Gets the VM state.
2439 *
2440 * @returns VM state.
2441 * @param pDevIns The device instance.
2442 * @thread Any thread (just keep in mind that it's volatile info).
2443 */
2444 DECLR3CALLBACKMEMBER(VMSTATE, pfnVMState, (PPDMDEVINS pDevIns));
2445
2446 /**
2447 * Checks if the VM was teleported and hasn't been fully resumed yet.
2448 *
2449 * @returns true / false.
2450 * @param pDevIns The device instance.
2451 * @thread Any thread.
2452 */
2453 DECLR3CALLBACKMEMBER(bool, pfnVMTeleportedAndNotFullyResumedYet,(PPDMDEVINS pDevIns));
2454
2455 /**
2456 * Set the VM error message
2457 *
2458 * @returns rc.
2459 * @param pDevIns The device instance.
2460 * @param rc VBox status code.
2461 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
2462 * @param pszFormat Error message format string.
2463 * @param ... Error message arguments.
2464 */
2465 DECLR3CALLBACKMEMBER(int, pfnVMSetError,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, ...));
2466
2467 /**
2468 * Set the VM error message
2469 *
2470 * @returns rc.
2471 * @param pDevIns The device instance.
2472 * @param rc VBox status code.
2473 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
2474 * @param pszFormat Error message format string.
2475 * @param va Error message arguments.
2476 */
2477 DECLR3CALLBACKMEMBER(int, pfnVMSetErrorV,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, va_list va));
2478
2479 /**
2480 * Set the VM runtime error message
2481 *
2482 * @returns VBox status code.
2483 * @param pDevIns The device instance.
2484 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
2485 * @param pszErrorId Error ID string.
2486 * @param pszFormat Error message format string.
2487 * @param ... Error message arguments.
2488 */
2489 DECLR3CALLBACKMEMBER(int, pfnVMSetRuntimeError,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, ...));
2490
2491 /**
2492 * Set the VM runtime error message
2493 *
2494 * @returns VBox status code.
2495 * @param pDevIns The device instance.
2496 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
2497 * @param pszErrorId Error ID string.
2498 * @param pszFormat Error message format string.
2499 * @param va Error message arguments.
2500 */
2501 DECLR3CALLBACKMEMBER(int, pfnVMSetRuntimeErrorV,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, va_list va));
2502
2503 /**
2504 * Stops the VM and enters the debugger to look at the guest state.
2505 *
2506 * Use the PDMDeviceDBGFStop() inline function with the RT_SRC_POS macro instead of
2507 * invoking this function directly.
2508 *
2509 * @returns VBox status code which must be passed up to the VMM.
2510 * @param pDevIns The device instance.
2511 * @param pszFile Filename of the assertion location.
2512 * @param iLine The linenumber of the assertion location.
2513 * @param pszFunction Function of the assertion location.
2514 * @param pszFormat Message. (optional)
2515 * @param args Message parameters.
2516 */
2517 DECLR3CALLBACKMEMBER(int, pfnDBGFStopV,(PPDMDEVINS pDevIns, const char *pszFile, unsigned iLine, const char *pszFunction, const char *pszFormat, va_list args));
2518
2519 /**
2520 * Register a info handler with DBGF,
2521 *
2522 * @returns VBox status code.
2523 * @param pDevIns The device instance.
2524 * @param pszName The identifier of the info.
2525 * @param pszDesc The description of the info and any arguments
2526 * the handler may take.
2527 * @param pfnHandler The handler function to be called to display the
2528 * info.
2529 */
2530 DECLR3CALLBACKMEMBER(int, pfnDBGFInfoRegister,(PPDMDEVINS pDevIns, const char *pszName, const char *pszDesc, PFNDBGFHANDLERDEV pfnHandler));
2531
2532 /**
2533 * Registers a statistics sample if statistics are enabled.
2534 *
2535 * @param pDevIns Device instance of the DMA.
2536 * @param pvSample Pointer to the sample.
2537 * @param enmType Sample type. This indicates what pvSample is
2538 * pointing at.
2539 * @param pszName Sample name. The name is on this form
2540 * "/<component>/<sample>". Further nesting is
2541 * possible.
2542 * @param enmUnit Sample unit.
2543 * @param pszDesc Sample description.
2544 */
2545 DECLR3CALLBACKMEMBER(void, pfnSTAMRegister,(PPDMDEVINS pDevIns, void *pvSample, STAMTYPE enmType, const char *pszName, STAMUNIT enmUnit, const char *pszDesc));
2546
2547 /**
2548 * Same as pfnSTAMRegister except that the name is specified in a
2549 * RTStrPrintf like fashion.
2550 *
2551 * @returns VBox status.
2552 * @param pDevIns Device instance of the DMA.
2553 * @param pvSample Pointer to the sample.
2554 * @param enmType Sample type. This indicates what pvSample is
2555 * pointing at.
2556 * @param enmVisibility Visibility type specifying whether unused
2557 * statistics should be visible or not.
2558 * @param enmUnit Sample unit.
2559 * @param pszDesc Sample description.
2560 * @param pszName The sample name format string.
2561 * @param ... Arguments to the format string.
2562 */
2563 DECLR3CALLBACKMEMBER(void, pfnSTAMRegisterF,(PPDMDEVINS pDevIns, void *pvSample, STAMTYPE enmType, STAMVISIBILITY enmVisibility,
2564 STAMUNIT enmUnit, const char *pszDesc, const char *pszName, ...));
2565
2566 /**
2567 * Same as pfnSTAMRegister except that the name is specified in a
2568 * RTStrPrintfV like fashion.
2569 *
2570 * @returns VBox status.
2571 * @param pDevIns Device instance of the DMA.
2572 * @param pvSample Pointer to the sample.
2573 * @param enmType Sample type. This indicates what pvSample is
2574 * pointing at.
2575 * @param enmVisibility Visibility type specifying whether unused
2576 * statistics should be visible or not.
2577 * @param enmUnit Sample unit.
2578 * @param pszDesc Sample description.
2579 * @param pszName The sample name format string.
2580 * @param args Arguments to the format string.
2581 */
2582 DECLR3CALLBACKMEMBER(void, pfnSTAMRegisterV,(PPDMDEVINS pDevIns, void *pvSample, STAMTYPE enmType, STAMVISIBILITY enmVisibility,
2583 STAMUNIT enmUnit, const char *pszDesc, const char *pszName, va_list args));
2584
2585 /**
2586 * Registers the device with the default PCI bus.
2587 *
2588 * @returns VBox status code.
2589 * @param pDevIns The device instance.
2590 * @param pPciDev The PCI device structure.
2591 * Any PCI enabled device must keep this in it's instance data!
2592 * Fill in the PCI data config before registration, please.
2593 * @remark This is the simple interface, a Ex interface will be created if
2594 * more features are needed later.
2595 */
2596 DECLR3CALLBACKMEMBER(int, pfnPCIRegister,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev));
2597
2598 /**
2599 * Registers a I/O region (memory mapped or I/O ports) for a PCI device.
2600 *
2601 * @returns VBox status code.
2602 * @param pDevIns The device instance.
2603 * @param iRegion The region number.
2604 * @param cbRegion Size of the region.
2605 * @param enmType PCI_ADDRESS_SPACE_MEM, PCI_ADDRESS_SPACE_IO or PCI_ADDRESS_SPACE_MEM_PREFETCH.
2606 * @param pfnCallback Callback for doing the mapping.
2607 */
2608 DECLR3CALLBACKMEMBER(int, pfnPCIIORegionRegister,(PPDMDEVINS pDevIns, int iRegion, uint32_t cbRegion, PCIADDRESSSPACE enmType, PFNPCIIOREGIONMAP pfnCallback));
2609
2610 /**
2611 * Register PCI configuration space read/write callbacks.
2612 *
2613 * @param pDevIns The device instance.
2614 * @param pPciDev The PCI device structure.
2615 * If NULL the default PCI device for this device instance is used.
2616 * @param pfnRead Pointer to the user defined PCI config read function.
2617 * @param ppfnReadOld Pointer to function pointer which will receive the old (default)
2618 * PCI config read function. This way, user can decide when (and if)
2619 * to call default PCI config read function. Can be NULL.
2620 * @param pfnWrite Pointer to the user defined PCI config write function.
2621 * @param pfnWriteOld Pointer to function pointer which will receive the old (default)
2622 * PCI config write function. This way, user can decide when (and if)
2623 * to call default PCI config write function. Can be NULL.
2624 * @thread EMT
2625 */
2626 DECLR3CALLBACKMEMBER(void, pfnPCISetConfigCallbacks,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PFNPCICONFIGREAD pfnRead, PPFNPCICONFIGREAD ppfnReadOld,
2627 PFNPCICONFIGWRITE pfnWrite, PPFNPCICONFIGWRITE ppfnWriteOld));
2628
2629 /**
2630 * Set the IRQ for a PCI device.
2631 *
2632 * @param pDevIns The device instance.
2633 * @param iIrq IRQ number to set.
2634 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
2635 * @thread Any thread, but will involve the emulation thread.
2636 */
2637 DECLR3CALLBACKMEMBER(void, pfnPCISetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
2638
2639 /**
2640 * Set the IRQ for a PCI device, but don't wait for EMT to process
2641 * the request when not called from EMT.
2642 *
2643 * @param pDevIns The device instance.
2644 * @param iIrq IRQ number to set.
2645 * @param iLevel IRQ level.
2646 * @thread Any thread, but will involve the emulation thread.
2647 */
2648 DECLR3CALLBACKMEMBER(void, pfnPCISetIrqNoWait,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
2649
2650 /**
2651 * Set ISA IRQ for a device.
2652 *
2653 * @param pDevIns The device instance.
2654 * @param iIrq IRQ number to set.
2655 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
2656 * @thread Any thread, but will involve the emulation thread.
2657 */
2658 DECLR3CALLBACKMEMBER(void, pfnISASetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
2659
2660 /**
2661 * Set the ISA IRQ for a device, but don't wait for EMT to process
2662 * the request when not called from EMT.
2663 *
2664 * @param pDevIns The device instance.
2665 * @param iIrq IRQ number to set.
2666 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
2667 * @thread Any thread, but will involve the emulation thread.
2668 */
2669 DECLR3CALLBACKMEMBER(void, pfnISASetIrqNoWait,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
2670
2671 /**
2672 * Attaches a driver (chain) to the device.
2673 *
2674 * The first call for a LUN this will serve as a registartion of the LUN. The pBaseInterface and
2675 * the pszDesc string will be registered with that LUN and kept around for PDMR3QueryDeviceLun().
2676 *
2677 * @returns VBox status code.
2678 * @param pDevIns The device instance.
2679 * @param iLun The logical unit to attach.
2680 * @param pBaseInterface Pointer to the base interface for that LUN. (device side / down)
2681 * @param ppBaseInterface Where to store the pointer to the base interface. (driver side / up)
2682 * @param pszDesc Pointer to a string describing the LUN. This string must remain valid
2683 * for the live of the device instance.
2684 */
2685 DECLR3CALLBACKMEMBER(int, pfnDriverAttach,(PPDMDEVINS pDevIns, RTUINT iLun, PPDMIBASE pBaseInterface, PPDMIBASE *ppBaseInterface, const char *pszDesc));
2686
2687 /**
2688 * Create a queue.
2689 *
2690 * @returns VBox status code.
2691 * @param pDevIns The device instance.
2692 * @param cbItem The size of a queue item.
2693 * @param cItems The number of items in the queue.
2694 * @param cMilliesInterval The number of milliseconds between polling the queue.
2695 * If 0 then the emulation thread will be notified whenever an item arrives.
2696 * @param pfnCallback The consumer function.
2697 * @param fRZEnabled Set if the queue should work in RC and R0.
2698 * @param pszName The queue base name. The instance number will be
2699 * appended automatically.
2700 * @param ppQueue Where to store the queue handle on success.
2701 * @thread The emulation thread.
2702 */
2703 DECLR3CALLBACKMEMBER(int, pfnQueueCreate,(PPDMDEVINS pDevIns, RTUINT cbItem, RTUINT cItems, uint32_t cMilliesInterval,
2704 PFNPDMQUEUEDEV pfnCallback, bool fRZEnabled, const char *pszName, PPDMQUEUE *ppQueue));
2705
2706 /**
2707 * Initializes a PDM critical section.
2708 *
2709 * The PDM critical sections are derived from the IPRT critical sections, but
2710 * works in RC and R0 as well.
2711 *
2712 * @returns VBox status code.
2713 * @param pDevIns The device instance.
2714 * @param pCritSect Pointer to the critical section.
2715 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
2716 * @param pszNameFmt Format string for namging the critical section.
2717 * For statistics and lock validation.
2718 * @param va Arguments for the format string.
2719 */
2720 DECLR3CALLBACKMEMBER(int, pfnCritSectInit,(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, RT_SRC_POS_DECL,
2721 const char *pszNameFmt, va_list va));
2722
2723 /**
2724 * Creates a PDM thread.
2725 *
2726 * This differs from the RTThreadCreate() API in that PDM takes care of suspending,
2727 * resuming, and destroying the thread as the VM state changes.
2728 *
2729 * @returns VBox status code.
2730 * @param pDevIns The device instance.
2731 * @param ppThread Where to store the thread 'handle'.
2732 * @param pvUser The user argument to the thread function.
2733 * @param pfnThread The thread function.
2734 * @param pfnWakeup The wakup callback. This is called on the EMT
2735 * thread when a state change is pending.
2736 * @param cbStack See RTThreadCreate.
2737 * @param enmType See RTThreadCreate.
2738 * @param pszName See RTThreadCreate.
2739 */
2740 DECLR3CALLBACKMEMBER(int, pfnThreadCreate,(PPDMDEVINS pDevIns, PPPDMTHREAD ppThread, void *pvUser, PFNPDMTHREADDEV pfnThread,
2741 PFNPDMTHREADWAKEUPDEV pfnWakeup, size_t cbStack, RTTHREADTYPE enmType, const char *pszName));
2742
2743 /**
2744 * Set up asynchronous handling of a suspend, reset or power off notification.
2745 *
2746 * This shall only be called when getting the notification. It must be called
2747 * for each one.
2748 *
2749 * @returns VBox status code.
2750 * @param pDevIns The device instance.
2751 * @param pfnAsyncNotify The callback.
2752 * @thread EMT(0)
2753 */
2754 DECLR3CALLBACKMEMBER(int, pfnSetAsyncNotification, (PPDMDEVINS pDevIns, PFNPDMDEVASYNCNOTIFY pfnAsyncNotify));
2755
2756 /**
2757 * Notify EMT(0) that the device has completed the asynchronous notification
2758 * handling.
2759 *
2760 * This can be called at any time, spurious calls will simply be ignored.
2761 *
2762 * @param pDevIns The device instance.
2763 * @thread Any
2764 */
2765 DECLR3CALLBACKMEMBER(void, pfnAsyncNotificationCompleted, (PPDMDEVINS pDevIns));
2766
2767 /**
2768 * Register the RTC device.
2769 *
2770 * @returns VBox status code.
2771 * @param pDevIns The device instance.
2772 * @param pRtcReg Pointer to a RTC registration structure.
2773 * @param ppRtcHlp Where to store the pointer to the helper
2774 * functions.
2775 */
2776 DECLR3CALLBACKMEMBER(int, pfnRTCRegister,(PPDMDEVINS pDevIns, PCPDMRTCREG pRtcReg, PCPDMRTCHLP *ppRtcHlp));
2777
2778 /**
2779 * Register the PCI Bus.
2780 *
2781 * @returns VBox status code.
2782 * @param pDevIns The device instance.
2783 * @param pPciBusReg Pointer to PCI bus registration structure.
2784 * @param ppPciHlpR3 Where to store the pointer to the PCI Bus
2785 * helpers.
2786 */
2787 DECLR3CALLBACKMEMBER(int, pfnPCIBusRegister,(PPDMDEVINS pDevIns, PPDMPCIBUSREG pPciBusReg, PCPDMPCIHLPR3 *ppPciHlpR3));
2788
2789 /**
2790 * Register the PIC device.
2791 *
2792 * @returns VBox status code.
2793 * @param pDevIns The device instance.
2794 * @param pPicReg Pointer to a PIC registration structure.
2795 * @param ppPicHlpR3 Where to store the pointer to the PIC HC
2796 * helpers.
2797 */
2798 DECLR3CALLBACKMEMBER(int, pfnPICRegister,(PPDMDEVINS pDevIns, PPDMPICREG pPicReg, PCPDMPICHLPR3 *ppPicHlpR3));
2799
2800 /**
2801 * Register the APIC device.
2802 *
2803 * @returns VBox status code.
2804 * @param pDevIns The device instance.
2805 * @param pApicReg Pointer to a APIC registration structure.
2806 * @param ppApicHlpR3 Where to store the pointer to the APIC helpers.
2807 */
2808 DECLR3CALLBACKMEMBER(int, pfnAPICRegister,(PPDMDEVINS pDevIns, PPDMAPICREG pApicReg, PCPDMAPICHLPR3 *ppApicHlpR3));
2809
2810 /**
2811 * Register the I/O APIC device.
2812 *
2813 * @returns VBox status code.
2814 * @param pDevIns The device instance.
2815 * @param pIoApicReg Pointer to a I/O APIC registration structure.
2816 * @param ppIoApicHlpR3 Where to store the pointer to the IOAPIC
2817 * helpers.
2818 */
2819 DECLR3CALLBACKMEMBER(int, pfnIOAPICRegister,(PPDMDEVINS pDevIns, PPDMIOAPICREG pIoApicReg, PCPDMIOAPICHLPR3 *ppIoApicHlpR3));
2820
2821 /**
2822 * Register the HPET device.
2823 *
2824 * @returns VBox status code.
2825 * @param pDevIns The device instance.
2826 * @param pHpetReg Pointer to a HPET registration structure.
2827 * @param ppHpetHlpR3 Where to store the pointer to the HPET
2828 * helpers.
2829 */
2830 DECLR3CALLBACKMEMBER(int, pfnHPETRegister,(PPDMDEVINS pDevIns, PPDMHPETREG pHpetReg, PCPDMHPETHLPR3 *ppHpetHlpR3));
2831
2832 /**
2833 * Register the DMA device.
2834 *
2835 * @returns VBox status code.
2836 * @param pDevIns The device instance.
2837 * @param pDmacReg Pointer to a DMAC registration structure.
2838 * @param ppDmacHlp Where to store the pointer to the DMA helpers.
2839 */
2840 DECLR3CALLBACKMEMBER(int, pfnDMACRegister,(PPDMDEVINS pDevIns, PPDMDMACREG pDmacReg, PCPDMDMACHLP *ppDmacHlp));
2841
2842 /**
2843 * Register transfer function for DMA channel.
2844 *
2845 * @returns VBox status code.
2846 * @param pDevIns The device instance.
2847 * @param uChannel Channel number.
2848 * @param pfnTransferHandler Device specific transfer callback function.
2849 * @param pvUser User pointer to pass to the callback.
2850 * @thread EMT
2851 */
2852 DECLR3CALLBACKMEMBER(int, pfnDMARegister,(PPDMDEVINS pDevIns, unsigned uChannel, PFNDMATRANSFERHANDLER pfnTransferHandler, void *pvUser));
2853
2854 /**
2855 * Read memory.
2856 *
2857 * @returns VBox status code.
2858 * @param pDevIns The device instance.
2859 * @param uChannel Channel number.
2860 * @param pvBuffer Pointer to target buffer.
2861 * @param off DMA position.
2862 * @param cbBlock Block size.
2863 * @param pcbRead Where to store the number of bytes which was
2864 * read. optional.
2865 * @thread EMT
2866 */
2867 DECLR3CALLBACKMEMBER(int, pfnDMAReadMemory,(PPDMDEVINS pDevIns, unsigned uChannel, void *pvBuffer, uint32_t off, uint32_t cbBlock, uint32_t *pcbRead));
2868
2869 /**
2870 * Write memory.
2871 *
2872 * @returns VBox status code.
2873 * @param pDevIns The device instance.
2874 * @param uChannel Channel number.
2875 * @param pvBuffer Memory to write.
2876 * @param off DMA position.
2877 * @param cbBlock Block size.
2878 * @param pcbWritten Where to store the number of bytes which was
2879 * written. optional.
2880 * @thread EMT
2881 */
2882 DECLR3CALLBACKMEMBER(int, pfnDMAWriteMemory,(PPDMDEVINS pDevIns, unsigned uChannel, const void *pvBuffer, uint32_t off, uint32_t cbBlock, uint32_t *pcbWritten));
2883
2884 /**
2885 * Set the DREQ line.
2886 *
2887 * @returns VBox status code.
2888 * @param pDevIns Device instance.
2889 * @param uChannel Channel number.
2890 * @param uLevel Level of the line.
2891 * @thread EMT
2892 */
2893 DECLR3CALLBACKMEMBER(int, pfnDMASetDREQ,(PPDMDEVINS pDevIns, unsigned uChannel, unsigned uLevel));
2894
2895 /**
2896 * Get channel mode.
2897 *
2898 * @returns Channel mode. See specs.
2899 * @param pDevIns The device instance.
2900 * @param uChannel Channel number.
2901 * @thread EMT
2902 */
2903 DECLR3CALLBACKMEMBER(uint8_t, pfnDMAGetChannelMode,(PPDMDEVINS pDevIns, unsigned uChannel));
2904
2905 /**
2906 * Schedule DMA execution.
2907 *
2908 * @param pDevIns The device instance.
2909 * @thread Any thread.
2910 */
2911 DECLR3CALLBACKMEMBER(void, pfnDMASchedule,(PPDMDEVINS pDevIns));
2912
2913 /**
2914 * Write CMOS value and update the checksum(s).
2915 *
2916 * @returns VBox status code.
2917 * @param pDevIns The device instance.
2918 * @param iReg The CMOS register index.
2919 * @param u8Value The CMOS register value.
2920 * @thread EMT
2921 */
2922 DECLR3CALLBACKMEMBER(int, pfnCMOSWrite,(PPDMDEVINS pDevIns, unsigned iReg, uint8_t u8Value));
2923
2924 /**
2925 * Read CMOS value.
2926 *
2927 * @returns VBox status code.
2928 * @param pDevIns The device instance.
2929 * @param iReg The CMOS register index.
2930 * @param pu8Value Where to store the CMOS register value.
2931 * @thread EMT
2932 */
2933 DECLR3CALLBACKMEMBER(int, pfnCMOSRead,(PPDMDEVINS pDevIns, unsigned iReg, uint8_t *pu8Value));
2934
2935 /**
2936 * Assert that the current thread is the emulation thread.
2937 *
2938 * @returns True if correct.
2939 * @returns False if wrong.
2940 * @param pDevIns The device instance.
2941 * @param pszFile Filename of the assertion location.
2942 * @param iLine The linenumber of the assertion location.
2943 * @param pszFunction Function of the assertion location.
2944 */
2945 DECLR3CALLBACKMEMBER(bool, pfnAssertEMT,(PPDMDEVINS pDevIns, const char *pszFile, unsigned iLine, const char *pszFunction));
2946
2947 /**
2948 * Assert that the current thread is NOT the emulation thread.
2949 *
2950 * @returns True if correct.
2951 * @returns False if wrong.
2952 * @param pDevIns The device instance.
2953 * @param pszFile Filename of the assertion location.
2954 * @param iLine The linenumber of the assertion location.
2955 * @param pszFunction Function of the assertion location.
2956 */
2957 DECLR3CALLBACKMEMBER(bool, pfnAssertOther,(PPDMDEVINS pDevIns, const char *pszFile, unsigned iLine, const char *pszFunction));
2958
2959 /**
2960 * Resolves the symbol for a raw-mode context interface.
2961 *
2962 * @returns VBox status code.
2963 * @param pDevIns The device instance.
2964 * @param pvInterface The interface structure.
2965 * @param cbInterface The size of the interface structure.
2966 * @param pszSymPrefix What to prefix the symbols in the list with
2967 * before resolving them. This must start with
2968 * 'dev' and contain the driver name.
2969 * @param pszSymList List of symbols corresponding to the interface.
2970 * There is generally a there is generally a define
2971 * holding this list associated with the interface
2972 * definition (INTERFACE_SYM_LIST). For more
2973 * details see PDMR3LdrGetInterfaceSymbols.
2974 * @thread EMT
2975 */
2976 DECLR3CALLBACKMEMBER(int, pfnLdrGetRCInterfaceSymbols,(PPDMDEVINS pDevIns, void *pvInterface, size_t cbInterface,
2977 const char *pszSymPrefix, const char *pszSymList));
2978
2979 /**
2980 * Resolves the symbol for a ring-0 context interface.
2981 *
2982 * @returns VBox status code.
2983 * @param pDevIns The device instance.
2984 * @param pvInterface The interface structure.
2985 * @param cbInterface The size of the interface structure.
2986 * @param pszSymPrefix What to prefix the symbols in the list with
2987 * before resolving them. This must start with
2988 * 'dev' and contain the driver name.
2989 * @param pszSymList List of symbols corresponding to the interface.
2990 * There is generally a there is generally a define
2991 * holding this list associated with the interface
2992 * definition (INTERFACE_SYM_LIST). For more
2993 * details see PDMR3LdrGetInterfaceSymbols.
2994 * @thread EMT
2995 */
2996 DECLR3CALLBACKMEMBER(int, pfnLdrGetR0InterfaceSymbols,(PPDMDEVINS pDevIns, void *pvInterface, size_t cbInterface,
2997 const char *pszSymPrefix, const char *pszSymList));
2998
2999 /**
3000 * Call the ring-0 request handler routine of the device.
3001 *
3002 * For this to work, the device must be ring-0 enabled and export a request
3003 * handler function. The name of the function must be the device name in
3004 * the PDMDRVREG struct prefixed with 'drvR0' and suffixed with
3005 * 'ReqHandler'. The device name will be captialized. It shall take the
3006 * exact same arguments as this function and be declared using
3007 * PDMBOTHCBDECL. See FNPDMDEVREQHANDLERR0.
3008 *
3009 * Unlike PDMDrvHlpCallR0, this is current unsuitable for more than a call
3010 * or two as the handler address will be resolved on each invocation. This
3011 * is the reason for the EMT only restriction as well.
3012 *
3013 * @returns VBox status code.
3014 * @retval VERR_SYMBOL_NOT_FOUND if the device doesn't export the required
3015 * handler function.
3016 * @retval VERR_ACCESS_DENIED if the device isn't ring-0 capable.
3017 *
3018 * @param pDevIns The device instance.
3019 * @param uOperation The operation to perform.
3020 * @param u64Arg 64-bit integer argument.
3021 * @thread EMT
3022 */
3023 DECLR3CALLBACKMEMBER(int, pfnCallR0,(PPDMDEVINS pDevIns, uint32_t uOperation, uint64_t u64Arg));
3024
3025 /** Space reserved for future members.
3026 * @{ */
3027 DECLR3CALLBACKMEMBER(void, pfnReserved1,(void));
3028 DECLR3CALLBACKMEMBER(void, pfnReserved2,(void));
3029 DECLR3CALLBACKMEMBER(void, pfnReserved3,(void));
3030 DECLR3CALLBACKMEMBER(void, pfnReserved4,(void));
3031 DECLR3CALLBACKMEMBER(void, pfnReserved5,(void));
3032 DECLR3CALLBACKMEMBER(void, pfnReserved6,(void));
3033 DECLR3CALLBACKMEMBER(void, pfnReserved7,(void));
3034 DECLR3CALLBACKMEMBER(void, pfnReserved8,(void));
3035 DECLR3CALLBACKMEMBER(void, pfnReserved9,(void));
3036 DECLR3CALLBACKMEMBER(void, pfnReserved10,(void));
3037 /** @} */
3038
3039
3040 /** API available to trusted devices only.
3041 *
3042 * These APIs are providing unrestricted access to the guest and the VM,
3043 * or they are interacting intimately with PDM.
3044 *
3045 * @{
3046 */
3047 /**
3048 * Gets the VM handle. Restricted API.
3049 *
3050 * @returns VM Handle.
3051 * @param pDevIns The device instance.
3052 */
3053 DECLR3CALLBACKMEMBER(PVM, pfnGetVM,(PPDMDEVINS pDevIns));
3054
3055 /**
3056 * Gets the VMCPU handle. Restricted API.
3057 *
3058 * @returns VMCPU Handle.
3059 * @param pDevIns The device instance.
3060 */
3061 DECLR3CALLBACKMEMBER(PVMCPU, pfnGetVMCPU,(PPDMDEVINS pDevIns));
3062
3063 /**
3064 * Registers the VMM device heap
3065 *
3066 * @returns VBox status code.
3067 * @param pDevIns The device instance.
3068 * @param GCPhys The physical address.
3069 * @param pvHeap Ring 3 heap pointer.
3070 * @param cbSize Size of the heap.
3071 * @thread EMT.
3072 */
3073 DECLR3CALLBACKMEMBER(int, pfnRegisterVMMDevHeap,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTR3PTR pvHeap, unsigned cbSize));
3074
3075 /**
3076 * Unregisters the VMM device heap
3077 *
3078 * @returns VBox status code.
3079 * @param pDevIns The device instance.
3080 * @param GCPhys The physical address.
3081 * @thread EMT.
3082 */
3083 DECLR3CALLBACKMEMBER(int, pfnUnregisterVMMDevHeap,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys));
3084
3085 /**
3086 * Resets the VM.
3087 *
3088 * @returns The appropriate VBox status code to pass around on reset.
3089 * @param pDevIns The device instance.
3090 * @thread The emulation thread.
3091 */
3092 DECLR3CALLBACKMEMBER(int, pfnVMReset,(PPDMDEVINS pDevIns));
3093
3094 /**
3095 * Suspends the VM.
3096 *
3097 * @returns The appropriate VBox status code to pass around on suspend.
3098 * @param pDevIns The device instance.
3099 * @thread The emulation thread.
3100 */
3101 DECLR3CALLBACKMEMBER(int, pfnVMSuspend,(PPDMDEVINS pDevIns));
3102
3103 /**
3104 * Power off the VM.
3105 *
3106 * @returns The appropriate VBox status code to pass around on power off.
3107 * @param pDevIns The device instance.
3108 * @thread The emulation thread.
3109 */
3110 DECLR3CALLBACKMEMBER(int, pfnVMPowerOff,(PPDMDEVINS pDevIns));
3111
3112 /**
3113 * Checks if the Gate A20 is enabled or not.
3114 *
3115 * @returns true if A20 is enabled.
3116 * @returns false if A20 is disabled.
3117 * @param pDevIns The device instance.
3118 * @thread The emulation thread.
3119 */
3120 DECLR3CALLBACKMEMBER(bool, pfnA20IsEnabled,(PPDMDEVINS pDevIns));
3121
3122 /**
3123 * Enables or disables the Gate A20.
3124 *
3125 * @param pDevIns The device instance.
3126 * @param fEnable Set this flag to enable the Gate A20; clear it
3127 * to disable.
3128 * @thread The emulation thread.
3129 */
3130 DECLR3CALLBACKMEMBER(void, pfnA20Set,(PPDMDEVINS pDevIns, bool fEnable));
3131
3132 /**
3133 * Get the specified CPUID leaf for the virtual CPU associated with the calling
3134 * thread.
3135 *
3136 * @param pDevIns The device instance.
3137 * @param iLeaf The CPUID leaf to get.
3138 * @param pEax Where to store the EAX value.
3139 * @param pEbx Where to store the EBX value.
3140 * @param pEcx Where to store the ECX value.
3141 * @param pEdx Where to store the EDX value.
3142 * @thread EMT.
3143 */
3144 DECLR3CALLBACKMEMBER(void, pfnGetCpuId,(PPDMDEVINS pDevIns, uint32_t iLeaf, uint32_t *pEax, uint32_t *pEbx, uint32_t *pEcx, uint32_t *pEdx));
3145
3146 /** @} */
3147
3148 /** Just a safety precaution. (PDM_DEVHLP_VERSION) */
3149 uint32_t u32TheEnd;
3150} PDMDEVHLPR3;
3151#endif /* !IN_RING3 */
3152/** Pointer to the R3 PDM Device API. */
3153typedef R3PTRTYPE(struct PDMDEVHLPR3 *) PPDMDEVHLPR3;
3154/** Pointer to the R3 PDM Device API, const variant. */
3155typedef R3PTRTYPE(const struct PDMDEVHLPR3 *) PCPDMDEVHLPR3;
3156
3157/** Current PDMDEVHLPR3 version number. */
3158#define PDM_DEVHLPR3_VERSION PDM_VERSION_MAKE(0xffe7, 2, 0)
3159
3160
3161/**
3162 * PDM Device API - RC Variant.
3163 */
3164typedef struct PDMDEVHLPRC
3165{
3166 /** Structure version. PDM_DEVHLPRC_VERSION defines the current version. */
3167 uint32_t u32Version;
3168
3169 /**
3170 * Set the IRQ for a PCI device.
3171 *
3172 * @param pDevIns Device instance.
3173 * @param iIrq IRQ number to set.
3174 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
3175 * @thread Any thread, but will involve the emulation thread.
3176 */
3177 DECLRCCALLBACKMEMBER(void, pfnPCISetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
3178
3179 /**
3180 * Set ISA IRQ for a device.
3181 *
3182 * @param pDevIns Device instance.
3183 * @param iIrq IRQ number to set.
3184 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
3185 * @thread Any thread, but will involve the emulation thread.
3186 */
3187 DECLRCCALLBACKMEMBER(void, pfnISASetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
3188
3189 /**
3190 * Read physical memory.
3191 *
3192 * @returns VINF_SUCCESS (for now).
3193 * @param pDevIns Device instance.
3194 * @param GCPhys Physical address start reading from.
3195 * @param pvBuf Where to put the read bits.
3196 * @param cbRead How many bytes to read.
3197 */
3198 DECLRCCALLBACKMEMBER(int, pfnPhysRead,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead));
3199
3200 /**
3201 * Write to physical memory.
3202 *
3203 * @returns VINF_SUCCESS for now, and later maybe VERR_EM_MEMORY.
3204 * @param pDevIns Device instance.
3205 * @param GCPhys Physical address to write to.
3206 * @param pvBuf What to write.
3207 * @param cbWrite How many bytes to write.
3208 */
3209 DECLRCCALLBACKMEMBER(int, pfnPhysWrite,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite));
3210
3211 /**
3212 * Checks if the Gate A20 is enabled or not.
3213 *
3214 * @returns true if A20 is enabled.
3215 * @returns false if A20 is disabled.
3216 * @param pDevIns Device instance.
3217 * @thread The emulation thread.
3218 */
3219 DECLRCCALLBACKMEMBER(bool, pfnA20IsEnabled,(PPDMDEVINS pDevIns));
3220
3221 /**
3222 * Gets the VM state.
3223 *
3224 * @returns VM state.
3225 * @param pDevIns The device instance.
3226 * @thread Any thread (just keep in mind that it's volatile info).
3227 */
3228 DECLRCCALLBACKMEMBER(VMSTATE, pfnVMState, (PPDMDEVINS pDevIns));
3229
3230 /**
3231 * Set the VM error message
3232 *
3233 * @returns rc.
3234 * @param pDrvIns Driver instance.
3235 * @param rc VBox status code.
3236 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
3237 * @param pszFormat Error message format string.
3238 * @param ... Error message arguments.
3239 */
3240 DECLRCCALLBACKMEMBER(int, pfnVMSetError,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, ...));
3241
3242 /**
3243 * Set the VM error message
3244 *
3245 * @returns rc.
3246 * @param pDrvIns Driver instance.
3247 * @param rc VBox status code.
3248 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
3249 * @param pszFormat Error message format string.
3250 * @param va Error message arguments.
3251 */
3252 DECLRCCALLBACKMEMBER(int, pfnVMSetErrorV,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, va_list va));
3253
3254 /**
3255 * Set the VM runtime error message
3256 *
3257 * @returns VBox status code.
3258 * @param pDevIns Device instance.
3259 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
3260 * @param pszErrorId Error ID string.
3261 * @param pszFormat Error message format string.
3262 * @param ... Error message arguments.
3263 */
3264 DECLRCCALLBACKMEMBER(int, pfnVMSetRuntimeError,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, ...));
3265
3266 /**
3267 * Set the VM runtime error message
3268 *
3269 * @returns VBox status code.
3270 * @param pDevIns Device instance.
3271 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
3272 * @param pszErrorId Error ID string.
3273 * @param pszFormat Error message format string.
3274 * @param va Error message arguments.
3275 */
3276 DECLRCCALLBACKMEMBER(int, pfnVMSetRuntimeErrorV,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, va_list va));
3277
3278 /**
3279 * Set parameters for pending MMIO patch operation
3280 *
3281 * @returns VBox status code.
3282 * @param pDevIns Device instance.
3283 * @param GCPhys MMIO physical address
3284 * @param pCachedData GC pointer to cached data
3285 */
3286 DECLRCCALLBACKMEMBER(int, pfnPATMSetMMIOPatchInfo,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTGCPTR pCachedData));
3287
3288 /**
3289 * Gets the VM handle. Restricted API.
3290 *
3291 * @returns VM Handle.
3292 * @param pDevIns Device instance.
3293 */
3294 DECLRCCALLBACKMEMBER(PVM, pfnGetVM,(PPDMDEVINS pDevIns));
3295
3296 /**
3297 * Gets the VMCPU handle. Restricted API.
3298 *
3299 * @returns VMCPU Handle.
3300 * @param pDevIns The device instance.
3301 */
3302 DECLRCCALLBACKMEMBER(PVMCPU, pfnGetVMCPU,(PPDMDEVINS pDevIns));
3303
3304 /** Just a safety precaution. */
3305 uint32_t u32TheEnd;
3306} PDMDEVHLPRC;
3307/** Pointer PDM Device RC API. */
3308typedef RCPTRTYPE(struct PDMDEVHLPRC *) PPDMDEVHLPRC;
3309/** Pointer PDM Device RC API. */
3310typedef RCPTRTYPE(const struct PDMDEVHLPRC *) PCPDMDEVHLPRC;
3311
3312/** Current PDMDEVHLP version number. */
3313#define PDM_DEVHLPRC_VERSION PDM_VERSION_MAKE(0xffe6, 1, 0)
3314
3315
3316/**
3317 * PDM Device API - R0 Variant.
3318 */
3319typedef struct PDMDEVHLPR0
3320{
3321 /** Structure version. PDM_DEVHLPR0_VERSION defines the current version. */
3322 uint32_t u32Version;
3323
3324 /**
3325 * Set the IRQ for a PCI device.
3326 *
3327 * @param pDevIns Device instance.
3328 * @param iIrq IRQ number to set.
3329 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
3330 * @thread Any thread, but will involve the emulation thread.
3331 */
3332 DECLR0CALLBACKMEMBER(void, pfnPCISetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
3333
3334 /**
3335 * Set ISA IRQ for a device.
3336 *
3337 * @param pDevIns Device instance.
3338 * @param iIrq IRQ number to set.
3339 * @param iLevel IRQ level. See the PDM_IRQ_LEVEL_* \#defines.
3340 * @thread Any thread, but will involve the emulation thread.
3341 */
3342 DECLR0CALLBACKMEMBER(void, pfnISASetIrq,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
3343
3344 /**
3345 * Read physical memory.
3346 *
3347 * @returns VINF_SUCCESS (for now).
3348 * @param pDevIns Device instance.
3349 * @param GCPhys Physical address start reading from.
3350 * @param pvBuf Where to put the read bits.
3351 * @param cbRead How many bytes to read.
3352 */
3353 DECLR0CALLBACKMEMBER(int, pfnPhysRead,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead));
3354
3355 /**
3356 * Write to physical memory.
3357 *
3358 * @returns VINF_SUCCESS for now, and later maybe VERR_EM_MEMORY.
3359 * @param pDevIns Device instance.
3360 * @param GCPhys Physical address to write to.
3361 * @param pvBuf What to write.
3362 * @param cbWrite How many bytes to write.
3363 */
3364 DECLR0CALLBACKMEMBER(int, pfnPhysWrite,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite));
3365
3366 /**
3367 * Checks if the Gate A20 is enabled or not.
3368 *
3369 * @returns true if A20 is enabled.
3370 * @returns false if A20 is disabled.
3371 * @param pDevIns Device instance.
3372 * @thread The emulation thread.
3373 */
3374 DECLR0CALLBACKMEMBER(bool, pfnA20IsEnabled,(PPDMDEVINS pDevIns));
3375
3376 /**
3377 * Gets the VM state.
3378 *
3379 * @returns VM state.
3380 * @param pDevIns The device instance.
3381 * @thread Any thread (just keep in mind that it's volatile info).
3382 */
3383 DECLR0CALLBACKMEMBER(VMSTATE, pfnVMState, (PPDMDEVINS pDevIns));
3384
3385 /**
3386 * Set the VM error message
3387 *
3388 * @returns rc.
3389 * @param pDrvIns Driver instance.
3390 * @param rc VBox status code.
3391 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
3392 * @param pszFormat Error message format string.
3393 * @param ... Error message arguments.
3394 */
3395 DECLR0CALLBACKMEMBER(int, pfnVMSetError,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, ...));
3396
3397 /**
3398 * Set the VM error message
3399 *
3400 * @returns rc.
3401 * @param pDrvIns Driver instance.
3402 * @param rc VBox status code.
3403 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
3404 * @param pszFormat Error message format string.
3405 * @param va Error message arguments.
3406 */
3407 DECLR0CALLBACKMEMBER(int, pfnVMSetErrorV,(PPDMDEVINS pDevIns, int rc, RT_SRC_POS_DECL, const char *pszFormat, va_list va));
3408
3409 /**
3410 * Set the VM runtime error message
3411 *
3412 * @returns VBox status code.
3413 * @param pDevIns Device instance.
3414 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
3415 * @param pszErrorId Error ID string.
3416 * @param pszFormat Error message format string.
3417 * @param ... Error message arguments.
3418 */
3419 DECLR0CALLBACKMEMBER(int, pfnVMSetRuntimeError,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, ...));
3420
3421 /**
3422 * Set the VM runtime error message
3423 *
3424 * @returns VBox status code.
3425 * @param pDevIns Device instance.
3426 * @param fFlags The action flags. See VMSETRTERR_FLAGS_*.
3427 * @param pszErrorId Error ID string.
3428 * @param pszFormat Error message format string.
3429 * @param va Error message arguments.
3430 */
3431 DECLR0CALLBACKMEMBER(int, pfnVMSetRuntimeErrorV,(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, va_list va));
3432
3433 /**
3434 * Set parameters for pending MMIO patch operation
3435 *
3436 * @returns rc.
3437 * @param pDevIns Device instance.
3438 * @param GCPhys MMIO physical address
3439 * @param pCachedData GC pointer to cached data
3440 */
3441 DECLR0CALLBACKMEMBER(int, pfnPATMSetMMIOPatchInfo,(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTGCPTR pCachedData));
3442
3443 /**
3444 * Gets the VM handle. Restricted API.
3445 *
3446 * @returns VM Handle.
3447 * @param pDevIns Device instance.
3448 */
3449 DECLR0CALLBACKMEMBER(PVM, pfnGetVM,(PPDMDEVINS pDevIns));
3450
3451 /**
3452 * Checks if our current CPU state allows for IO block emulation fallback to the recompiler
3453 *
3454 * @returns true = yes, false = no
3455 * @param pDevIns Device instance.
3456 */
3457 DECLR0CALLBACKMEMBER(bool, pfnCanEmulateIoBlock,(PPDMDEVINS pDevIns));
3458
3459 /**
3460 * Gets the VMCPU handle. Restricted API.
3461 *
3462 * @returns VMCPU Handle.
3463 * @param pDevIns The device instance.
3464 */
3465 DECLR0CALLBACKMEMBER(PVMCPU, pfnGetVMCPU,(PPDMDEVINS pDevIns));
3466
3467 /** Just a safety precaution. */
3468 uint32_t u32TheEnd;
3469} PDMDEVHLPR0;
3470/** Pointer PDM Device R0 API. */
3471typedef R0PTRTYPE(struct PDMDEVHLPR0 *) PPDMDEVHLPR0;
3472/** Pointer PDM Device GC API. */
3473typedef R0PTRTYPE(const struct PDMDEVHLPR0 *) PCPDMDEVHLPR0;
3474
3475/** Current PDMDEVHLP version number. */
3476#define PDM_DEVHLPR0_VERSION PDM_VERSION_MAKE(0xffe5, 1, 0)
3477
3478
3479
3480/**
3481 * PDM Device Instance.
3482 */
3483typedef struct PDMDEVINS
3484{
3485 /** Structure version. PDM_DEVINS_VERSION defines the current version. */
3486 uint32_t u32Version;
3487 /** Device instance number. */
3488 uint32_t iInstance;
3489
3490 /** Pointer the GC PDM Device API. */
3491 PCPDMDEVHLPRC pHlpRC;
3492 /** Pointer to device instance data. */
3493 RTRCPTR pvInstanceDataRC;
3494 /** The critical section for the device, see pCritSectR3.
3495 * This is automatically resolved by PDM when pCritSectR3 is set by the
3496 * constructor. */
3497 RCPTRTYPE(PPDMCRITSECT) pCritSectRC;
3498 /** Alignment padding. */
3499 RTRCPTR pAlignmentRC;
3500
3501 /** Pointer the R0 PDM Device API. */
3502 PCPDMDEVHLPR0 pHlpR0;
3503 /** Pointer to device instance data (R0). */
3504 RTR0PTR pvInstanceDataR0;
3505 /** The critical section for the device, see pCritSectR3.
3506 * This is automatically resolved by PDM when pCritSectR3 is set by the
3507 * constructor. */
3508 R0PTRTYPE(PPDMCRITSECT) pCritSectR0;
3509
3510 /** Pointer the HC PDM Device API. */
3511 PCPDMDEVHLPR3 pHlpR3;
3512 /** Pointer to device instance data. */
3513 RTR3PTR pvInstanceDataR3;
3514 /** The critical section for the device. (Optional)
3515 *
3516 * The device constructor initializes this if it has a critical section for
3517 * the device and desires it to be taken automatically by MMIO, I/O port
3518 * and timer callbacks to the device. The advantages using this locking
3519 * approach is both less code and avoiding the global IOM lock.
3520 *
3521 * @remarks Will not yet be taken by SSM.
3522 */
3523 R3PTRTYPE(PPDMCRITSECT) pCritSectR3;
3524
3525 /** Pointer to device registration structure. */
3526 R3PTRTYPE(PCPDMDEVREG) pReg;
3527 /** Configuration handle. */
3528 R3PTRTYPE(PCFGMNODE) pCfg;
3529
3530 /** The base interface of the device.
3531 *
3532 * The device constructor initializes this if it has any
3533 * device level interfaces to export. To obtain this interface
3534 * call PDMR3QueryDevice(). */
3535 PDMIBASE IBase;
3536 /** Align the internal data more naturally. */
3537 RTR3PTR R3PtrPadding;
3538
3539 /** Internal data. */
3540 union
3541 {
3542#ifdef PDMDEVINSINT_DECLARED
3543 PDMDEVINSINT s;
3544#endif
3545 uint8_t padding[HC_ARCH_BITS == 32 ? 64 + 0 : 112 + 0x28];
3546 } Internal;
3547
3548 /** Device instance data. The size of this area is defined
3549 * in the PDMDEVREG::cbInstanceData field. */
3550 char achInstanceData[8];
3551} PDMDEVINS;
3552
3553/** Current PDMDEVINS version number. */
3554#define PDM_DEVINS_VERSION PDM_VERSION_MAKE(0xffe4, 2, 0)
3555
3556/** Converts a pointer to the PDMDEVINS::IBase to a pointer to PDMDEVINS. */
3557#define PDMIBASE_2_PDMDEV(pInterface) ( (PPDMDEVINS)((char *)(pInterface) - RT_OFFSETOF(PDMDEVINS, IBase)) )
3558
3559/**
3560 * Checks the structure versions of the device instance and device helpers,
3561 * returning if they are incompatible.
3562 *
3563 * This is for use in the constructor.
3564 *
3565 * @param pDevIns The device instance pointer.
3566 */
3567#define PDMDEV_CHECK_VERSIONS_RETURN(pDevIns) \
3568 do \
3569 { \
3570 PPDMDEVINS pDevInsTypeCheck = (pDevIns); NOREF(pDevInsTypeCheck); \
3571 AssertLogRelMsgReturn(PDM_VERSION_ARE_COMPATIBLE((pDevIns)->u32Version, PDM_DEVINS_VERSION), \
3572 ("DevIns=%#x mine=%#x\n", (pDevIns)->u32Version, PDM_DEVINS_VERSION), \
3573 VERR_VERSION_MISMATCH); \
3574 AssertLogRelMsgReturn(PDM_VERSION_ARE_COMPATIBLE((pDevIns)->pHlpR3->u32Version, PDM_DEVHLPR3_VERSION), \
3575 ("DevHlp=%#x mine=%#x\n", (pDevIns)->pHlpR3->u32Version, PDM_DEVHLPR3_VERSION), \
3576 VERR_VERSION_MISMATCH); \
3577 } while (0)
3578
3579/**
3580 * Quietly checks the structure versions of the device instance and device
3581 * helpers, returning if they are incompatible.
3582 *
3583 * This is for use in the destructor.
3584 *
3585 * @param pDevIns The device instance pointer.
3586 */
3587#define PDMDEV_CHECK_VERSIONS_RETURN_QUIET(pDevIns) \
3588 do \
3589 { \
3590 PPDMDEVINS pDevInsTypeCheck = (pDevIns); NOREF(pDevInsTypeCheck); \
3591 if (RT_UNLIKELY( !PDM_VERSION_ARE_COMPATIBLE((pDevIns)->u32Version, PDM_DEVINS_VERSION) \
3592 || !PDM_VERSION_ARE_COMPATIBLE((pDevIns)->pHlpR3->u32Version, PDM_DEVHLPR3_VERSION) )) \
3593 return VERR_VERSION_MISMATCH; \
3594 } while (0)
3595
3596/**
3597 * Wrapper around CFGMR3ValidateConfig for the root config for use in the
3598 * constructor - returns on failure.
3599 *
3600 * This should be invoked after having initialized the instance data
3601 * sufficiently for the correct operation of the destructor. The destructor is
3602 * always called!
3603 *
3604 * @param pDevIns Pointer to the PDM device instance.
3605 * @param pszValidValues Patterns describing the valid value names. See
3606 * RTStrSimplePatternMultiMatch for details on the
3607 * pattern syntax.
3608 * @param pszValidNodes Patterns describing the valid node (key) names.
3609 * Pass empty string if no valid nodess.
3610 */
3611#define PDMDEV_VALIDATE_CONFIG_RETURN(pDevIns, pszValidValues, pszValidNodes) \
3612 do \
3613 { \
3614 int rcValCfg = CFGMR3ValidateConfig((pDevIns)->pCfg, "/", pszValidValues, pszValidNodes, \
3615 (pDevIns)->pReg->szName, (pDevIns)->iInstance); \
3616 if (RT_FAILURE(rcValCfg)) \
3617 return rcValCfg; \
3618 } while (0)
3619
3620/** @def PDMDEV_ASSERT_EMT
3621 * Assert that the current thread is the emulation thread.
3622 */
3623#ifdef VBOX_STRICT
3624# define PDMDEV_ASSERT_EMT(pDevIns) pDevIns->pHlpR3->pfnAssertEMT(pDevIns, __FILE__, __LINE__, __FUNCTION__)
3625#else
3626# define PDMDEV_ASSERT_EMT(pDevIns) do { } while (0)
3627#endif
3628
3629/** @def PDMDEV_ASSERT_OTHER
3630 * Assert that the current thread is NOT the emulation thread.
3631 */
3632#ifdef VBOX_STRICT
3633# define PDMDEV_ASSERT_OTHER(pDevIns) pDevIns->pHlpR3->pfnAssertOther(pDevIns, __FILE__, __LINE__, __FUNCTION__)
3634#else
3635# define PDMDEV_ASSERT_OTHER(pDevIns) do { } while (0)
3636#endif
3637
3638/** @def PDMDEV_ASSERT_VMLOCK_OWNER
3639 * Assert that the current thread is owner of the VM lock.
3640 */
3641#ifdef VBOX_STRICT
3642# define PDMDEV_ASSERT_VMLOCK_OWNER(pDevIns) pDevIns->pHlpR3->pfnAssertVMLock(pDevIns, __FILE__, __LINE__, __FUNCTION__)
3643#else
3644# define PDMDEV_ASSERT_VMLOCK_OWNER(pDevIns) do { } while (0)
3645#endif
3646
3647/** @def PDMDEV_SET_ERROR
3648 * Set the VM error. See PDMDevHlpVMSetError() for printf like message formatting.
3649 */
3650#define PDMDEV_SET_ERROR(pDevIns, rc, pszError) \
3651 PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS, "%s", pszError)
3652
3653/** @def PDMDEV_SET_RUNTIME_ERROR
3654 * Set the VM runtime error. See PDMDevHlpVMSetRuntimeError() for printf like message formatting.
3655 */
3656#define PDMDEV_SET_RUNTIME_ERROR(pDevIns, fFlags, pszErrorId, pszError) \
3657 PDMDevHlpVMSetRuntimeError(pDevIns, fFlags, pszErrorId, "%s", pszError)
3658
3659/** @def PDMDEVINS_2_RCPTR
3660 * Converts a PDM Device instance pointer a RC PDM Device instance pointer.
3661 */
3662#define PDMDEVINS_2_RCPTR(pDevIns) ( (RCPTRTYPE(PPDMDEVINS))((RTGCUINTPTR)(pDevIns)->pvInstanceDataRC - RT_OFFSETOF(PDMDEVINS, achInstanceData)) )
3663
3664/** @def PDMDEVINS_2_R3PTR
3665 * Converts a PDM Device instance pointer a R3 PDM Device instance pointer.
3666 */
3667#define PDMDEVINS_2_R3PTR(pDevIns) ( (R3PTRTYPE(PPDMDEVINS))((RTHCUINTPTR)(pDevIns)->pvInstanceDataR3 - RT_OFFSETOF(PDMDEVINS, achInstanceData)) )
3668
3669/** @def PDMDEVINS_2_R0PTR
3670 * Converts a PDM Device instance pointer a R0 PDM Device instance pointer.
3671 */
3672#define PDMDEVINS_2_R0PTR(pDevIns) ( (R0PTRTYPE(PPDMDEVINS))((RTR0UINTPTR)(pDevIns)->pvInstanceDataR0 - RT_OFFSETOF(PDMDEVINS, achInstanceData)) )
3673
3674
3675#ifdef IN_RING3
3676
3677/**
3678 * @copydoc PDMDEVHLPR3::pfnIOPortRegister
3679 */
3680DECLINLINE(int) PDMDevHlpIOPortRegister(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTHCPTR pvUser,
3681 PFNIOMIOPORTOUT pfnOut, PFNIOMIOPORTIN pfnIn,
3682 PFNIOMIOPORTOUTSTRING pfnOutStr, PFNIOMIOPORTINSTRING pfnInStr, const char *pszDesc)
3683{
3684 return pDevIns->pHlpR3->pfnIOPortRegister(pDevIns, Port, cPorts, pvUser, pfnOut, pfnIn, pfnOutStr, pfnInStr, pszDesc);
3685}
3686
3687/**
3688 * @copydoc PDMDEVHLPR3::pfnIOPortRegisterRC
3689 */
3690DECLINLINE(int) PDMDevHlpIOPortRegisterRC(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTRCPTR pvUser,
3691 const char *pszOut, const char *pszIn, const char *pszOutStr,
3692 const char *pszInStr, const char *pszDesc)
3693{
3694 return pDevIns->pHlpR3->pfnIOPortRegisterRC(pDevIns, Port, cPorts, pvUser, pszOut, pszIn, pszOutStr, pszInStr, pszDesc);
3695}
3696
3697/**
3698 * @copydoc PDMDEVHLPR3::pfnIOPortRegisterR0
3699 */
3700DECLINLINE(int) PDMDevHlpIOPortRegisterR0(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts, RTR0PTR pvUser,
3701 const char *pszOut, const char *pszIn, const char *pszOutStr,
3702 const char *pszInStr, const char *pszDesc)
3703{
3704 return pDevIns->pHlpR3->pfnIOPortRegisterR0(pDevIns, Port, cPorts, pvUser, pszOut, pszIn, pszOutStr, pszInStr, pszDesc);
3705}
3706
3707/**
3708 * @copydoc PDMDEVHLPR3::pfnIOPortDeregister
3709 */
3710DECLINLINE(int) PDMDevHlpIOPortDeregister(PPDMDEVINS pDevIns, RTIOPORT Port, RTUINT cPorts)
3711{
3712 return pDevIns->pHlpR3->pfnIOPortDeregister(pDevIns, Port, cPorts);
3713}
3714
3715/**
3716 * @copydoc PDMDEVHLPR3::pfnMMIORegister
3717 */
3718DECLINLINE(int) PDMDevHlpMMIORegister(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTHCPTR pvUser,
3719 PFNIOMMMIOWRITE pfnWrite, PFNIOMMMIOREAD pfnRead, PFNIOMMMIOFILL pfnFill,
3720 const char *pszDesc)
3721{
3722 return pDevIns->pHlpR3->pfnMMIORegister(pDevIns, GCPhysStart, cbRange, pvUser, pfnWrite, pfnRead, pfnFill, pszDesc);
3723}
3724
3725/**
3726 * @copydoc PDMDEVHLPR3::pfnMMIORegisterRC
3727 */
3728DECLINLINE(int) PDMDevHlpMMIORegisterRC(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTGCPTR pvUser,
3729 const char *pszWrite, const char *pszRead, const char *pszFill)
3730{
3731 return pDevIns->pHlpR3->pfnMMIORegisterRC(pDevIns, GCPhysStart, cbRange, pvUser, pszWrite, pszRead, pszFill, NULL);
3732}
3733
3734/**
3735 * @copydoc PDMDEVHLPR3::pfnMMIORegisterR0
3736 */
3737DECLINLINE(int) PDMDevHlpMMIORegisterR0(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, RTR0PTR pvUser,
3738 const char *pszWrite, const char *pszRead, const char *pszFill)
3739{
3740 return pDevIns->pHlpR3->pfnMMIORegisterR0(pDevIns, GCPhysStart, cbRange, pvUser, pszWrite, pszRead, pszFill, NULL);
3741}
3742
3743/**
3744 * @copydoc PDMDEVHLPR3::pfnMMIODeregister
3745 */
3746DECLINLINE(int) PDMDevHlpMMIODeregister(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange)
3747{
3748 return pDevIns->pHlpR3->pfnMMIODeregister(pDevIns, GCPhysStart, cbRange);
3749}
3750
3751/**
3752 * @copydoc PDMDEVHLPR3::pfnMMIO2Register
3753 */
3754DECLINLINE(int) PDMDevHlpMMIO2Register(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS cb, uint32_t fFlags, void **ppv, const char *pszDesc)
3755{
3756 return pDevIns->pHlpR3->pfnMMIO2Register(pDevIns, iRegion, cb, fFlags, ppv, pszDesc);
3757}
3758
3759/**
3760 * @copydoc PDMDEVHLPR3::pfnMMIO2Deregister
3761 */
3762DECLINLINE(int) PDMDevHlpMMIO2Deregister(PPDMDEVINS pDevIns, uint32_t iRegion)
3763{
3764 return pDevIns->pHlpR3->pfnMMIO2Deregister(pDevIns, iRegion);
3765}
3766
3767/**
3768 * @copydoc PDMDEVHLPR3::pfnMMIO2Map
3769 */
3770DECLINLINE(int) PDMDevHlpMMIO2Map(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys)
3771{
3772 return pDevIns->pHlpR3->pfnMMIO2Map(pDevIns, iRegion, GCPhys);
3773}
3774
3775/**
3776 * @copydoc PDMDEVHLPR3::pfnMMIO2Unmap
3777 */
3778DECLINLINE(int) PDMDevHlpMMIO2Unmap(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys)
3779{
3780 return pDevIns->pHlpR3->pfnMMIO2Unmap(pDevIns, iRegion, GCPhys);
3781}
3782
3783/**
3784 * @copydoc PDMDEVHLPR3::pfnMMHyperMapMMIO2
3785 */
3786DECLINLINE(int) PDMDevHlpMMHyperMapMMIO2(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb,
3787 const char *pszDesc, PRTRCPTR pRCPtr)
3788{
3789 return pDevIns->pHlpR3->pfnMMHyperMapMMIO2(pDevIns, iRegion, off, cb, pszDesc, pRCPtr);
3790}
3791
3792/**
3793 * @copydoc PDMDEVHLPR3::pfnMMIO2MapKernel
3794 */
3795DECLINLINE(int) PDMDevHlpMMIO2MapKernel(PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb,
3796 const char *pszDesc, PRTR0PTR pR0Ptr)
3797{
3798 return pDevIns->pHlpR3->pfnMMIO2MapKernel(pDevIns, iRegion, off, cb, pszDesc, pR0Ptr);
3799}
3800
3801/**
3802 * @copydoc PDMDEVHLPR3::pfnROMRegister
3803 */
3804DECLINLINE(int) PDMDevHlpROMRegister(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, const void *pvBinary, uint32_t fFlags, const char *pszDesc)
3805{
3806 return pDevIns->pHlpR3->pfnROMRegister(pDevIns, GCPhysStart, cbRange, pvBinary, fFlags, pszDesc);
3807}
3808
3809/**
3810 * @copydoc PDMDEVHLPR3::pfnROMProtectShadow
3811 */
3812DECLINLINE(int) PDMDevHlpROMProtectShadow(PPDMDEVINS pDevIns, RTGCPHYS GCPhysStart, RTUINT cbRange, PGMROMPROT enmProt)
3813{
3814 return pDevIns->pHlpR3->pfnROMProtectShadow(pDevIns, GCPhysStart, cbRange, enmProt);
3815}
3816
3817/**
3818 * Register a save state data unit.
3819 *
3820 * @returns VBox status.
3821 * @param pDevIns The device instance.
3822 * @param uVersion Data layout version number.
3823 * @param cbGuess The approximate amount of data in the unit.
3824 * Only for progress indicators.
3825 * @param pfnSaveExec Execute save callback, optional.
3826 * @param pfnLoadExec Execute load callback, optional.
3827 */
3828DECLINLINE(int) PDMDevHlpSSMRegister(PPDMDEVINS pDevIns, uint32_t uVersion, size_t cbGuess,
3829 PFNSSMDEVSAVEEXEC pfnSaveExec, PFNSSMDEVLOADEXEC pfnLoadExec)
3830{
3831 return pDevIns->pHlpR3->pfnSSMRegister(pDevIns, uVersion, cbGuess, NULL /*pszBefore*/,
3832 NULL /*pfnLivePrep*/, NULL /*pfnLiveExec*/, NULL /*pfnLiveDone*/,
3833 NULL /*pfnSavePrep*/, pfnSaveExec, NULL /*pfnSaveDone*/,
3834 NULL /*pfnLoadPrep*/, pfnLoadExec, NULL /*pfnLoadDone*/);
3835}
3836
3837/**
3838 * Register a save state data unit with a live save callback as well.
3839 *
3840 * @returns VBox status.
3841 * @param pDevIns The device instance.
3842 * @param uVersion Data layout version number.
3843 * @param cbGuess The approximate amount of data in the unit.
3844 * Only for progress indicators.
3845 * @param pfnLiveExec Execute live callback, optional.
3846 * @param pfnSaveExec Execute save callback, optional.
3847 * @param pfnLoadExec Execute load callback, optional.
3848 */
3849DECLINLINE(int) PDMDevHlpSSMRegister3(PPDMDEVINS pDevIns, uint32_t uVersion, size_t cbGuess,
3850 FNSSMDEVLIVEEXEC pfnLiveExec, PFNSSMDEVSAVEEXEC pfnSaveExec, PFNSSMDEVLOADEXEC pfnLoadExec)
3851{
3852 return pDevIns->pHlpR3->pfnSSMRegister(pDevIns, uVersion, cbGuess, NULL /*pszBefore*/,
3853 NULL /*pfnLivePrep*/, pfnLiveExec, NULL /*pfnLiveDone*/,
3854 NULL /*pfnSavePrep*/, pfnSaveExec, NULL /*pfnSaveDone*/,
3855 NULL /*pfnLoadPrep*/, pfnLoadExec, NULL /*pfnLoadDone*/);
3856}
3857
3858/**
3859 * @copydoc PDMDEVHLPR3::pfnSSMRegister
3860 */
3861DECLINLINE(int) PDMDevHlpSSMRegisterEx(PPDMDEVINS pDevIns, uint32_t uVersion, size_t cbGuess, const char *pszBefore,
3862 PFNSSMDEVLIVEPREP pfnLivePrep, PFNSSMDEVLIVEEXEC pfnLiveExec, PFNSSMDEVLIVEVOTE pfnLiveVote,
3863 PFNSSMDEVSAVEPREP pfnSavePrep, PFNSSMDEVSAVEEXEC pfnSaveExec, PFNSSMDEVSAVEDONE pfnSaveDone,
3864 PFNSSMDEVLOADPREP pfnLoadPrep, PFNSSMDEVLOADEXEC pfnLoadExec, PFNSSMDEVLOADDONE pfnLoadDone)
3865{
3866 return pDevIns->pHlpR3->pfnSSMRegister(pDevIns, uVersion, cbGuess, pszBefore,
3867 pfnLivePrep, pfnLiveExec, pfnLiveVote,
3868 pfnSavePrep, pfnSaveExec, pfnSaveDone,
3869 pfnLoadPrep, pfnLoadExec, pfnLoadDone);
3870}
3871
3872/**
3873 * @copydoc PDMDEVHLPR3::pfnTMTimerCreate
3874 */
3875DECLINLINE(int) PDMDevHlpTMTimerCreate(PPDMDEVINS pDevIns, TMCLOCK enmClock, PFNTMTIMERDEV pfnCallback, void *pvUser, uint32_t fFlags,
3876 const char *pszDesc, PPTMTIMERR3 ppTimer)
3877{
3878 return pDevIns->pHlpR3->pfnTMTimerCreate(pDevIns, enmClock, pfnCallback, pvUser, fFlags, pszDesc, ppTimer);
3879}
3880
3881/**
3882 * @copydoc PDMDEVHLPR3::pfnTMUtcNow
3883 */
3884DECLINLINE(PRTTIMESPEC) PDMDevHlpTMUtcNow(PPDMDEVINS pDevIns, PRTTIMESPEC pTime)
3885{
3886 return pDevIns->pHlpR3->pfnTMUtcNow(pDevIns, pTime);
3887}
3888
3889#endif /* IN_RING3 */
3890
3891/**
3892 * @copydoc PDMDEVHLPR3::pfnPhysRead
3893 */
3894DECLINLINE(int) PDMDevHlpPhysRead(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead)
3895{
3896 return pDevIns->CTX_SUFF(pHlp)->pfnPhysRead(pDevIns, GCPhys, pvBuf, cbRead);
3897}
3898
3899/**
3900 * @copydoc PDMDEVHLPR3::pfnPhysWrite
3901 */
3902DECLINLINE(int) PDMDevHlpPhysWrite(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite)
3903{
3904 return pDevIns->CTX_SUFF(pHlp)->pfnPhysWrite(pDevIns, GCPhys, pvBuf, cbWrite);
3905}
3906
3907#ifdef IN_RING3
3908
3909/**
3910 * @copydoc PDMDEVHLPR3::pfnPhysGCPhys2CCPtr
3911 */
3912DECLINLINE(int) PDMDevHlpPhysGCPhys2CCPtr(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, uint32_t fFlags, void **ppv, PPGMPAGEMAPLOCK pLock)
3913{
3914 return pDevIns->CTX_SUFF(pHlp)->pfnPhysGCPhys2CCPtr(pDevIns, GCPhys, fFlags, ppv, pLock);
3915}
3916
3917/**
3918 * @copydoc PDMDEVHLPR3::pfnPhysGCPhys2CCPtrReadOnly
3919 */
3920DECLINLINE(int) PDMDevHlpPhysGCPhys2CCPtrReadOnly(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, uint32_t fFlags, void const **ppv, PPGMPAGEMAPLOCK pLock)
3921{
3922 return pDevIns->CTX_SUFF(pHlp)->pfnPhysGCPhys2CCPtrReadOnly(pDevIns, GCPhys, fFlags, ppv, pLock);
3923}
3924
3925/**
3926 * @copydoc PDMDEVHLPR3::pfnPhysReleasePageMappingLock
3927 */
3928DECLINLINE(void) PDMDevHlpPhysReleasePageMappingLock(PPDMDEVINS pDevIns, PPGMPAGEMAPLOCK pLock)
3929{
3930 pDevIns->CTX_SUFF(pHlp)->pfnPhysReleasePageMappingLock(pDevIns, pLock);
3931}
3932
3933/**
3934 * @copydoc PDMDEVHLPR3::pfnPhysReadGCVirt
3935 */
3936DECLINLINE(int) PDMDevHlpPhysReadGCVirt(PPDMDEVINS pDevIns, void *pvDst, RTGCPTR GCVirtSrc, size_t cb)
3937{
3938 return pDevIns->pHlpR3->pfnPhysReadGCVirt(pDevIns, pvDst, GCVirtSrc, cb);
3939}
3940
3941/**
3942 * @copydoc PDMDEVHLPR3::pfnPhysWriteGCVirt
3943 */
3944DECLINLINE(int) PDMDevHlpPhysWriteGCVirt(PPDMDEVINS pDevIns, RTGCPTR GCVirtDst, const void *pvSrc, size_t cb)
3945{
3946 return pDevIns->pHlpR3->pfnPhysWriteGCVirt(pDevIns, GCVirtDst, pvSrc, cb);
3947}
3948
3949/**
3950 * @copydoc PDMDEVHLPR3::pfnPhysGCPtr2GCPhys
3951 */
3952DECLINLINE(int) PDMDevHlpPhysGCPtr2GCPhys(PPDMDEVINS pDevIns, RTGCPTR GCPtr, PRTGCPHYS pGCPhys)
3953{
3954 return pDevIns->pHlpR3->pfnPhysGCPtr2GCPhys(pDevIns, GCPtr, pGCPhys);
3955}
3956
3957/**
3958 * @copydoc PDMDEVHLPR3::pfnMMHeapAlloc
3959 */
3960DECLINLINE(void *) PDMDevHlpMMHeapAlloc(PPDMDEVINS pDevIns, size_t cb)
3961{
3962 return pDevIns->pHlpR3->pfnMMHeapAlloc(pDevIns, cb);
3963}
3964
3965/**
3966 * @copydoc PDMDEVHLPR3::pfnMMHeapAllocZ
3967 */
3968DECLINLINE(void *) PDMDevHlpMMHeapAllocZ(PPDMDEVINS pDevIns, size_t cb)
3969{
3970 return pDevIns->pHlpR3->pfnMMHeapAllocZ(pDevIns, cb);
3971}
3972
3973/**
3974 * @copydoc PDMDEVHLPR3::pfnMMHeapFree
3975 */
3976DECLINLINE(void) PDMDevHlpMMHeapFree(PPDMDEVINS pDevIns, void *pv)
3977{
3978 pDevIns->pHlpR3->pfnMMHeapFree(pDevIns, pv);
3979}
3980#endif /* IN_RING3 */
3981
3982/**
3983 * @copydoc PDMDEVHLPR3::pfnVMState
3984 */
3985DECLINLINE(VMSTATE) PDMDevHlpVMState(PPDMDEVINS pDevIns)
3986{
3987 return pDevIns->CTX_SUFF(pHlp)->pfnVMState(pDevIns);
3988}
3989
3990#ifdef IN_RING3
3991/**
3992 * @copydoc PDMDEVHLPR3::pfnVMTeleportedAndNotFullyResumedYet
3993 */
3994DECLINLINE(bool) PDMDevHlpVMTeleportedAndNotFullyResumedYet(PPDMDEVINS pDevIns)
3995{
3996 return pDevIns->pHlpR3->pfnVMTeleportedAndNotFullyResumedYet(pDevIns);
3997}
3998#endif /* IN_RING3 */
3999
4000/**
4001 * @copydoc PDMDEVHLPR3::pfnVMSetError
4002 */
4003DECLINLINE(int) PDMDevHlpVMSetError(PPDMDEVINS pDevIns, const int rc, RT_SRC_POS_DECL, const char *pszFormat, ...)
4004{
4005 va_list va;
4006 va_start(va, pszFormat);
4007 pDevIns->CTX_SUFF(pHlp)->pfnVMSetErrorV(pDevIns, rc, RT_SRC_POS_ARGS, pszFormat, va);
4008 va_end(va);
4009 return rc;
4010}
4011
4012/**
4013 * @copydoc PDMDEVHLPR3::pfnVMSetRuntimeError
4014 */
4015DECLINLINE(int) PDMDevHlpVMSetRuntimeError(PPDMDEVINS pDevIns, uint32_t fFlags, const char *pszErrorId, const char *pszFormat, ...)
4016{
4017 va_list va;
4018 int rc;
4019 va_start(va, pszFormat);
4020 rc = pDevIns->CTX_SUFF(pHlp)->pfnVMSetRuntimeErrorV(pDevIns, fFlags, pszErrorId, pszFormat, va);
4021 va_end(va);
4022 return rc;
4023}
4024
4025/**
4026 * VBOX_STRICT wrapper for pHlp->pfnDBGFStopV.
4027 *
4028 * @returns VBox status code which must be passed up to the VMM. This will be
4029 * VINF_SUCCESS in non-strict builds.
4030 * @param pDevIns The device instance.
4031 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
4032 * @param pszFormat Message. (optional)
4033 * @param ... Message parameters.
4034 */
4035DECLINLINE(int) PDMDevHlpDBGFStop(PPDMDEVINS pDevIns, RT_SRC_POS_DECL, const char *pszFormat, ...)
4036{
4037#ifdef VBOX_STRICT
4038# ifdef IN_RING3
4039 int rc;
4040 va_list args;
4041 va_start(args, pszFormat);
4042 rc = pDevIns->pHlpR3->pfnDBGFStopV(pDevIns, RT_SRC_POS_ARGS, pszFormat, args);
4043 va_end(args);
4044 return rc;
4045# else
4046 return VINF_EM_DBG_STOP;
4047# endif
4048#else
4049 NOREF(pDevIns);
4050 NOREF(pszFile);
4051 NOREF(iLine);
4052 NOREF(pszFunction);
4053 NOREF(pszFormat);
4054 return VINF_SUCCESS;
4055#endif
4056}
4057
4058#ifdef IN_RING3
4059
4060/**
4061 * @copydoc PDMDEVHLPR3::pfnDBGFInfoRegister
4062 */
4063DECLINLINE(int) PDMDevHlpDBGFInfoRegister(PPDMDEVINS pDevIns, const char *pszName, const char *pszDesc, PFNDBGFHANDLERDEV pfnHandler)
4064{
4065 return pDevIns->pHlpR3->pfnDBGFInfoRegister(pDevIns, pszName, pszDesc, pfnHandler);
4066}
4067
4068/**
4069 * @copydoc PDMDEVHLPR3::pfnSTAMRegister
4070 */
4071DECLINLINE(void) PDMDevHlpSTAMRegister(PPDMDEVINS pDevIns, void *pvSample, STAMTYPE enmType, const char *pszName, STAMUNIT enmUnit, const char *pszDesc)
4072{
4073 pDevIns->pHlpR3->pfnSTAMRegister(pDevIns, pvSample, enmType, pszName, enmUnit, pszDesc);
4074}
4075
4076/**
4077 * @copydoc PDMDEVHLPR3::pfnSTAMRegisterF
4078 */
4079DECLINLINE(void) PDMDevHlpSTAMRegisterF(PPDMDEVINS pDevIns, void *pvSample, STAMTYPE enmType, STAMVISIBILITY enmVisibility, STAMUNIT enmUnit,
4080 const char *pszDesc, const char *pszName, ...)
4081{
4082 va_list va;
4083 va_start(va, pszName);
4084 pDevIns->pHlpR3->pfnSTAMRegisterV(pDevIns, pvSample, enmType, enmVisibility, enmUnit, pszDesc, pszName, va);
4085 va_end(va);
4086}
4087
4088/**
4089 * @copydoc PDMDEVHLPR3::pfnPCIRegister
4090 */
4091DECLINLINE(int) PDMDevHlpPCIRegister(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev)
4092{
4093 return pDevIns->pHlpR3->pfnPCIRegister(pDevIns, pPciDev);
4094}
4095
4096/**
4097 * @copydoc PDMDEVHLPR3::pfnPCIIORegionRegister
4098 */
4099DECLINLINE(int) PDMDevHlpPCIIORegionRegister(PPDMDEVINS pDevIns, int iRegion, uint32_t cbRegion, PCIADDRESSSPACE enmType, PFNPCIIOREGIONMAP pfnCallback)
4100{
4101 return pDevIns->pHlpR3->pfnPCIIORegionRegister(pDevIns, iRegion, cbRegion, enmType, pfnCallback);
4102}
4103
4104/**
4105 * @copydoc PDMDEVHLPR3::pfnPCISetConfigCallbacks
4106 */
4107DECLINLINE(void) PDMDevHlpPCISetConfigCallbacks(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PFNPCICONFIGREAD pfnRead, PPFNPCICONFIGREAD ppfnReadOld,
4108 PFNPCICONFIGWRITE pfnWrite, PPFNPCICONFIGWRITE ppfnWriteOld)
4109{
4110 pDevIns->pHlpR3->pfnPCISetConfigCallbacks(pDevIns, pPciDev, pfnRead, ppfnReadOld, pfnWrite, ppfnWriteOld);
4111}
4112
4113#endif /* IN_RING3 */
4114
4115/**
4116 * @copydoc PDMDEVHLPR3::pfnPCISetIrq
4117 */
4118DECLINLINE(void) PDMDevHlpPCISetIrq(PPDMDEVINS pDevIns, int iIrq, int iLevel)
4119{
4120 pDevIns->CTX_SUFF(pHlp)->pfnPCISetIrq(pDevIns, iIrq, iLevel);
4121}
4122
4123/**
4124 * @copydoc PDMDEVHLPR3::pfnPCISetIrqNoWait
4125 */
4126DECLINLINE(void) PDMDevHlpPCISetIrqNoWait(PPDMDEVINS pDevIns, int iIrq, int iLevel)
4127{
4128 pDevIns->CTX_SUFF(pHlp)->pfnPCISetIrq(pDevIns, iIrq, iLevel);
4129}
4130
4131/**
4132 * @copydoc PDMDEVHLPR3::pfnISASetIrq
4133 */
4134DECLINLINE(void) PDMDevHlpISASetIrq(PPDMDEVINS pDevIns, int iIrq, int iLevel)
4135{
4136 pDevIns->CTX_SUFF(pHlp)->pfnISASetIrq(pDevIns, iIrq, iLevel);
4137}
4138
4139/**
4140 * @copydoc PDMDEVHLPR3::pfnISASetIrqNoWait
4141 */
4142DECLINLINE(void) PDMDevHlpISASetIrqNoWait(PPDMDEVINS pDevIns, int iIrq, int iLevel)
4143{
4144 pDevIns->CTX_SUFF(pHlp)->pfnISASetIrq(pDevIns, iIrq, iLevel);
4145}
4146
4147#ifdef IN_RING3
4148
4149/**
4150 * @copydoc PDMDEVHLPR3::pfnDriverAttach
4151 */
4152DECLINLINE(int) PDMDevHlpDriverAttach(PPDMDEVINS pDevIns, RTUINT iLun, PPDMIBASE pBaseInterface, PPDMIBASE *ppBaseInterface, const char *pszDesc)
4153{
4154 return pDevIns->pHlpR3->pfnDriverAttach(pDevIns, iLun, pBaseInterface, ppBaseInterface, pszDesc);
4155}
4156
4157/**
4158 * @copydoc PDMDEVHLPR3::pfnQueueCreate
4159 */
4160DECLINLINE(int) PDMDevHlpQueueCreate(PPDMDEVINS pDevIns, RTUINT cbItem, RTUINT cItems, uint32_t cMilliesInterval,
4161 PFNPDMQUEUEDEV pfnCallback, bool fGCEnabled, const char *pszName, PPDMQUEUE *ppQueue)
4162{
4163 return pDevIns->pHlpR3->pfnQueueCreate(pDevIns, cbItem, cItems, cMilliesInterval, pfnCallback, fGCEnabled, pszName, ppQueue);
4164}
4165
4166/**
4167 * Initializes a PDM critical section.
4168 *
4169 * The PDM critical sections are derived from the IPRT critical sections, but
4170 * works in RC and R0 as well.
4171 *
4172 * @returns VBox status code.
4173 * @param pDevIns The device instance.
4174 * @param pCritSect Pointer to the critical section.
4175 * @param RT_SRC_POS_DECL Use RT_SRC_POS.
4176 * @param pszNameFmt Format string for namging the critical section.
4177 * For statistics and lock validation.
4178 * @param ... Arguments for the format string.
4179 */
4180DECLINLINE(int) PDMDevHlpCritSectInit(PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, RT_SRC_POS_DECL, const char *pszNameFmt, ...)
4181{
4182 int rc;
4183 va_list va;
4184 va_start(va, pszNameFmt);
4185 rc = pDevIns->pHlpR3->pfnCritSectInit(pDevIns, pCritSect, RT_SRC_POS_ARGS, pszNameFmt, va);
4186 va_end(va);
4187 return rc;
4188}
4189
4190/**
4191 * @copydoc PDMDEVHLPR3::pfnThreadCreate
4192 */
4193DECLINLINE(int) PDMDevHlpThreadCreate(PPDMDEVINS pDevIns, PPPDMTHREAD ppThread, void *pvUser, PFNPDMTHREADDEV pfnThread,
4194 PFNPDMTHREADWAKEUPDEV pfnWakeup, size_t cbStack, RTTHREADTYPE enmType, const char *pszName)
4195{
4196 return pDevIns->pHlpR3->pfnThreadCreate(pDevIns, ppThread, pvUser, pfnThread, pfnWakeup, cbStack, enmType, pszName);
4197}
4198
4199/**
4200 * @copydoc PDMDEVHLPR3::pfnSetAsyncNotification
4201 */
4202DECLINLINE(int) PDMDevHlpSetAsyncNotification(PPDMDEVINS pDevIns, PFNPDMDEVASYNCNOTIFY pfnAsyncNotify)
4203{
4204 return pDevIns->pHlpR3->pfnSetAsyncNotification(pDevIns, pfnAsyncNotify);
4205}
4206
4207/**
4208 * @copydoc PDMDEVHLPR3::pfnAsyncNotificationCompleted
4209 */
4210DECLINLINE(void) PDMDevHlpAsyncNotificationCompleted(PPDMDEVINS pDevIns)
4211{
4212 pDevIns->pHlpR3->pfnAsyncNotificationCompleted(pDevIns);
4213}
4214
4215/**
4216 * @copydoc PDMDEVHLPR3::pfnA20Set
4217 */
4218DECLINLINE(void) PDMDevHlpA20Set(PPDMDEVINS pDevIns, bool fEnable)
4219{
4220 pDevIns->pHlpR3->pfnA20Set(pDevIns, fEnable);
4221}
4222
4223/**
4224 * @copydoc PDMDEVHLPR3::pfnRTCRegister
4225 */
4226DECLINLINE(int) PDMDevHlpRTCRegister(PPDMDEVINS pDevIns, PCPDMRTCREG pRtcReg, PCPDMRTCHLP *ppRtcHlp)
4227{
4228 return pDevIns->pHlpR3->pfnRTCRegister(pDevIns, pRtcReg, ppRtcHlp);
4229}
4230
4231/**
4232 * @copydoc PDMDEVHLPR3::pfnPCIBusRegister
4233 */
4234DECLINLINE(int) PDMDevHlpPCIBusRegister(PPDMDEVINS pDevIns, PPDMPCIBUSREG pPciBusReg, PCPDMPCIHLPR3 *ppPciHlpR3)
4235{
4236 return pDevIns->pHlpR3->pfnPCIBusRegister(pDevIns, pPciBusReg, ppPciHlpR3);
4237}
4238
4239/**
4240 * @copydoc PDMDEVHLPR3::pfnPICRegister
4241 */
4242DECLINLINE(int) PDMDevHlpPICRegister(PPDMDEVINS pDevIns, PPDMPICREG pPicReg, PCPDMPICHLPR3 *ppPicHlpR3)
4243{
4244 return pDevIns->pHlpR3->pfnPICRegister(pDevIns, pPicReg, ppPicHlpR3);
4245}
4246
4247/**
4248 * @copydoc PDMDEVHLPR3::pfnAPICRegister
4249 */
4250DECLINLINE(int) PDMDevHlpAPICRegister(PPDMDEVINS pDevIns, PPDMAPICREG pApicReg, PCPDMAPICHLPR3 *ppApicHlpR3)
4251{
4252 return pDevIns->pHlpR3->pfnAPICRegister(pDevIns, pApicReg, ppApicHlpR3);
4253}
4254
4255/**
4256 * @copydoc PDMDEVHLPR3::pfn
4257 */
4258DECLINLINE(int) PDMDevHlpIOAPICRegister(PPDMDEVINS pDevIns, PPDMIOAPICREG pIoApicReg, PCPDMIOAPICHLPR3 *ppIoApicHlpR3)
4259{
4260 return pDevIns->pHlpR3->pfnIOAPICRegister(pDevIns, pIoApicReg, ppIoApicHlpR3);
4261}
4262
4263/**
4264 * @copydoc PDMDEVHLPR3::pfnHPETRegister
4265 */
4266DECLINLINE(int) PDMDevHlpHPETRegister(PPDMDEVINS pDevIns, PPDMHPETREG pHpetReg, PCPDMHPETHLPR3 *ppHpetHlpR3)
4267{
4268 return pDevIns->pHlpR3->pfnHPETRegister(pDevIns, pHpetReg, ppHpetHlpR3);
4269}
4270
4271/**
4272 * @copydoc PDMDEVHLPR3::pfnDMACRegister
4273 */
4274DECLINLINE(int) PDMDevHlpDMACRegister(PPDMDEVINS pDevIns, PPDMDMACREG pDmacReg, PCPDMDMACHLP *ppDmacHlp)
4275{
4276 return pDevIns->pHlpR3->pfnDMACRegister(pDevIns, pDmacReg, ppDmacHlp);
4277}
4278
4279/**
4280 * @copydoc PDMDEVHLPR3::pfnDMARegister
4281 */
4282DECLINLINE(int) PDMDevHlpDMARegister(PPDMDEVINS pDevIns, unsigned uChannel, PFNDMATRANSFERHANDLER pfnTransferHandler, void *pvUser)
4283{
4284 return pDevIns->pHlpR3->pfnDMARegister(pDevIns, uChannel, pfnTransferHandler, pvUser);
4285}
4286
4287/**
4288 * @copydoc PDMDEVHLPR3::pfnDMAReadMemory
4289 */
4290DECLINLINE(int) PDMDevHlpDMAReadMemory(PPDMDEVINS pDevIns, unsigned uChannel, void *pvBuffer, uint32_t off, uint32_t cbBlock, uint32_t *pcbRead)
4291{
4292 return pDevIns->pHlpR3->pfnDMAReadMemory(pDevIns, uChannel, pvBuffer, off, cbBlock, pcbRead);
4293}
4294
4295/**
4296 * @copydoc PDMDEVHLPR3::pfnDMAWriteMemory
4297 */
4298DECLINLINE(int) PDMDevHlpDMAWriteMemory(PPDMDEVINS pDevIns, unsigned uChannel, const void *pvBuffer, uint32_t off, uint32_t cbBlock, uint32_t *pcbWritten)
4299{
4300 return pDevIns->pHlpR3->pfnDMAWriteMemory(pDevIns, uChannel, pvBuffer, off, cbBlock, pcbWritten);
4301}
4302
4303/**
4304 * @copydoc PDMDEVHLPR3::pfnDMASetDREQ
4305 */
4306DECLINLINE(int) PDMDevHlpDMASetDREQ(PPDMDEVINS pDevIns, unsigned uChannel, unsigned uLevel)
4307{
4308 return pDevIns->pHlpR3->pfnDMASetDREQ(pDevIns, uChannel, uLevel);
4309}
4310
4311/**
4312 * @copydoc PDMDEVHLPR3::pfnDMAGetChannelMode
4313 */
4314DECLINLINE(uint8_t) PDMDevHlpDMAGetChannelMode(PPDMDEVINS pDevIns, unsigned uChannel)
4315{
4316 return pDevIns->pHlpR3->pfnDMAGetChannelMode(pDevIns, uChannel);
4317}
4318
4319/**
4320 * @copydoc PDMDEVHLPR3::pfnDMASchedule
4321 */
4322DECLINLINE(void) PDMDevHlpDMASchedule(PPDMDEVINS pDevIns)
4323{
4324 pDevIns->pHlpR3->pfnDMASchedule(pDevIns);
4325}
4326
4327/**
4328 * @copydoc PDMDEVHLPR3::pfnCMOSWrite
4329 */
4330DECLINLINE(int) PDMDevHlpCMOSWrite(PPDMDEVINS pDevIns, unsigned iReg, uint8_t u8Value)
4331{
4332 return pDevIns->pHlpR3->pfnCMOSWrite(pDevIns, iReg, u8Value);
4333}
4334
4335/**
4336 * @copydoc PDMDEVHLPR3::pfnCMOSRead
4337 */
4338DECLINLINE(int) PDMDevHlpCMOSRead(PPDMDEVINS pDevIns, unsigned iReg, uint8_t *pu8Value)
4339{
4340 return pDevIns->pHlpR3->pfnCMOSRead(pDevIns, iReg, pu8Value);
4341}
4342
4343/**
4344 * @copydoc PDMDEVHLP::pfnCallR0
4345 */
4346DECLINLINE(int) PDMDevHlpCallR0(PPDMDEVINS pDevIns, uint32_t uOperation, uint64_t u64Arg)
4347{
4348 return pDevIns->pHlpR3->pfnCallR0(pDevIns, uOperation, u64Arg);
4349}
4350
4351#endif /* IN_RING3 */
4352
4353/**
4354 * @copydoc PDMDEVHLPR3::pfnGetVM
4355 */
4356DECLINLINE(PVM) PDMDevHlpGetVM(PPDMDEVINS pDevIns)
4357{
4358 return pDevIns->CTX_SUFF(pHlp)->pfnGetVM(pDevIns);
4359}
4360
4361/**
4362 * @copydoc PDMDEVHLPR3::pfnGetVMCPU
4363 */
4364DECLINLINE(PVMCPU) PDMDevHlpGetVMCPU(PPDMDEVINS pDevIns)
4365{
4366 return pDevIns->CTX_SUFF(pHlp)->pfnGetVMCPU(pDevIns);
4367}
4368
4369#ifdef IN_RING3
4370
4371/**
4372 * @copydoc PDMDEVHLPR3::pfnRegisterVMMDevHeap
4373 */
4374DECLINLINE(int) PDMDevHlpRegisterVMMDevHeap(PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTR3PTR pvHeap, unsigned cbSize)
4375{
4376 return pDevIns->pHlpR3->pfnRegisterVMMDevHeap(pDevIns, GCPhys, pvHeap, cbSize);
4377}
4378
4379/**
4380 * @copydoc PDMDEVHLPR3::pfnUnregisterVMMDevHeap
4381 */
4382DECLINLINE(int) PDMDevHlpUnregisterVMMDevHeap(PPDMDEVINS pDevIns, RTGCPHYS GCPhys)
4383{
4384 return pDevIns->pHlpR3->pfnUnregisterVMMDevHeap(pDevIns, GCPhys);
4385}
4386
4387/**
4388 * @copydoc PDMDEVHLPR3::pfnVMReset
4389 */
4390DECLINLINE(int) PDMDevHlpVMReset(PPDMDEVINS pDevIns)
4391{
4392 return pDevIns->pHlpR3->pfnVMReset(pDevIns);
4393}
4394
4395/**
4396 * @copydoc PDMDEVHLPR3::pfnVMSuspend
4397 */
4398DECLINLINE(int) PDMDevHlpVMSuspend(PPDMDEVINS pDevIns)
4399{
4400 return pDevIns->pHlpR3->pfnVMSuspend(pDevIns);
4401}
4402
4403/**
4404 * @copydoc PDMDEVHLPR3::pfnVMPowerOff
4405 */
4406DECLINLINE(int) PDMDevHlpVMPowerOff(PPDMDEVINS pDevIns)
4407{
4408 return pDevIns->pHlpR3->pfnVMPowerOff(pDevIns);
4409}
4410
4411#endif /* IN_RING3 */
4412
4413/**
4414 * @copydoc PDMDEVHLPR3::pfnA20IsEnabled
4415 */
4416DECLINLINE(bool) PDMDevHlpA20IsEnabled(PPDMDEVINS pDevIns)
4417{
4418 return pDevIns->CTX_SUFF(pHlp)->pfnA20IsEnabled(pDevIns);
4419}
4420
4421#ifdef IN_RING3
4422
4423/**
4424 * @copydoc PDMDEVHLPR3::pfnGetCpuId
4425 */
4426DECLINLINE(void) PDMDevHlpGetCpuId(PPDMDEVINS pDevIns, uint32_t iLeaf, uint32_t *pEax, uint32_t *pEbx, uint32_t *pEcx, uint32_t *pEdx)
4427{
4428 pDevIns->pHlpR3->pfnGetCpuId(pDevIns, iLeaf, pEax, pEbx, pEcx, pEdx);
4429}
4430
4431#endif /* IN_RING3 */
4432#ifdef IN_RING0
4433
4434/**
4435 * @copydoc PDMDEVHLPR0::pfnCanEmulateIoBlock
4436 */
4437DECLINLINE(bool) PDMDevHlpCanEmulateIoBlock(PPDMDEVINS pDevIns)
4438{
4439 return pDevIns->CTX_SUFF(pHlp)->pfnCanEmulateIoBlock(pDevIns);
4440}
4441
4442#endif /* IN_RING0 */
4443
4444
4445
4446
4447/** Pointer to callbacks provided to the VBoxDeviceRegister() call. */
4448typedef struct PDMDEVREGCB *PPDMDEVREGCB;
4449
4450/**
4451 * Callbacks for VBoxDeviceRegister().
4452 */
4453typedef struct PDMDEVREGCB
4454{
4455 /** Interface version.
4456 * This is set to PDM_DEVREG_CB_VERSION. */
4457 uint32_t u32Version;
4458
4459 /**
4460 * Registers a device with the current VM instance.
4461 *
4462 * @returns VBox status code.
4463 * @param pCallbacks Pointer to the callback table.
4464 * @param pReg Pointer to the device registration record.
4465 * This data must be permanent and readonly.
4466 */
4467 DECLR3CALLBACKMEMBER(int, pfnRegister,(PPDMDEVREGCB pCallbacks, PCPDMDEVREG pReg));
4468} PDMDEVREGCB;
4469
4470/** Current version of the PDMDEVREGCB structure. */
4471#define PDM_DEVREG_CB_VERSION PDM_VERSION_MAKE(0xffe3, 1, 0)
4472
4473
4474/**
4475 * The VBoxDevicesRegister callback function.
4476 *
4477 * PDM will invoke this function after loading a device module and letting
4478 * the module decide which devices to register and how to handle conflicts.
4479 *
4480 * @returns VBox status code.
4481 * @param pCallbacks Pointer to the callback table.
4482 * @param u32Version VBox version number.
4483 */
4484typedef DECLCALLBACK(int) FNPDMVBOXDEVICESREGISTER(PPDMDEVREGCB pCallbacks, uint32_t u32Version);
4485
4486/** @} */
4487
4488RT_C_DECLS_END
4489
4490#endif
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette