VirtualBox

source: vbox/trunk/include/VBox/rawpci.h@ 41737

Last change on this file since 41737 was 36717, checked in by vboxsync, 14 years ago

PCI: experimental code for shared interrupts support
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 18.1 KB
Line 
1/** @file
2 * Raw PCI Devices (aka PCI pass-through). (VMM)
3 */
4
5/*
6 * Copyright (C) 2010-2011 Oracle Corporation
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License (GPL) as published by the Free Software
12 * Foundation, in version 2 as it comes in the "COPYING" file of the
13 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * The contents of this file may alternatively be used under the terms
17 * of the Common Development and Distribution License Version 1.0
18 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19 * VirtualBox OSE distribution, in which case the provisions of the
20 * CDDL are applicable instead of those of the GPL.
21 *
22 * You may elect to license modified versions of this file under the
23 * terms and conditions of either the GPL or the CDDL or both.
24 */
25
26#ifndef ___VBox_rawpci_h
27#define ___VBox_rawpci_h
28
29#include <VBox/types.h>
30#include <VBox/sup.h>
31
32RT_C_DECLS_BEGIN
33
34/**
35 * Handle for the raw PCI device.
36 */
37typedef uint32_t PCIRAWDEVHANDLE;
38
39/**
40 * Handle for the ISR.
41 */
42typedef uint32_t PCIRAWISRHANDLE;
43
44/**
45 * Physical memory action enumeration.
46 */
47typedef enum PCIRAWMEMINFOACTION
48{
49 /** Pages mapped. */
50 PCIRAW_MEMINFO_MAP,
51 /** Pages unmapped. */
52 PCIRAW_MEMINFO_UNMAP,
53 /** The usual 32-bit type blow up. */
54 PCIRAW_MEMINFO_32BIT_HACK = 0x7fffffff
55} PCIRAWMEMINFOACTION;
56
57/**
58 * Per-VM capability flag bits.
59 */
60typedef enum PCIRAWVMFLAGS
61{
62 /** If we can use IOMMU in this VM. */
63 PCIRAW_VMFLAGS_HAS_IOMMU = (1 << 0),
64 PCIRAW_VMFLAGS_32BIT_HACK = 0x7fffffff
65} PCIRAWVMFLAGS;
66
67/* Forward declaration. */
68struct RAWPCIPERVM;
69
70/**
71 * Callback to notify raw PCI subsystem about mapping/unmapping of
72 * host pages to the guest. Typical usecase is to register physical
73 * RAM pages with IOMMU, so that it could allow DMA for PCI devices
74 * directly from the guest RAM.
75 * Region shall be one or more contigous (both host and guest) pages
76 * of physical memory.
77 *
78 * @returns VBox status code.
79 *
80 * @param pVM VM pointer.
81 * @param HostStart Physical address of region start on the host.
82 * @param GuestStart Physical address of region start on the guest.
83 * @param cMemSize Region size in bytes.
84 * @param Action Action performed (i.e. if page was mapped or unmapped).
85 */
86typedef DECLCALLBACK(int) FNRAWPCICONTIGPHYSMEMINFO(struct RAWPCIPERVM* pVmData, RTHCPHYS HostStart, RTGCPHYS GuestStart, uint64_t cMemSize, PCIRAWMEMINFOACTION Action);
87typedef FNRAWPCICONTIGPHYSMEMINFO *PFNRAWPCICONTIGPHYSMEMINFO;
88
89/** Data being part of the VM structure. */
90typedef struct RAWPCIPERVM
91{
92 /** Shall only be interpreted by the host PCI driver. */
93 RTR0PTR pDriverData;
94 /** Callback called when mapping of host pages to the guest changes. */
95 PFNRAWPCICONTIGPHYSMEMINFO pfnContigMemInfo;
96 /** Flags describing VM capabilities (such as IOMMU presence). */
97 uint32_t fVmCaps;
98} RAWPCIPERVM;
99typedef RAWPCIPERVM *PRAWPCIPERVM;
100
101/** Parameters buffer for PCIRAWR0_DO_OPEN_DEVICE call */
102typedef struct
103{
104 /* in */
105 uint32_t PciAddress;
106 uint32_t fFlags;
107 /* out */
108 PCIRAWDEVHANDLE Device;
109 uint32_t fDevFlags;
110} PCIRAWREQOPENDEVICE;
111
112/** Parameters buffer for PCIRAWR0_DO_CLOSE_DEVICE call */
113typedef struct
114{
115 /* in */
116 uint32_t fFlags;
117} PCIRAWREQCLOSEDEVICE;
118
119/** Parameters buffer for PCIRAWR0_DO_GET_REGION_INFO call */
120typedef struct
121{
122 /* in */
123 int32_t iRegion;
124 /* out */
125 RTGCPHYS RegionStart;
126 uint64_t u64RegionSize;
127 bool fPresent;
128 uint32_t fFlags;
129} PCIRAWREQGETREGIONINFO;
130
131/** Parameters buffer for PCIRAWR0_DO_MAP_REGION call. */
132typedef struct
133{
134 /* in */
135 RTGCPHYS StartAddress;
136 uint64_t iRegionSize;
137 int32_t iRegion;
138 uint32_t fFlags;
139 /* out */
140 RTR3PTR pvAddressR3;
141 RTR0PTR pvAddressR0;
142} PCIRAWREQMAPREGION;
143
144/** Parameters buffer for PCIRAWR0_DO_UNMAP_REGION call. */
145typedef struct
146{
147 /* in */
148 RTGCPHYS StartAddress;
149 uint64_t iRegionSize;
150 RTR3PTR pvAddressR3;
151 RTR0PTR pvAddressR0;
152 int32_t iRegion;
153} PCIRAWREQUNMAPREGION;
154
155/** Parameters buffer for PCIRAWR0_DO_PIO_WRITE call. */
156typedef struct
157{
158 /* in */
159 uint16_t iPort;
160 uint16_t cb;
161 uint32_t iValue;
162} PCIRAWREQPIOWRITE;
163
164/** Parameters buffer for PCIRAWR0_DO_PIO_READ call. */
165typedef struct
166{
167 /* in */
168 uint16_t iPort;
169 uint16_t cb;
170 /* out */
171 uint32_t iValue;
172} PCIRAWREQPIOREAD;
173
174/** Memory operand. */
175typedef struct
176{
177 union
178 {
179 uint8_t u8;
180 uint16_t u16;
181 uint32_t u32;
182 uint64_t u64;
183 } u;
184 uint8_t cb;
185} PCIRAWMEMLOC;
186
187/** Parameters buffer for PCIRAWR0_DO_MMIO_WRITE call. */
188typedef struct
189{
190 /* in */
191 RTR0PTR Address;
192 PCIRAWMEMLOC Value;
193} PCIRAWREQMMIOWRITE;
194
195/** Parameters buffer for PCIRAWR0_DO_MMIO_READ call. */
196typedef struct
197{
198 /* in */
199 RTR0PTR Address;
200 /* inout (Value.cb is in) */
201 PCIRAWMEMLOC Value;
202} PCIRAWREQMMIOREAD;
203
204/* Parameters buffer for PCIRAWR0_DO_PCICFG_WRITE call. */
205typedef struct
206{
207 /* in */
208 uint32_t iOffset;
209 PCIRAWMEMLOC Value;
210} PCIRAWREQPCICFGWRITE;
211
212/** Parameters buffer for PCIRAWR0_DO_PCICFG_READ call. */
213typedef struct
214{
215 /* in */
216 uint32_t iOffset;
217 /* inout (Value.cb is in) */
218 PCIRAWMEMLOC Value;
219} PCIRAWREQPCICFGREAD;
220
221/** Parameters buffer for PCIRAWR0_DO_GET_IRQ call. */
222typedef struct PCIRAWREQGETIRQ
223{
224 /* in */
225 int64_t iTimeout;
226 /* out */
227 int32_t iIrq;
228} PCIRAWREQGETIRQ;
229
230/** Parameters buffer for PCIRAWR0_DO_POWER_STATE_CHANGE call. */
231typedef struct PCIRAWREQPOWERSTATECHANGE
232{
233 /* in */
234 uint32_t iState;
235 /* in/out */
236 uint64_t u64Param;
237} PCIRAWREQPOWERSTATECHANGE;
238
239/**
240 * Request buffer use for communication with the driver.
241 */
242typedef struct PCIRAWSENDREQ
243{
244 /** The request header. */
245 SUPVMMR0REQHDR Hdr;
246 /** Alternative to passing the taking the session from the VM handle.
247 * Either use this member or use the VM handle, don't do both.
248 */
249 PSUPDRVSESSION pSession;
250 /** Request type. */
251 int32_t iRequest;
252 /** Host device request targetted to. */
253 PCIRAWDEVHANDLE TargetDevice;
254 /** Call parameters. */
255 union
256 {
257 PCIRAWREQOPENDEVICE aOpenDevice;
258 PCIRAWREQCLOSEDEVICE aCloseDevice;
259 PCIRAWREQGETREGIONINFO aGetRegionInfo;
260 PCIRAWREQMAPREGION aMapRegion;
261 PCIRAWREQUNMAPREGION aUnmapRegion;
262 PCIRAWREQPIOWRITE aPioWrite;
263 PCIRAWREQPIOREAD aPioRead;
264 PCIRAWREQMMIOWRITE aMmioWrite;
265 PCIRAWREQMMIOREAD aMmioRead;
266 PCIRAWREQPCICFGWRITE aPciCfgWrite;
267 PCIRAWREQPCICFGREAD aPciCfgRead;
268 PCIRAWREQGETIRQ aGetIrq;
269 PCIRAWREQPOWERSTATECHANGE aPowerStateChange;
270 } u;
271} PCIRAWSENDREQ;
272typedef PCIRAWSENDREQ *PPCIRAWSENDREQ;
273
274/**
275 * Operations performed by the driver.
276 */
277typedef enum PCIRAWR0OPERATION
278{
279 /* Open device. */
280 PCIRAWR0_DO_OPEN_DEVICE,
281 /* Close device. */
282 PCIRAWR0_DO_CLOSE_DEVICE,
283 /* Get PCI region info. */
284 PCIRAWR0_DO_GET_REGION_INFO,
285 /* Map PCI region into VM address space. */
286 PCIRAWR0_DO_MAP_REGION,
287 /* Unmap PCI region from VM address space. */
288 PCIRAWR0_DO_UNMAP_REGION,
289 /* Perform PIO write. */
290 PCIRAWR0_DO_PIO_WRITE,
291 /* Perform PIO read. */
292 PCIRAWR0_DO_PIO_READ,
293 /* Perform MMIO write. */
294 PCIRAWR0_DO_MMIO_WRITE,
295 /* Perform MMIO read. */
296 PCIRAWR0_DO_MMIO_READ,
297 /* Perform PCI config write. */
298 PCIRAWR0_DO_PCICFG_WRITE,
299 /* Perform PCI config read. */
300 PCIRAWR0_DO_PCICFG_READ,
301 /* Get next IRQ for the device. */
302 PCIRAWR0_DO_GET_IRQ,
303 /* Enable getting IRQs for the device. */
304 PCIRAWR0_DO_ENABLE_IRQ,
305 /* Disable getting IRQs for the device. */
306 PCIRAWR0_DO_DISABLE_IRQ,
307 /* Notify driver about guest power state change. */
308 PCIRAWR0_DO_POWER_STATE_CHANGE,
309 /** The usual 32-bit type blow up. */
310 PCIRAWR0_DO_32BIT_HACK = 0x7fffffff
311} PCIRAWR0OPERATION;
312
313/**
314 * Power state enumeration.
315 */
316typedef enum PCIRAWPOWERSTATE
317{
318 /* Power on. */
319 PCIRAW_POWER_ON,
320 /* Power off. */
321 PCIRAW_POWER_OFF,
322 /* Suspend. */
323 PCIRAW_POWER_SUSPEND,
324 /* Resume. */
325 PCIRAW_POWER_RESUME,
326 /* Reset. */
327 PCIRAW_POWER_RESET,
328 /** The usual 32-bit type blow up. */
329 PCIRAW_POWER_32BIT_HACK = 0x7fffffff
330} PCIRAWPOWERSTATE;
331
332
333/** Forward declarations. */
334typedef struct RAWPCIFACTORY *PRAWPCIFACTORY;
335typedef struct RAWPCIDEVPORT *PRAWPCIDEVPORT;
336
337/**
338 * Interrupt service routine callback.
339 *
340 * @returns if interrupt was processed.
341 *
342 * @param pvContext Opaque user data passed to the handler.
343 * @param iIrq Interrupt number.
344 */
345typedef DECLCALLBACK(bool) FNRAWPCIISR(void *pvContext, int32_t iIrq);
346typedef FNRAWPCIISR *PFNRAWPCIISR;
347
348/**
349 * This is the port on the device interface, i.e. the driver side which the
350 * host device is connected to.
351 *
352 * This is only used for the in-kernel PCI device connections.
353 */
354typedef struct RAWPCIDEVPORT
355{
356 /** Structure version number. (RAWPCIDEVPORT_VERSION) */
357 uint32_t u32Version;
358
359 /**
360 * Init device.
361 *
362 * @param pPort Pointer to this structure.
363 * @param fFlags Initialization flags.
364 */
365 DECLR0CALLBACKMEMBER(int, pfnInit,(PRAWPCIDEVPORT pPort,
366 uint32_t fFlags));
367
368
369 /**
370 * Deinit device.
371 *
372 * @param pPort Pointer to this structure.
373 * @param fFlags Initialization flags.
374 */
375 DECLR0CALLBACKMEMBER(int, pfnDeinit,(PRAWPCIDEVPORT pPort,
376 uint32_t fFlags));
377
378
379 /**
380 * Destroy device.
381 *
382 * @param pPort Pointer to this structure.
383 */
384 DECLR0CALLBACKMEMBER(int, pfnDestroy,(PRAWPCIDEVPORT pPort));
385
386 /**
387 * Get PCI region info.
388 *
389 * @param pPort Pointer to this structure.
390 */
391 DECLR0CALLBACKMEMBER(int, pfnGetRegionInfo,(PRAWPCIDEVPORT pPort,
392 int32_t iRegion,
393 RTHCPHYS *pRegionStart,
394 uint64_t *pu64RegionSize,
395 bool *pfPresent,
396 uint32_t *pfFlags));
397
398
399 /**
400 * Map PCI region.
401 *
402 * @param pPort Pointer to this structure.
403 */
404 DECLR0CALLBACKMEMBER(int, pfnMapRegion,(PRAWPCIDEVPORT pPort,
405 int32_t iRegion,
406 RTHCPHYS RegionStart,
407 uint64_t u64RegionSize,
408 int32_t fFlags,
409 RTR0PTR *pRegionBaseR0));
410
411 /**
412 * Unmap PCI region.
413 *
414 * @param pPort Pointer to this structure.
415 */
416 DECLR0CALLBACKMEMBER(int, pfnUnmapRegion,(PRAWPCIDEVPORT pPort,
417 int32_t iRegion,
418 RTHCPHYS RegionStart,
419 uint64_t u64RegionSize,
420 RTR0PTR RegionBase));
421
422 /**
423 * Read device PCI register.
424 *
425 * @param pPort Pointer to this structure.
426 * @param Register PCI register.
427 * @param pValue Read value (with desired read width).
428 */
429 DECLR0CALLBACKMEMBER(int, pfnPciCfgRead,(PRAWPCIDEVPORT pPort,
430 uint32_t Register,
431 PCIRAWMEMLOC *pValue));
432
433
434 /**
435 * Write device PCI register.
436 *
437 * @param pPort Pointer to this structure.
438 * @param Register PCI register.
439 * @param pValue Write value (with desired write width).
440 */
441 DECLR0CALLBACKMEMBER(int, pfnPciCfgWrite,(PRAWPCIDEVPORT pPort,
442 uint32_t Register,
443 PCIRAWMEMLOC *pValue));
444
445 /**
446 * Request to register interrupt handler.
447 *
448 * @param pPort Pointer to this structure.
449 * @param pfnHandler Pointer to the handler.
450 * @param pIrqContext Context passed to the handler.
451 * @param phIsr Handle for the ISR, .
452 */
453 DECLR0CALLBACKMEMBER(int, pfnRegisterIrqHandler,(PRAWPCIDEVPORT pPort,
454 PFNRAWPCIISR pfnHandler,
455 void* pIrqContext,
456 PCIRAWISRHANDLE *phIsr));
457
458 /**
459 * Request to unregister interrupt handler.
460 *
461 * @param pPort Pointer to this structure.
462 * @param hIsr Handle of ISR to unregister (retured by earlier pfnRegisterIrqHandler).
463 */
464 DECLR0CALLBACKMEMBER(int, pfnUnregisterIrqHandler,(PRAWPCIDEVPORT pPort,
465 PCIRAWISRHANDLE hIsr));
466
467 /**
468 * Power state change notification.
469 *
470 * @param pPort Pointer to this structure.
471 * @param aState New power state.
472 * @param pu64Param State-specific in/out parameter.
473 */
474 DECLR0CALLBACKMEMBER(int, pfnPowerStateChange,(PRAWPCIDEVPORT pPort,
475 PCIRAWPOWERSTATE aState,
476 uint64_t *pu64Param));
477
478 /** Structure version number. (RAWPCIDEVPORT_VERSION) */
479 uint32_t u32VersionEnd;
480} RAWPCIDEVPORT;
481/** Version number for the RAWPCIDEVPORT::u32Version and RAWPCIIFPORT::u32VersionEnd fields. */
482#define RAWPCIDEVPORT_VERSION UINT32_C(0xAFBDCC02)
483
484/**
485 * The component factory interface for create a raw PCI interfaces.
486 */
487typedef struct RAWPCIFACTORY
488{
489 /**
490 * Release this factory.
491 *
492 * SUPR0ComponentQueryFactory (SUPDRVFACTORY::pfnQueryFactoryInterface to be precise)
493 * will retain a reference to the factory and the caller has to call this method to
494 * release it once the pfnCreateAndConnect call(s) has been done.
495 *
496 * @param pIfFactory Pointer to this structure.
497 */
498 DECLR0CALLBACKMEMBER(void, pfnRelease,(PRAWPCIFACTORY pFactory));
499
500 /**
501 * Create an instance for the specfied host PCI card and connects it
502 * to the driver.
503 *
504 *
505 * @returns VBox status code.
506 *
507 * @param pIfFactory Pointer to this structure.
508 * @param u32HostAddress Address of PCI device on the host.
509 * @param fFlags Creation flags.
510 * @param pVmCtx Context of VM where device is created.
511 * @param ppDevPort Where to store the pointer to the device port
512 * on success.
513 *
514 */
515 DECLR0CALLBACKMEMBER(int, pfnCreateAndConnect,(PRAWPCIFACTORY pFactory,
516 uint32_t u32HostAddress,
517 uint32_t fFlags,
518 PRAWPCIPERVM pVmCtx,
519 PRAWPCIDEVPORT *ppDevPort,
520 uint32_t *pfDevFlags));
521
522
523 /**
524 * Initialize per-VM data related to PCI passthrough.
525 *
526 * @returns VBox status code.
527 *
528 * @param pIfFactory Pointer to this structure.
529 * @param pVM Pointer to VM structure to initialize.
530 * @param pPciData Pointer to PCI data.
531 */
532 DECLR0CALLBACKMEMBER(int, pfnInitVm,(PRAWPCIFACTORY pFactory,
533 PVM pVM,
534 PRAWPCIPERVM pPciData));
535
536 /**
537 * Deinitialize per-VM data related to PCI passthrough.
538 *
539 * @returns VBox status code.
540 *
541 * @param pIfFactory Pointer to this structure.
542 * @param pVM Pointer to VM structure to deinitialize.
543 * @param pPciData Pointer to PCI data.
544 */
545 DECLR0CALLBACKMEMBER(void, pfnDeinitVm,(PRAWPCIFACTORY pFactory,
546 PVM pVM,
547 PRAWPCIPERVM pPciData));
548} RAWPCIFACTORY;
549
550#define RAWPCIFACTORY_UUID_STR "ea089839-4171-476f-adfb-9e7ab1cbd0fb"
551
552/**
553 * Flags passed to pfnPciDeviceConstructStart(), to notify driver
554 * about options to be used to open device.
555 */
556typedef enum PCIRAWDRIVERFLAGS
557{
558 /** If runtime shall try to detach host driver. */
559 PCIRAWDRIVERRFLAG_DETACH_HOST_DRIVER = (1 << 0),
560 /** The usual 32-bit type blow up. */
561 PCIRAWDRIVERRFLAG_32BIT_HACK = 0x7fffffff
562} PCIRAWDRIVERFLAGS;
563
564/**
565 * Flags used to describe PCI region, matches to PCIADDRESSSPACE
566 * in pci.h.
567 */
568typedef enum PCIRAWADDRESSSPACE
569{
570 /** Memory. */
571 PCIRAW_ADDRESS_SPACE_MEM = 0x00,
572 /** I/O space. */
573 PCIRAW_ADDRESS_SPACE_IO = 0x01,
574 /** 32-bit BAR. */
575 PCIRAW_ADDRESS_SPACE_BAR32 = 0x00,
576 /** 64-bit BAR. */
577 PCIRAW_ADDRESS_SPACE_BAR64 = 0x04,
578 /** Prefetch memory. */
579 PCIRAW_ADDRESS_SPACE_MEM_PREFETCH = 0x08,
580 /** The usual 32-bit type blow up. */
581 PCIRAW_ADDRESS_SPACE_32BIT_HACK = 0x7fffffff
582} PCIRAWADDRESSSPACE;
583
584RT_C_DECLS_END
585
586/* #define VBOX_WITH_SHARED_PCI_INTERRUPTS */
587
588#endif
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette