VirtualBox

source: vbox/trunk/include/VBox/vmm/cpum.h@ 43262

Last change on this file since 43262 was 42427, checked in by vboxsync, 12 years ago

VMM: Fixed some selector arithmetic, introducing a new constand and renaming and old one to make things clearer. Also added CPUMGetGuestLdtrEx and make some (but not all) of SELM use this instead of shadow GDT.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 21.0 KB
Line 
1/** @file
2 * CPUM - CPU Monitor(/ Manager).
3 */
4
5/*
6 * Copyright (C) 2006-2012 Oracle Corporation
7 *
8 * This file is part of VirtualBox Open Source Edition (OSE), as
9 * available from http://www.virtualbox.org. This file is free software;
10 * you can redistribute it and/or modify it under the terms of the GNU
11 * General Public License (GPL) as published by the Free Software
12 * Foundation, in version 2 as it comes in the "COPYING" file of the
13 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15 *
16 * The contents of this file may alternatively be used under the terms
17 * of the Common Development and Distribution License Version 1.0
18 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19 * VirtualBox OSE distribution, in which case the provisions of the
20 * CDDL are applicable instead of those of the GPL.
21 *
22 * You may elect to license modified versions of this file under the
23 * terms and conditions of either the GPL or the CDDL or both.
24 */
25
26#ifndef ___VBox_vmm_cpum_h
27#define ___VBox_vmm_cpum_h
28
29#include <iprt/x86.h>
30#include <VBox/types.h>
31#include <VBox/vmm/cpumctx.h>
32
33RT_C_DECLS_BEGIN
34
35/** @defgroup grp_cpum The CPU Monitor / Manager API
36 * @{
37 */
38
39/**
40 * CPUID feature to set or clear.
41 */
42typedef enum CPUMCPUIDFEATURE
43{
44 CPUMCPUIDFEATURE_INVALID = 0,
45 /** The APIC feature bit. (Std+Ext) */
46 CPUMCPUIDFEATURE_APIC,
47 /** The sysenter/sysexit feature bit. (Std) */
48 CPUMCPUIDFEATURE_SEP,
49 /** The SYSCALL/SYSEXIT feature bit (64 bits mode only for Intel CPUs). (Ext) */
50 CPUMCPUIDFEATURE_SYSCALL,
51 /** The PAE feature bit. (Std+Ext) */
52 CPUMCPUIDFEATURE_PAE,
53 /** The NX feature bit. (Ext) */
54 CPUMCPUIDFEATURE_NX,
55 /** The LAHF/SAHF feature bit (64 bits mode only). (Ext) */
56 CPUMCPUIDFEATURE_LAHF,
57 /** The LONG MODE feature bit. (Ext) */
58 CPUMCPUIDFEATURE_LONG_MODE,
59 /** The PAT feature bit. (Std+Ext) */
60 CPUMCPUIDFEATURE_PAT,
61 /** The x2APIC feature bit. (Std) */
62 CPUMCPUIDFEATURE_X2APIC,
63 /** The RDTSCP feature bit. (Ext) */
64 CPUMCPUIDFEATURE_RDTSCP,
65 /** The Hypervisor Present bit. (Std) */
66 CPUMCPUIDFEATURE_HVP,
67 /** 32bit hackishness. */
68 CPUMCPUIDFEATURE_32BIT_HACK = 0x7fffffff
69} CPUMCPUIDFEATURE;
70
71/**
72 * CPU Vendor.
73 */
74typedef enum CPUMCPUVENDOR
75{
76 CPUMCPUVENDOR_INVALID = 0,
77 CPUMCPUVENDOR_INTEL,
78 CPUMCPUVENDOR_AMD,
79 CPUMCPUVENDOR_VIA,
80 CPUMCPUVENDOR_UNKNOWN,
81 CPUMCPUVENDOR_SYNTHETIC,
82 /** 32bit hackishness. */
83 CPUMCPUVENDOR_32BIT_HACK = 0x7fffffff
84} CPUMCPUVENDOR;
85
86
87/** @name Guest Register Getters.
88 * @{ */
89VMMDECL(void) CPUMGetGuestGDTR(PVMCPU pVCpu, PVBOXGDTR pGDTR);
90VMMDECL(RTGCPTR) CPUMGetGuestIDTR(PVMCPU pVCpu, uint16_t *pcbLimit);
91VMMDECL(RTSEL) CPUMGetGuestTR(PVMCPU pVCpu, PCPUMSELREGHID pHidden);
92VMMDECL(RTSEL) CPUMGetGuestLDTR(PVMCPU pVCpu);
93VMMDECL(RTSEL) CPUMGetGuestLdtrEx(PVMCPU pVCpu, uint64_t *pGCPtrBase, uint32_t *pcbLimit);
94VMMDECL(uint64_t) CPUMGetGuestCR0(PVMCPU pVCpu);
95VMMDECL(uint64_t) CPUMGetGuestCR2(PVMCPU pVCpu);
96VMMDECL(uint64_t) CPUMGetGuestCR3(PVMCPU pVCpu);
97VMMDECL(uint64_t) CPUMGetGuestCR4(PVMCPU pVCpu);
98VMMDECL(uint64_t) CPUMGetGuestCR8(PVMCPU pVCpu);
99VMMDECL(int) CPUMGetGuestCRx(PVMCPU pVCpu, unsigned iReg, uint64_t *pValue);
100VMMDECL(uint32_t) CPUMGetGuestEFlags(PVMCPU pVCpu);
101VMMDECL(uint32_t) CPUMGetGuestEIP(PVMCPU pVCpu);
102VMMDECL(uint64_t) CPUMGetGuestRIP(PVMCPU pVCpu);
103VMMDECL(uint32_t) CPUMGetGuestEAX(PVMCPU pVCpu);
104VMMDECL(uint32_t) CPUMGetGuestEBX(PVMCPU pVCpu);
105VMMDECL(uint32_t) CPUMGetGuestECX(PVMCPU pVCpu);
106VMMDECL(uint32_t) CPUMGetGuestEDX(PVMCPU pVCpu);
107VMMDECL(uint32_t) CPUMGetGuestESI(PVMCPU pVCpu);
108VMMDECL(uint32_t) CPUMGetGuestEDI(PVMCPU pVCpu);
109VMMDECL(uint32_t) CPUMGetGuestESP(PVMCPU pVCpu);
110VMMDECL(uint32_t) CPUMGetGuestEBP(PVMCPU pVCpu);
111VMMDECL(RTSEL) CPUMGetGuestCS(PVMCPU pVCpu);
112VMMDECL(RTSEL) CPUMGetGuestDS(PVMCPU pVCpu);
113VMMDECL(RTSEL) CPUMGetGuestES(PVMCPU pVCpu);
114VMMDECL(RTSEL) CPUMGetGuestFS(PVMCPU pVCpu);
115VMMDECL(RTSEL) CPUMGetGuestGS(PVMCPU pVCpu);
116VMMDECL(RTSEL) CPUMGetGuestSS(PVMCPU pVCpu);
117VMMDECL(uint64_t) CPUMGetGuestDR0(PVMCPU pVCpu);
118VMMDECL(uint64_t) CPUMGetGuestDR1(PVMCPU pVCpu);
119VMMDECL(uint64_t) CPUMGetGuestDR2(PVMCPU pVCpu);
120VMMDECL(uint64_t) CPUMGetGuestDR3(PVMCPU pVCpu);
121VMMDECL(uint64_t) CPUMGetGuestDR6(PVMCPU pVCpu);
122VMMDECL(uint64_t) CPUMGetGuestDR7(PVMCPU pVCpu);
123VMMDECL(int) CPUMGetGuestDRx(PVMCPU pVCpu, uint32_t iReg, uint64_t *pValue);
124VMMDECL(void) CPUMGetGuestCpuId(PVMCPU pVCpu, uint32_t iLeaf, uint32_t *pEax, uint32_t *pEbx, uint32_t *pEcx, uint32_t *pEdx);
125VMMDECL(uint32_t) CPUMGetGuestCpuIdStdMax(PVM pVM);
126VMMDECL(uint32_t) CPUMGetGuestCpuIdExtMax(PVM pVM);
127VMMDECL(uint32_t) CPUMGetGuestCpuIdCentaurMax(PVM pVM);
128VMMDECL(uint64_t) CPUMGetGuestEFER(PVMCPU pVCpu);
129VMMDECL(int) CPUMQueryGuestMsr(PVMCPU pVCpu, uint32_t idMsr, uint64_t *puValue);
130VMMDECL(int) CPUMSetGuestMsr(PVMCPU pVCpu, uint32_t idMsr, uint64_t uValue);
131VMMDECL(CPUMCPUVENDOR) CPUMGetGuestCpuVendor(PVM pVM);
132VMMDECL(CPUMCPUVENDOR) CPUMGetHostCpuVendor(PVM pVM);
133/** @} */
134
135/** @name Guest Register Setters.
136 * @{ */
137VMMDECL(int) CPUMSetGuestGDTR(PVMCPU pVCpu, uint64_t GCPtrBase, uint16_t cbLimit);
138VMMDECL(int) CPUMSetGuestIDTR(PVMCPU pVCpu, uint64_t GCPtrBase, uint16_t cbLimit);
139VMMDECL(int) CPUMSetGuestTR(PVMCPU pVCpu, uint16_t tr);
140VMMDECL(int) CPUMSetGuestLDTR(PVMCPU pVCpu, uint16_t ldtr);
141VMMDECL(int) CPUMSetGuestCR0(PVMCPU pVCpu, uint64_t cr0);
142VMMDECL(int) CPUMSetGuestCR2(PVMCPU pVCpu, uint64_t cr2);
143VMMDECL(int) CPUMSetGuestCR3(PVMCPU pVCpu, uint64_t cr3);
144VMMDECL(int) CPUMSetGuestCR4(PVMCPU pVCpu, uint64_t cr4);
145VMMDECL(int) CPUMSetGuestDR0(PVMCPU pVCpu, uint64_t uDr0);
146VMMDECL(int) CPUMSetGuestDR1(PVMCPU pVCpu, uint64_t uDr1);
147VMMDECL(int) CPUMSetGuestDR2(PVMCPU pVCpu, uint64_t uDr2);
148VMMDECL(int) CPUMSetGuestDR3(PVMCPU pVCpu, uint64_t uDr3);
149VMMDECL(int) CPUMSetGuestDR6(PVMCPU pVCpu, uint64_t uDr6);
150VMMDECL(int) CPUMSetGuestDR7(PVMCPU pVCpu, uint64_t uDr7);
151VMMDECL(int) CPUMSetGuestDRx(PVMCPU pVCpu, uint32_t iReg, uint64_t Value);
152VMMDECL(int) CPUMSetGuestEFlags(PVMCPU pVCpu, uint32_t eflags);
153VMMDECL(int) CPUMSetGuestEIP(PVMCPU pVCpu, uint32_t eip);
154VMMDECL(int) CPUMSetGuestEAX(PVMCPU pVCpu, uint32_t eax);
155VMMDECL(int) CPUMSetGuestEBX(PVMCPU pVCpu, uint32_t ebx);
156VMMDECL(int) CPUMSetGuestECX(PVMCPU pVCpu, uint32_t ecx);
157VMMDECL(int) CPUMSetGuestEDX(PVMCPU pVCpu, uint32_t edx);
158VMMDECL(int) CPUMSetGuestESI(PVMCPU pVCpu, uint32_t esi);
159VMMDECL(int) CPUMSetGuestEDI(PVMCPU pVCpu, uint32_t edi);
160VMMDECL(int) CPUMSetGuestESP(PVMCPU pVCpu, uint32_t esp);
161VMMDECL(int) CPUMSetGuestEBP(PVMCPU pVCpu, uint32_t ebp);
162VMMDECL(int) CPUMSetGuestCS(PVMCPU pVCpu, uint16_t cs);
163VMMDECL(int) CPUMSetGuestDS(PVMCPU pVCpu, uint16_t ds);
164VMMDECL(int) CPUMSetGuestES(PVMCPU pVCpu, uint16_t es);
165VMMDECL(int) CPUMSetGuestFS(PVMCPU pVCpu, uint16_t fs);
166VMMDECL(int) CPUMSetGuestGS(PVMCPU pVCpu, uint16_t gs);
167VMMDECL(int) CPUMSetGuestSS(PVMCPU pVCpu, uint16_t ss);
168VMMDECL(void) CPUMSetGuestEFER(PVMCPU pVCpu, uint64_t val);
169VMMDECL(void) CPUMSetGuestCpuIdFeature(PVM pVM, CPUMCPUIDFEATURE enmFeature);
170VMMDECL(void) CPUMClearGuestCpuIdFeature(PVM pVM, CPUMCPUIDFEATURE enmFeature);
171VMMDECL(bool) CPUMGetGuestCpuIdFeature(PVM pVM, CPUMCPUIDFEATURE enmFeature);
172VMMDECL(void) CPUMSetGuestCtx(PVMCPU pVCpu, const PCPUMCTX pCtx);
173VMM_INT_DECL(void) CPUMGuestLazyLoadHiddenCsAndSs(PVMCPU pVCpu);
174VMM_INT_DECL(void) CPUMGuestLazyLoadHiddenSelectorReg(PVMCPU pVCpu, PCPUMSELREG pSReg);
175/** @} */
176
177
178/** @name Misc Guest Predicate Functions.
179 * @{ */
180
181VMMDECL(bool) CPUMIsGuestIn16BitCode(PVMCPU pVCpu);
182VMMDECL(bool) CPUMIsGuestIn32BitCode(PVMCPU pVCpu);
183VMMDECL(bool) CPUMIsGuestIn64BitCode(PVMCPU pVCpu);
184VMMDECL(bool) CPUMIsGuestNXEnabled(PVMCPU pVCpu);
185VMMDECL(bool) CPUMIsGuestPageSizeExtEnabled(PVMCPU pVCpu);
186VMMDECL(bool) CPUMIsGuestPagingEnabled(PVMCPU pVCpu);
187VMMDECL(bool) CPUMIsGuestR0WriteProtEnabled(PVMCPU pVCpu);
188VMMDECL(bool) CPUMIsGuestInRealMode(PVMCPU pVCpu);
189VMMDECL(bool) CPUMIsGuestInRealOrV86Mode(PVMCPU pVCpu);
190VMMDECL(bool) CPUMIsGuestInProtectedMode(PVMCPU pVCpu);
191VMMDECL(bool) CPUMIsGuestInPagedProtectedMode(PVMCPU pVCpu);
192VMMDECL(bool) CPUMIsGuestInLongMode(PVMCPU pVCpu);
193VMMDECL(bool) CPUMIsGuestInPAEMode(PVMCPU pVCpu);
194VMM_INT_DECL(bool) CPUMIsGuestInRawMode(PVMCPU pVCpu);
195
196#ifndef VBOX_WITHOUT_UNNAMED_UNIONS
197
198/**
199 * Tests if the guest is running in real mode or not.
200 *
201 * @returns true if in real mode, otherwise false.
202 * @param pCtx Current CPU context
203 */
204DECLINLINE(bool) CPUMIsGuestInRealModeEx(PCPUMCTX pCtx)
205{
206 return !(pCtx->cr0 & X86_CR0_PE);
207}
208
209/**
210 * Tests if the guest is running in real or virtual 8086 mode.
211 *
212 * @returns @c true if it is, @c false if not.
213 * @param pCtx Current CPU context
214 */
215DECLINLINE(bool) CPUMIsGuestInRealOrV86ModeEx(PCPUMCTX pCtx)
216{
217 return !(pCtx->cr0 & X86_CR0_PE)
218 || pCtx->eflags.Bits.u1VM; /** @todo verify that this cannot be set in long mode. */
219}
220
221/**
222 * Tests if the guest is running in paged protected or not.
223 *
224 * @returns true if in paged protected mode, otherwise false.
225 * @param pVM The VM handle.
226 */
227DECLINLINE(bool) CPUMIsGuestInPagedProtectedModeEx(PCPUMCTX pCtx)
228{
229 return (pCtx->cr0 & (X86_CR0_PE | X86_CR0_PG)) == (X86_CR0_PE | X86_CR0_PG);
230}
231
232/**
233 * Tests if the guest is running in long mode or not.
234 *
235 * @returns true if in long mode, otherwise false.
236 * @param pCtx Current CPU context
237 */
238DECLINLINE(bool) CPUMIsGuestInLongModeEx(PCPUMCTX pCtx)
239{
240 return (pCtx->msrEFER & MSR_K6_EFER_LMA) == MSR_K6_EFER_LMA;
241}
242
243VMM_INT_DECL(bool) CPUMIsGuestIn64BitCodeSlow(PCPUMCTX pCtx);
244
245/**
246 * Tests if the guest is running in 64 bits mode or not.
247 *
248 * @returns true if in 64 bits protected mode, otherwise false.
249 * @param pVCpu The current virtual CPU.
250 * @param pCtx Current CPU context
251 */
252DECLINLINE(bool) CPUMIsGuestIn64BitCodeEx(PCPUMCTX pCtx)
253{
254 if (!(pCtx->msrEFER & MSR_K6_EFER_LMA))
255 return false;
256 if (!CPUMSELREG_ARE_HIDDEN_PARTS_VALID(NULL, &pCtx->cs))
257 return CPUMIsGuestIn64BitCodeSlow(pCtx);
258 return pCtx->cs.Attr.n.u1Long;
259}
260
261/**
262 * Tests if the guest is running in PAE mode or not.
263 *
264 * @returns true if in PAE mode, otherwise false.
265 * @param pCtx Current CPU context
266 */
267DECLINLINE(bool) CPUMIsGuestInPAEModeEx(PCPUMCTX pCtx)
268{
269 return ( (pCtx->cr4 & X86_CR4_PAE)
270 && CPUMIsGuestInPagedProtectedModeEx(pCtx)
271 && !CPUMIsGuestInLongModeEx(pCtx));
272}
273
274#endif /* VBOX_WITHOUT_UNNAMED_UNIONS */
275
276/** @} */
277
278
279/** @name Hypervisor Register Getters.
280 * @{ */
281VMMDECL(RTSEL) CPUMGetHyperCS(PVMCPU pVCpu);
282VMMDECL(RTSEL) CPUMGetHyperDS(PVMCPU pVCpu);
283VMMDECL(RTSEL) CPUMGetHyperES(PVMCPU pVCpu);
284VMMDECL(RTSEL) CPUMGetHyperFS(PVMCPU pVCpu);
285VMMDECL(RTSEL) CPUMGetHyperGS(PVMCPU pVCpu);
286VMMDECL(RTSEL) CPUMGetHyperSS(PVMCPU pVCpu);
287#if 0 /* these are not correct. */
288VMMDECL(uint32_t) CPUMGetHyperCR0(PVMCPU pVCpu);
289VMMDECL(uint32_t) CPUMGetHyperCR2(PVMCPU pVCpu);
290VMMDECL(uint32_t) CPUMGetHyperCR3(PVMCPU pVCpu);
291VMMDECL(uint32_t) CPUMGetHyperCR4(PVMCPU pVCpu);
292#endif
293/** This register is only saved on fatal traps. */
294VMMDECL(uint32_t) CPUMGetHyperEAX(PVMCPU pVCpu);
295VMMDECL(uint32_t) CPUMGetHyperEBX(PVMCPU pVCpu);
296/** This register is only saved on fatal traps. */
297VMMDECL(uint32_t) CPUMGetHyperECX(PVMCPU pVCpu);
298/** This register is only saved on fatal traps. */
299VMMDECL(uint32_t) CPUMGetHyperEDX(PVMCPU pVCpu);
300VMMDECL(uint32_t) CPUMGetHyperESI(PVMCPU pVCpu);
301VMMDECL(uint32_t) CPUMGetHyperEDI(PVMCPU pVCpu);
302VMMDECL(uint32_t) CPUMGetHyperEBP(PVMCPU pVCpu);
303VMMDECL(uint32_t) CPUMGetHyperESP(PVMCPU pVCpu);
304VMMDECL(uint32_t) CPUMGetHyperEFlags(PVMCPU pVCpu);
305VMMDECL(uint32_t) CPUMGetHyperEIP(PVMCPU pVCpu);
306VMMDECL(uint64_t) CPUMGetHyperRIP(PVMCPU pVCpu);
307VMMDECL(uint32_t) CPUMGetHyperIDTR(PVMCPU pVCpu, uint16_t *pcbLimit);
308VMMDECL(uint32_t) CPUMGetHyperGDTR(PVMCPU pVCpu, uint16_t *pcbLimit);
309VMMDECL(RTSEL) CPUMGetHyperLDTR(PVMCPU pVCpu);
310VMMDECL(RTGCUINTREG) CPUMGetHyperDR0(PVMCPU pVCpu);
311VMMDECL(RTGCUINTREG) CPUMGetHyperDR1(PVMCPU pVCpu);
312VMMDECL(RTGCUINTREG) CPUMGetHyperDR2(PVMCPU pVCpu);
313VMMDECL(RTGCUINTREG) CPUMGetHyperDR3(PVMCPU pVCpu);
314VMMDECL(RTGCUINTREG) CPUMGetHyperDR6(PVMCPU pVCpu);
315VMMDECL(RTGCUINTREG) CPUMGetHyperDR7(PVMCPU pVCpu);
316VMMDECL(void) CPUMGetHyperCtx(PVMCPU pVCpu, PCPUMCTX pCtx);
317VMMDECL(uint32_t) CPUMGetHyperCR3(PVMCPU pVCpu);
318/** @} */
319
320/** @name Hypervisor Register Setters.
321 * @{ */
322VMMDECL(void) CPUMSetHyperGDTR(PVMCPU pVCpu, uint32_t addr, uint16_t limit);
323VMMDECL(void) CPUMSetHyperLDTR(PVMCPU pVCpu, RTSEL SelLDTR);
324VMMDECL(void) CPUMSetHyperIDTR(PVMCPU pVCpu, uint32_t addr, uint16_t limit);
325VMMDECL(void) CPUMSetHyperCR3(PVMCPU pVCpu, uint32_t cr3);
326VMMDECL(void) CPUMSetHyperTR(PVMCPU pVCpu, RTSEL SelTR);
327VMMDECL(void) CPUMSetHyperCS(PVMCPU pVCpu, RTSEL SelCS);
328VMMDECL(void) CPUMSetHyperDS(PVMCPU pVCpu, RTSEL SelDS);
329VMMDECL(void) CPUMSetHyperES(PVMCPU pVCpu, RTSEL SelDS);
330VMMDECL(void) CPUMSetHyperFS(PVMCPU pVCpu, RTSEL SelDS);
331VMMDECL(void) CPUMSetHyperGS(PVMCPU pVCpu, RTSEL SelDS);
332VMMDECL(void) CPUMSetHyperSS(PVMCPU pVCpu, RTSEL SelSS);
333VMMDECL(void) CPUMSetHyperESP(PVMCPU pVCpu, uint32_t u32ESP);
334VMMDECL(int) CPUMSetHyperEFlags(PVMCPU pVCpu, uint32_t Efl);
335VMMDECL(void) CPUMSetHyperEIP(PVMCPU pVCpu, uint32_t u32EIP);
336VMM_INT_DECL(void) CPUMSetHyperState(PVMCPU pVCpu, uint32_t u32EIP, uint32_t u32ESP, uint32_t u32EAX, uint32_t u32EDX);
337VMMDECL(void) CPUMSetHyperDR0(PVMCPU pVCpu, RTGCUINTREG uDr0);
338VMMDECL(void) CPUMSetHyperDR1(PVMCPU pVCpu, RTGCUINTREG uDr1);
339VMMDECL(void) CPUMSetHyperDR2(PVMCPU pVCpu, RTGCUINTREG uDr2);
340VMMDECL(void) CPUMSetHyperDR3(PVMCPU pVCpu, RTGCUINTREG uDr3);
341VMMDECL(void) CPUMSetHyperDR6(PVMCPU pVCpu, RTGCUINTREG uDr6);
342VMMDECL(void) CPUMSetHyperDR7(PVMCPU pVCpu, RTGCUINTREG uDr7);
343VMMDECL(void) CPUMSetHyperCtx(PVMCPU pVCpu, const PCPUMCTX pCtx);
344VMMDECL(int) CPUMRecalcHyperDRx(PVMCPU pVCpu);
345/** @} */
346
347VMMDECL(void) CPUMPushHyper(PVMCPU pVCpu, uint32_t u32);
348VMMDECL(int) CPUMQueryHyperCtxPtr(PVMCPU pVCpu, PCPUMCTX *ppCtx);
349VMMDECL(PCPUMCTX) CPUMGetHyperCtxPtr(PVMCPU pVCpu);
350VMMDECL(PCCPUMCTXCORE) CPUMGetHyperCtxCore(PVMCPU pVCpu);
351VMMDECL(PCPUMCTX) CPUMQueryGuestCtxPtr(PVMCPU pVCpu);
352VMMDECL(PCCPUMCTXCORE) CPUMGetGuestCtxCore(PVMCPU pVCpu);
353VMMR3DECL(int) CPUMR3RawEnter(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore);
354VMMR3DECL(int) CPUMR3RawLeave(PVMCPU pVCpu, PCPUMCTXCORE pCtxCore, int rc);
355VMMDECL(uint32_t) CPUMRawGetEFlags(PVMCPU pVCpu);
356VMMDECL(void) CPUMRawSetEFlags(PVMCPU pVCpu, uint32_t fEfl);
357VMMDECL(int) CPUMHandleLazyFPU(PVMCPU pVCpu);
358
359/** @name Changed flags.
360 * These flags are used to keep track of which important register that
361 * have been changed since last they were reset. The only one allowed
362 * to clear them is REM!
363 * @{
364 */
365#define CPUM_CHANGED_FPU_REM RT_BIT(0)
366#define CPUM_CHANGED_CR0 RT_BIT(1)
367#define CPUM_CHANGED_CR4 RT_BIT(2)
368#define CPUM_CHANGED_GLOBAL_TLB_FLUSH RT_BIT(3)
369#define CPUM_CHANGED_CR3 RT_BIT(4)
370#define CPUM_CHANGED_GDTR RT_BIT(5)
371#define CPUM_CHANGED_IDTR RT_BIT(6)
372#define CPUM_CHANGED_LDTR RT_BIT(7)
373#define CPUM_CHANGED_TR RT_BIT(8) /**@< Currently unused. */
374#define CPUM_CHANGED_SYSENTER_MSR RT_BIT(9)
375#define CPUM_CHANGED_HIDDEN_SEL_REGS RT_BIT(10) /**@< Currently unused. */
376#define CPUM_CHANGED_CPUID RT_BIT(11)
377#define CPUM_CHANGED_ALL ( CPUM_CHANGED_FPU_REM \
378 | CPUM_CHANGED_CR0 \
379 | CPUM_CHANGED_CR4 \
380 | CPUM_CHANGED_GLOBAL_TLB_FLUSH \
381 | CPUM_CHANGED_CR3 \
382 | CPUM_CHANGED_GDTR \
383 | CPUM_CHANGED_IDTR \
384 | CPUM_CHANGED_LDTR \
385 | CPUM_CHANGED_TR \
386 | CPUM_CHANGED_SYSENTER_MSR \
387 | CPUM_CHANGED_HIDDEN_SEL_REGS \
388 | CPUM_CHANGED_CPUID )
389/** @} */
390
391VMMDECL(void) CPUMSetChangedFlags(PVMCPU pVCpu, uint32_t fChangedFlags);
392VMMR3DECL(uint32_t) CPUMR3RemEnter(PVMCPU pVCpu, uint32_t *puCpl);
393VMMR3DECL(void) CPUMR3RemLeave(PVMCPU pVCpu, bool fNoOutOfSyncSels);
394VMMDECL(bool) CPUMSupportsFXSR(PVM pVM);
395VMMDECL(bool) CPUMIsHostUsingSysEnter(PVM pVM);
396VMMDECL(bool) CPUMIsHostUsingSysCall(PVM pVM);
397VMMDECL(bool) CPUMIsGuestFPUStateActive(PVMCPU pVCPU);
398VMMDECL(void) CPUMDeactivateGuestFPUState(PVMCPU pVCpu);
399VMMDECL(bool) CPUMIsGuestDebugStateActive(PVMCPU pVCpu);
400VMMDECL(void) CPUMDeactivateGuestDebugState(PVMCPU pVCpu);
401VMMDECL(bool) CPUMIsHyperDebugStateActive(PVMCPU pVCpu);
402VMMDECL(void) CPUMDeactivateHyperDebugState(PVMCPU pVCpu);
403VMMDECL(uint32_t) CPUMGetGuestCPL(PVMCPU pVCpu);
404VMMDECL(CPUMMODE) CPUMGetGuestMode(PVMCPU pVCpu);
405VMMDECL(uint32_t) CPUMGetGuestCodeBits(PVMCPU pVCpu);
406VMMDECL(DISCPUMODE) CPUMGetGuestDisMode(PVMCPU pVCpu);
407
408
409#ifdef IN_RING3
410/** @defgroup grp_cpum_r3 The CPU Monitor(/Manager) API
411 * @ingroup grp_cpum
412 * @{
413 */
414
415VMMR3DECL(int) CPUMR3Init(PVM pVM);
416VMMR3DECL(void) CPUMR3Relocate(PVM pVM);
417VMMR3DECL(int) CPUMR3Term(PVM pVM);
418VMMR3DECL(void) CPUMR3Reset(PVM pVM);
419VMMR3DECL(void) CPUMR3ResetCpu(PVMCPU pVCpu);
420VMMDECL(bool) CPUMR3IsStateRestorePending(PVM pVM);
421VMMR3DECL(void) CPUMR3SetHWVirtEx(PVM pVM, bool fHWVirtExEnabled);
422VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd);
423VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdStdRCPtr(PVM pVM);
424VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdExtRCPtr(PVM pVM);
425VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdCentaurRCPtr(PVM pVM);
426VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdDefRCPtr(PVM pVM);
427
428/** @} */
429#endif /* IN_RING3 */
430
431#ifdef IN_RC
432/** @defgroup grp_cpum_gc The CPU Monitor(/Manager) API
433 * @ingroup grp_cpum
434 * @{
435 */
436
437/**
438 * Calls a guest trap/interrupt handler directly
439 *
440 * Assumes a trap stack frame has already been setup on the guest's stack!
441 * This function does not return!
442 *
443 * @param pRegFrame Original trap/interrupt context
444 * @param selCS Code selector of handler
445 * @param pHandler GC virtual address of handler
446 * @param eflags Callee's EFLAGS
447 * @param selSS Stack selector for handler
448 * @param pEsp Stack address for handler
449 */
450DECLASM(void) CPUMGCCallGuestTrapHandler(PCPUMCTXCORE pRegFrame, uint32_t selCS, RTRCPTR pHandler,
451 uint32_t eflags, uint32_t selSS, RTRCPTR pEsp);
452
453/**
454 * Call guest V86 code directly.
455 *
456 * This function does not return!
457 *
458 * @param pRegFrame Original trap/interrupt context
459 */
460DECLASM(void) CPUMGCCallV86Code(PCPUMCTXCORE pRegFrame);
461
462/** @} */
463#endif /* IN_RC */
464
465#ifdef IN_RING0
466/** @defgroup grp_cpum_r0 The CPU Monitor(/Manager) API
467 * @ingroup grp_cpum
468 * @{
469 */
470VMMR0DECL(int) CPUMR0ModuleInit(void);
471VMMR0DECL(int) CPUMR0ModuleTerm(void);
472VMMR0DECL(int) CPUMR0Init(PVM pVM);
473VMMR0DECL(int) CPUMR0LoadGuestFPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
474VMMR0DECL(int) CPUMR0SaveGuestFPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
475VMMR0DECL(int) CPUMR0SaveGuestDebugState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, bool fDR6);
476VMMR0DECL(int) CPUMR0LoadGuestDebugState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, bool fDR6);
477VMMR0DECL(int) CPUMR0LoadHostDebugState(PVM pVM, PVMCPU pVCpu);
478VMMR0DECL(int) CPUMR0SaveHostDebugState(PVM pVM, PVMCPU pVCpu);
479VMMR0DECL(int) CPUMR0LoadHyperDebugState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, bool fDR6);
480#ifdef VBOX_WITH_VMMR0_DISABLE_LAPIC_NMI
481VMMR0DECL(void) CPUMR0SetLApic(PVM pVM, RTCPUID idHostCpu);
482#endif
483
484/** @} */
485#endif /* IN_RING0 */
486
487/** @} */
488RT_C_DECLS_END
489
490
491#endif
492
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette