| 1 | /** @file
|
|---|
| 2 | * EM - Execution Monitor.
|
|---|
| 3 | */
|
|---|
| 4 |
|
|---|
| 5 | /*
|
|---|
| 6 | * Copyright (C) 2006-2015 Oracle Corporation
|
|---|
| 7 | *
|
|---|
| 8 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 9 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 10 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 11 | * General Public License (GPL) as published by the Free Software
|
|---|
| 12 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 13 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 14 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 15 | *
|
|---|
| 16 | * The contents of this file may alternatively be used under the terms
|
|---|
| 17 | * of the Common Development and Distribution License Version 1.0
|
|---|
| 18 | * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
|
|---|
| 19 | * VirtualBox OSE distribution, in which case the provisions of the
|
|---|
| 20 | * CDDL are applicable instead of those of the GPL.
|
|---|
| 21 | *
|
|---|
| 22 | * You may elect to license modified versions of this file under the
|
|---|
| 23 | * terms and conditions of either the GPL or the CDDL or both.
|
|---|
| 24 | */
|
|---|
| 25 |
|
|---|
| 26 | #ifndef ___VBox_vmm_em_h
|
|---|
| 27 | #define ___VBox_vmm_em_h
|
|---|
| 28 |
|
|---|
| 29 | #include <VBox/types.h>
|
|---|
| 30 | #include <VBox/vmm/trpm.h>
|
|---|
| 31 |
|
|---|
| 32 |
|
|---|
| 33 | RT_C_DECLS_BEGIN
|
|---|
| 34 |
|
|---|
| 35 | /** @defgroup grp_em The Execution Monitor / Manager API
|
|---|
| 36 | * @ingroup grp_vmm
|
|---|
| 37 | * @{
|
|---|
| 38 | */
|
|---|
| 39 |
|
|---|
| 40 | /** Enable to allow V86 code to run in raw mode. */
|
|---|
| 41 | #define VBOX_RAW_V86
|
|---|
| 42 |
|
|---|
| 43 | /**
|
|---|
| 44 | * The Execution Manager State.
|
|---|
| 45 | *
|
|---|
| 46 | * @remarks This is used in the saved state!
|
|---|
| 47 | */
|
|---|
| 48 | typedef enum EMSTATE
|
|---|
| 49 | {
|
|---|
| 50 | /** Not yet started. */
|
|---|
| 51 | EMSTATE_NONE = 1,
|
|---|
| 52 | /** Raw-mode execution. */
|
|---|
| 53 | EMSTATE_RAW,
|
|---|
| 54 | /** Hardware accelerated raw-mode execution. */
|
|---|
| 55 | EMSTATE_HM,
|
|---|
| 56 | /** Executing in IEM. */
|
|---|
| 57 | EMSTATE_IEM,
|
|---|
| 58 | /** Recompiled mode execution. */
|
|---|
| 59 | EMSTATE_REM,
|
|---|
| 60 | /** Execution is halted. (waiting for interrupt) */
|
|---|
| 61 | EMSTATE_HALTED,
|
|---|
| 62 | /** Application processor execution is halted. (waiting for startup IPI (SIPI)) */
|
|---|
| 63 | EMSTATE_WAIT_SIPI,
|
|---|
| 64 | /** Execution is suspended. */
|
|---|
| 65 | EMSTATE_SUSPENDED,
|
|---|
| 66 | /** The VM is terminating. */
|
|---|
| 67 | EMSTATE_TERMINATING,
|
|---|
| 68 | /** Guest debug event from raw-mode is being processed. */
|
|---|
| 69 | EMSTATE_DEBUG_GUEST_RAW,
|
|---|
| 70 | /** Guest debug event from hardware accelerated mode is being processed. */
|
|---|
| 71 | EMSTATE_DEBUG_GUEST_HM,
|
|---|
| 72 | /** Guest debug event from interpreted execution mode is being processed. */
|
|---|
| 73 | EMSTATE_DEBUG_GUEST_IEM,
|
|---|
| 74 | /** Guest debug event from recompiled-mode is being processed. */
|
|---|
| 75 | EMSTATE_DEBUG_GUEST_REM,
|
|---|
| 76 | /** Hypervisor debug event being processed. */
|
|---|
| 77 | EMSTATE_DEBUG_HYPER,
|
|---|
| 78 | /** The VM has encountered a fatal error. (And everyone is panicing....) */
|
|---|
| 79 | EMSTATE_GURU_MEDITATION,
|
|---|
| 80 | /** Executing in IEM, falling back on REM if we cannot switch back to HM or
|
|---|
| 81 | * RAW after a short while. */
|
|---|
| 82 | EMSTATE_IEM_THEN_REM,
|
|---|
| 83 | /** Just a hack to ensure that we get a 32-bit integer. */
|
|---|
| 84 | EMSTATE_MAKE_32BIT_HACK = 0x7fffffff
|
|---|
| 85 | } EMSTATE;
|
|---|
| 86 |
|
|---|
| 87 |
|
|---|
| 88 | /**
|
|---|
| 89 | * EMInterpretInstructionCPU execution modes.
|
|---|
| 90 | */
|
|---|
| 91 | typedef enum
|
|---|
| 92 | {
|
|---|
| 93 | /** Only supervisor code (CPL=0). */
|
|---|
| 94 | EMCODETYPE_SUPERVISOR,
|
|---|
| 95 | /** User-level code only. */
|
|---|
| 96 | EMCODETYPE_USER,
|
|---|
| 97 | /** Supervisor and user-level code (use with great care!). */
|
|---|
| 98 | EMCODETYPE_ALL,
|
|---|
| 99 | /** Just a hack to ensure that we get a 32-bit integer. */
|
|---|
| 100 | EMCODETYPE_32BIT_HACK = 0x7fffffff
|
|---|
| 101 | } EMCODETYPE;
|
|---|
| 102 |
|
|---|
| 103 | VMM_INT_DECL(EMSTATE) EMGetState(PVMCPU pVCpu);
|
|---|
| 104 | VMM_INT_DECL(void) EMSetState(PVMCPU pVCpu, EMSTATE enmNewState);
|
|---|
| 105 |
|
|---|
| 106 | /** @name Callback handlers for instruction emulation functions.
|
|---|
| 107 | * These are placed here because IOM wants to use them as well.
|
|---|
| 108 | * @{
|
|---|
| 109 | */
|
|---|
| 110 | typedef DECLCALLBACK(uint32_t) FNEMULATEPARAM2UINT32(void *pvParam1, uint64_t val2);
|
|---|
| 111 | typedef FNEMULATEPARAM2UINT32 *PFNEMULATEPARAM2UINT32;
|
|---|
| 112 | typedef DECLCALLBACK(uint32_t) FNEMULATEPARAM2(void *pvParam1, size_t val2);
|
|---|
| 113 | typedef FNEMULATEPARAM2 *PFNEMULATEPARAM2;
|
|---|
| 114 | typedef DECLCALLBACK(uint32_t) FNEMULATEPARAM3(void *pvParam1, uint64_t val2, size_t val3);
|
|---|
| 115 | typedef FNEMULATEPARAM3 *PFNEMULATEPARAM3;
|
|---|
| 116 | typedef DECLCALLBACK(int) FNEMULATELOCKPARAM2(void *pvParam1, uint64_t val2, RTGCUINTREG32 *pf);
|
|---|
| 117 | typedef FNEMULATELOCKPARAM2 *PFNEMULATELOCKPARAM2;
|
|---|
| 118 | typedef DECLCALLBACK(int) FNEMULATELOCKPARAM3(void *pvParam1, uint64_t val2, size_t cb, RTGCUINTREG32 *pf);
|
|---|
| 119 | typedef FNEMULATELOCKPARAM3 *PFNEMULATELOCKPARAM3;
|
|---|
| 120 | /** @} */
|
|---|
| 121 |
|
|---|
| 122 |
|
|---|
| 123 | /**
|
|---|
| 124 | * Checks if raw ring-3 execute mode is enabled.
|
|---|
| 125 | *
|
|---|
| 126 | * @returns true if enabled.
|
|---|
| 127 | * @returns false if disabled.
|
|---|
| 128 | * @param pVM The cross context VM structure.
|
|---|
| 129 | */
|
|---|
| 130 | #define EMIsRawRing3Enabled(pVM) (!(pVM)->fRecompileUser)
|
|---|
| 131 |
|
|---|
| 132 | /**
|
|---|
| 133 | * Checks if raw ring-0 execute mode is enabled.
|
|---|
| 134 | *
|
|---|
| 135 | * @returns true if enabled.
|
|---|
| 136 | * @returns false if disabled.
|
|---|
| 137 | * @param pVM The cross context VM structure.
|
|---|
| 138 | */
|
|---|
| 139 | #define EMIsRawRing0Enabled(pVM) (!(pVM)->fRecompileSupervisor)
|
|---|
| 140 |
|
|---|
| 141 | #ifdef VBOX_WITH_RAW_RING1
|
|---|
| 142 | /**
|
|---|
| 143 | * Checks if raw ring-1 execute mode is enabled.
|
|---|
| 144 | *
|
|---|
| 145 | * @returns true if enabled.
|
|---|
| 146 | * @returns false if disabled.
|
|---|
| 147 | * @param pVM The cross context VM structure.
|
|---|
| 148 | */
|
|---|
| 149 | # define EMIsRawRing1Enabled(pVM) ((pVM)->fRawRing1Enabled)
|
|---|
| 150 | #else
|
|---|
| 151 | # define EMIsRawRing1Enabled(pVM) false
|
|---|
| 152 | #endif
|
|---|
| 153 |
|
|---|
| 154 | /**
|
|---|
| 155 | * Checks if execution with hardware assisted virtualization is enabled.
|
|---|
| 156 | *
|
|---|
| 157 | * @returns true if enabled.
|
|---|
| 158 | * @returns false if disabled.
|
|---|
| 159 | * @param pVM The cross context VM structure.
|
|---|
| 160 | */
|
|---|
| 161 | #define EMIsHwVirtExecutionEnabled(pVM) (!(pVM)->fRecompileSupervisor && !(pVM)->fRecompileUser)
|
|---|
| 162 |
|
|---|
| 163 | /**
|
|---|
| 164 | * Checks if execution of supervisor code should be done in the
|
|---|
| 165 | * recompiler or not.
|
|---|
| 166 | *
|
|---|
| 167 | * @returns true if enabled.
|
|---|
| 168 | * @returns false if disabled.
|
|---|
| 169 | * @param pVM The cross context VM structure.
|
|---|
| 170 | */
|
|---|
| 171 | #define EMIsSupervisorCodeRecompiled(pVM) ((pVM)->fRecompileSupervisor)
|
|---|
| 172 |
|
|---|
| 173 | VMMDECL(void) EMSetInhibitInterruptsPC(PVMCPU pVCpu, RTGCUINTPTR PC);
|
|---|
| 174 | VMMDECL(RTGCUINTPTR) EMGetInhibitInterruptsPC(PVMCPU pVCpu);
|
|---|
| 175 | VMM_INT_DECL(int) EMInterpretDisasCurrent(PVM pVM, PVMCPU pVCpu, PDISCPUSTATE pCpu, unsigned *pcbInstr);
|
|---|
| 176 | VMM_INT_DECL(int) EMInterpretDisasOneEx(PVM pVM, PVMCPU pVCpu, RTGCUINTPTR GCPtrInstr, PCCPUMCTXCORE pCtxCore,
|
|---|
| 177 | PDISCPUSTATE pDISState, unsigned *pcbInstr);
|
|---|
| 178 | VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstruction(PVMCPU pVCpu, PCPUMCTXCORE pCoreCtx, RTGCPTR pvFault);
|
|---|
| 179 | VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstructionEx(PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbWritten);
|
|---|
| 180 | VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInstructionDisasState(PVMCPU pVCpu, PDISCPUSTATE pDis, PCPUMCTXCORE pCoreCtx,
|
|---|
| 181 | RTGCPTR pvFault, EMCODETYPE enmCodeType, int iCaller);
|
|---|
| 182 |
|
|---|
| 183 | #ifdef IN_RC
|
|---|
| 184 | VMM_INT_DECL(int) EMInterpretIretV86ForPatm(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 185 | #endif
|
|---|
| 186 |
|
|---|
| 187 | VMM_INT_DECL(int) EMInterpretCpuId(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 188 | VMM_INT_DECL(int) EMInterpretRdtsc(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 189 | VMM_INT_DECL(int) EMInterpretRdpmc(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 190 | VMM_INT_DECL(int) EMInterpretRdtscp(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
|
|---|
| 191 | VMM_INT_DECL(VBOXSTRICTRC) EMInterpretInvlpg(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pAddrGC);
|
|---|
| 192 | VMM_INT_DECL(VBOXSTRICTRC) EMInterpretMWait(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 193 | VMM_INT_DECL(int) EMInterpretMonitor(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 194 | VMM_INT_DECL(int) EMInterpretDRxWrite(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegDrx, uint32_t SrcRegGen);
|
|---|
| 195 | VMM_INT_DECL(int) EMInterpretDRxRead(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, uint32_t DestRegGen, uint32_t SrcRegDrx);
|
|---|
| 196 | VMM_INT_DECL(int) EMInterpretRdmsr(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 197 | VMM_INT_DECL(int) EMInterpretWrmsr(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame);
|
|---|
| 198 | VMM_INT_DECL(bool) EMShouldContinueAfterHalt(PVMCPU pVCpu, PCPUMCTX pCtx);
|
|---|
| 199 | VMM_INT_DECL(bool) EMMonitorWaitShouldContinue(PVMCPU pVCpu, PCPUMCTX pCtx);
|
|---|
| 200 | VMM_INT_DECL(int) EMMonitorWaitPrepare(PVMCPU pVCpu, uint64_t rax, uint64_t rcx, uint64_t rdx, RTGCPHYS GCPhys);
|
|---|
| 201 | VMM_INT_DECL(int) EMMonitorWaitPerform(PVMCPU pVCpu, uint64_t rax, uint64_t rcx);
|
|---|
| 202 |
|
|---|
| 203 | /** @name Assembly routines
|
|---|
| 204 | * @{ */
|
|---|
| 205 | VMMDECL(uint32_t) EMEmulateCmp(uint32_t u32Param1, uint64_t u64Param2, size_t cb);
|
|---|
| 206 | VMMDECL(uint32_t) EMEmulateAnd(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 207 | VMMDECL(uint32_t) EMEmulateInc(void *pvParam1, size_t cb);
|
|---|
| 208 | VMMDECL(uint32_t) EMEmulateDec(void *pvParam1, size_t cb);
|
|---|
| 209 | VMMDECL(uint32_t) EMEmulateOr(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 210 | VMMDECL(int) EMEmulateLockOr(void *pvParam1, uint64_t u64Param2, size_t cbSize, RTGCUINTREG32 *pf);
|
|---|
| 211 | VMMDECL(uint32_t) EMEmulateXor(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 212 | VMMDECL(int) EMEmulateLockXor(void *pvParam1, uint64_t u64Param2, size_t cbSize, RTGCUINTREG32 *pf);
|
|---|
| 213 | VMMDECL(uint32_t) EMEmulateAdd(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 214 | VMMDECL(int) EMEmulateLockAnd(void *pvParam1, uint64_t u64Param2, size_t cbSize, RTGCUINTREG32 *pf);
|
|---|
| 215 | VMMDECL(uint32_t) EMEmulateSub(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 216 | VMMDECL(uint32_t) EMEmulateAdcWithCarrySet(void *pvParam1, uint64_t u64Param2, size_t cb);
|
|---|
| 217 | VMMDECL(uint32_t) EMEmulateBtr(void *pvParam1, uint64_t u64Param2);
|
|---|
| 218 | VMMDECL(int) EMEmulateLockBtr(void *pvParam1, uint64_t u64Param2, RTGCUINTREG32 *pf);
|
|---|
| 219 | VMMDECL(uint32_t) EMEmulateBts(void *pvParam1, uint64_t u64Param2);
|
|---|
| 220 | VMMDECL(uint32_t) EMEmulateBtc(void *pvParam1, uint64_t u64Param2);
|
|---|
| 221 | VMMDECL(uint32_t) EMEmulateCmpXchg(void *pvParam1, uint64_t *pu32Param2, uint64_t u32Param3, size_t cbSize);
|
|---|
| 222 | VMMDECL(uint32_t) EMEmulateLockCmpXchg(void *pvParam1, uint64_t *pu64Param2, uint64_t u64Param3, size_t cbSize);
|
|---|
| 223 | VMMDECL(uint32_t) EMEmulateCmpXchg8b(void *pu32Param1, uint32_t *pEAX, uint32_t *pEDX, uint32_t uEBX, uint32_t uECX);
|
|---|
| 224 | VMMDECL(uint32_t) EMEmulateLockCmpXchg8b(void *pu32Param1, uint32_t *pEAX, uint32_t *pEDX, uint32_t uEBX, uint32_t uECX);
|
|---|
| 225 | VMMDECL(uint32_t) EMEmulateXAdd(void *pvParam1, void *pvParam2, size_t cbOp);
|
|---|
| 226 | VMMDECL(uint32_t) EMEmulateLockXAdd(void *pvParam1, void *pvParam2, size_t cbOp);
|
|---|
| 227 | /** @} */
|
|---|
| 228 |
|
|---|
| 229 | /** @name REM locking routines
|
|---|
| 230 | * @{ */
|
|---|
| 231 | VMMDECL(void) EMRemUnlock(PVM pVM);
|
|---|
| 232 | VMMDECL(void) EMRemLock(PVM pVM);
|
|---|
| 233 | VMMDECL(bool) EMRemIsLockOwner(PVM pVM);
|
|---|
| 234 | VMM_INT_DECL(int) EMRemTryLock(PVM pVM);
|
|---|
| 235 | /** @} */
|
|---|
| 236 |
|
|---|
| 237 |
|
|---|
| 238 | /** @name EM_ONE_INS_FLAGS_XXX - flags for EMR3HmSingleInstruction (et al).
|
|---|
| 239 | * @{ */
|
|---|
| 240 | /** Return when CS:RIP changes or some other important event happens.
|
|---|
| 241 | * This means running whole REP and LOOP $ sequences for instance. */
|
|---|
| 242 | #define EM_ONE_INS_FLAGS_RIP_CHANGE RT_BIT_32(0)
|
|---|
| 243 | /** Mask of valid flags. */
|
|---|
| 244 | #define EM_ONE_INS_FLAGS_MASK UINT32_C(0x00000001)
|
|---|
| 245 | /** @} */
|
|---|
| 246 |
|
|---|
| 247 |
|
|---|
| 248 | #ifdef IN_RING3
|
|---|
| 249 | /** @defgroup grp_em_r3 The EM Host Context Ring-3 API
|
|---|
| 250 | * @{
|
|---|
| 251 | */
|
|---|
| 252 |
|
|---|
| 253 | /**
|
|---|
| 254 | * Command argument for EMR3RawSetMode().
|
|---|
| 255 | *
|
|---|
| 256 | * It's possible to extend this interface to change several
|
|---|
| 257 | * execution modes at once should the need arise.
|
|---|
| 258 | */
|
|---|
| 259 | typedef enum EMEXECPOLICY
|
|---|
| 260 | {
|
|---|
| 261 | /** The customary invalid zero entry. */
|
|---|
| 262 | EMEXECPOLICY_INVALID = 0,
|
|---|
| 263 | /** Whether to recompile ring-0 code or execute it in raw/hm. */
|
|---|
| 264 | EMEXECPOLICY_RECOMPILE_RING0,
|
|---|
| 265 | /** Whether to recompile ring-3 code or execute it in raw/hm. */
|
|---|
| 266 | EMEXECPOLICY_RECOMPILE_RING3,
|
|---|
| 267 | /** Whether to only use IEM for execution. */
|
|---|
| 268 | EMEXECPOLICY_IEM_ALL,
|
|---|
| 269 | /** End of valid value (not included). */
|
|---|
| 270 | EMEXECPOLICY_END,
|
|---|
| 271 | /** The customary 32-bit type blowup. */
|
|---|
| 272 | EMEXECPOLICY_32BIT_HACK = 0x7fffffff
|
|---|
| 273 | } EMEXECPOLICY;
|
|---|
| 274 | VMMR3DECL(int) EMR3SetExecutionPolicy(PUVM pUVM, EMEXECPOLICY enmPolicy, bool fEnforce);
|
|---|
| 275 | VMMR3DECL(int) EMR3QueryExecutionPolicy(PUVM pUVM, EMEXECPOLICY enmPolicy, bool *pfEnforced);
|
|---|
| 276 |
|
|---|
| 277 | VMMR3_INT_DECL(int) EMR3Init(PVM pVM);
|
|---|
| 278 | VMMR3_INT_DECL(void) EMR3Relocate(PVM pVM);
|
|---|
| 279 | VMMR3_INT_DECL(void) EMR3ResetCpu(PVMCPU pVCpu);
|
|---|
| 280 | VMMR3_INT_DECL(void) EMR3Reset(PVM pVM);
|
|---|
| 281 | VMMR3_INT_DECL(int) EMR3Term(PVM pVM);
|
|---|
| 282 | VMMR3DECL(DECLNORETURN(void)) EMR3FatalError(PVMCPU pVCpu, int rc);
|
|---|
| 283 | VMMR3_INT_DECL(int) EMR3ExecuteVM(PVM pVM, PVMCPU pVCpu);
|
|---|
| 284 | VMMR3_INT_DECL(int) EMR3CheckRawForcedActions(PVM pVM, PVMCPU pVCpu);
|
|---|
| 285 | VMMR3_INT_DECL(int) EMR3NotifyResume(PVM pVM);
|
|---|
| 286 | VMMR3_INT_DECL(int) EMR3NotifySuspend(PVM pVM);
|
|---|
| 287 | VMMR3_INT_DECL(VBOXSTRICTRC) EMR3HmSingleInstruction(PVM pVM, PVMCPU pVCpu, uint32_t fFlags);
|
|---|
| 288 |
|
|---|
| 289 | /** @} */
|
|---|
| 290 | #endif /* IN_RING3 */
|
|---|
| 291 |
|
|---|
| 292 | /** @} */
|
|---|
| 293 |
|
|---|
| 294 | RT_C_DECLS_END
|
|---|
| 295 |
|
|---|
| 296 | #endif
|
|---|
| 297 |
|
|---|
