hm_vmx.h@ 76472

Last change on this file since 76472 was 76472, checked in by vboxsync, 6 years ago
hm_vmx.h: Doxygen fix.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 189.2 KB

Line
1	/** @file
2	* HM - VMX Structures and Definitions. (VMM)
3	*/
4
5	/*
6	* Copyright (C) 2006-2017 Oracle Corporation
7	*
8	* This file is part of VirtualBox Open Source Edition (OSE), as
9	* available from http://www.virtualbox.org. This file is free software;
10	* you can redistribute it and/or modify it under the terms of the GNU
11	* General Public License (GPL) as published by the Free Software
12	* Foundation, in version 2 as it comes in the "COPYING" file of the
13	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15	*
16	* The contents of this file may alternatively be used under the terms
17	* of the Common Development and Distribution License Version 1.0
18	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19	* VirtualBox OSE distribution, in which case the provisions of the
20	* CDDL are applicable instead of those of the GPL.
21	*
22	* You may elect to license modified versions of this file under the
23	* terms and conditions of either the GPL or the CDDL or both.
24	*/
25
26	#ifndef ___VBox_vmm_vmx_h
27	#define ___VBox_vmm_vmx_h
28
29	#include <VBox/types.h>
30	#include <iprt/x86.h>
31	#include <iprt/assertcompile.h>
32
33	/* In Visual C++ versions prior to 2012, the vmx intrinsics are only available
34	when targeting AMD64. */
35	#if RT_INLINE_ASM_USES_INTRIN >= 16 && defined(RT_ARCH_AMD64)
36	# pragma warning(push)
37	# pragma warning(disable:4668) /* Several incorrect __cplusplus uses. */
38	# pragma warning(disable:4255) /* Incorrect __slwpcb prototype. */
39	# include <intrin.h>
40	# pragma warning(pop)
41	/* We always want them as intrinsics, no functions. */
42	# pragma intrinsic(__vmx_on)
43	# pragma intrinsic(__vmx_off)
44	# pragma intrinsic(__vmx_vmclear)
45	# pragma intrinsic(__vmx_vmptrld)
46	# pragma intrinsic(__vmx_vmread)
47	# pragma intrinsic(__vmx_vmwrite)
48	# define VMX_USE_MSC_INTRINSICS 1
49	#else
50	# define VMX_USE_MSC_INTRINSICS 0
51	#endif
52
53
54	/** @defgroup grp_hm_vmx VMX Types and Definitions
55	* @ingroup grp_hm
56	* @{
57	*/
58
59	/** @name Host-state restoration flags.
60	* @note If you change these values don't forget to update the assembly
61	* defines as well!
62	* @{
63	*/
64	#define VMX_RESTORE_HOST_SEL_DS RT_BIT(0)
65	#define VMX_RESTORE_HOST_SEL_ES RT_BIT(1)
66	#define VMX_RESTORE_HOST_SEL_FS RT_BIT(2)
67	#define VMX_RESTORE_HOST_SEL_GS RT_BIT(3)
68	#define VMX_RESTORE_HOST_SEL_TR RT_BIT(4)
69	#define VMX_RESTORE_HOST_GDTR RT_BIT(5)
70	#define VMX_RESTORE_HOST_IDTR RT_BIT(6)
71	#define VMX_RESTORE_HOST_GDT_READ_ONLY RT_BIT(7)
72	#define VMX_RESTORE_HOST_REQUIRED RT_BIT(8)
73	#define VMX_RESTORE_HOST_GDT_NEED_WRITABLE RT_BIT(9)
74	/** @} */
75
76	/**
77	* Host-state restoration structure.
78	* This holds host-state fields that require manual restoration.
79	* Assembly version found in hm_vmx.mac (should be automatically verified).
80	*/
81	typedef struct VMXRESTOREHOST
82	{
83	RTSEL uHostSelDS; /* 0x00 */
84	RTSEL uHostSelES; /* 0x02 */
85	RTSEL uHostSelFS; /* 0x04 */
86	RTSEL uHostSelGS; /* 0x06 */
87	RTSEL uHostSelTR; /* 0x08 */
88	uint8_t abPadding0[4];
89	X86XDTR64 HostGdtr; /*< 0x0e - should be aligned by it's 64-bit member. /
90	uint8_t abPadding1[6];
91	X86XDTR64 HostGdtrRw; /*< 0x1e - should be aligned by it's 64-bit member. /
92	uint8_t abPadding2[6];
93	X86XDTR64 HostIdtr; /*< 0x2e - should be aligned by it's 64-bit member. /
94	uint64_t uHostFSBase; /* 0x38 */
95	uint64_t uHostGSBase; /* 0x40 */
96	} VMXRESTOREHOST;
97	/** Pointer to VMXRESTOREHOST. */
98	typedef VMXRESTOREHOST *PVMXRESTOREHOST;
99	AssertCompileSize(X86XDTR64, 10);
100	AssertCompileMemberOffset(VMXRESTOREHOST, HostGdtr.uAddr, 16);
101	AssertCompileMemberOffset(VMXRESTOREHOST, HostGdtrRw.uAddr, 32);
102	AssertCompileMemberOffset(VMXRESTOREHOST, HostIdtr.uAddr, 48);
103	AssertCompileMemberOffset(VMXRESTOREHOST, uHostFSBase, 56);
104	AssertCompileSize(VMXRESTOREHOST, 72);
105	AssertCompileSizeAlignment(VMXRESTOREHOST, 8);
106
107	/** @name Host-state MSR lazy-restoration flags.
108	* @{
109	*/
110	/** The host MSRs have been saved. */
111	#define VMX_LAZY_MSRS_SAVED_HOST RT_BIT(0)
112	/** The guest MSRs are loaded and in effect. */
113	#define VMX_LAZY_MSRS_LOADED_GUEST RT_BIT(1)
114	/** @} */
115
116	/** @name VMX HM-error codes for VERR_HM_UNSUPPORTED_CPU_FEATURE_COMBO.
117	* UFC = Unsupported Feature Combination.
118	* @{
119	*/
120	/** Unsupported pin-based VM-execution controls combo. */
121	#define VMX_UFC_CTRL_PIN_EXEC 1
122	/** Unsupported processor-based VM-execution controls combo. */
123	#define VMX_UFC_CTRL_PROC_EXEC 2
124	/** Unsupported move debug register VM-exit combo. */
125	#define VMX_UFC_CTRL_PROC_MOV_DRX_EXIT 3
126	/** Unsupported VM-entry controls combo. */
127	#define VMX_UFC_CTRL_ENTRY 4
128	/** Unsupported VM-exit controls combo. */
129	#define VMX_UFC_CTRL_EXIT 5
130	/** MSR storage capacity of the VMCS autoload/store area is not sufficient
131	* for storing host MSRs. */
132	#define VMX_UFC_INSUFFICIENT_HOST_MSR_STORAGE 6
133	/** MSR storage capacity of the VMCS autoload/store area is not sufficient
134	* for storing guest MSRs. */
135	#define VMX_UFC_INSUFFICIENT_GUEST_MSR_STORAGE 7
136	/** Invalid VMCS size. */
137	#define VMX_UFC_INVALID_VMCS_SIZE 8
138	/** Unsupported secondary processor-based VM-execution controls combo. */
139	#define VMX_UFC_CTRL_PROC_EXEC2 9
140	/** Invalid unrestricted-guest execution controls combo. */
141	#define VMX_UFC_INVALID_UX_COMBO 10
142	/** EPT flush type not supported. */
143	#define VMX_UFC_EPT_FLUSH_TYPE_UNSUPPORTED 11
144	/** EPT paging structure memory type is not write-back. */
145	#define VMX_UFC_EPT_MEM_TYPE_NOT_WB 12
146	/** EPT requires INVEPT instr. support but it's not available. */
147	#define VMX_UFC_EPT_INVEPT_UNAVAILABLE 13
148	/** EPT requires page-walk length of 4. */
149	#define VMX_UFC_EPT_PAGE_WALK_LENGTH_UNSUPPORTED 14
150	/** @} */
151
152	/** @name VMX HM-error codes for VERR_VMX_VMCS_FIELD_CACHE_INVALID.
153	* VCI = VMCS-field Cache Invalid.
154	* @{
155	*/
156	/** Cache of VM-entry controls invalid. */
157	#define VMX_VCI_CTRL_ENTRY 300
158	/** Cache of VM-exit controls invalid. */
159	#define VMX_VCI_CTRL_EXIT 301
160	/** Cache of pin-based VM-execution controls invalid. */
161	#define VMX_VCI_CTRL_PIN_EXEC 302
162	/** Cache of processor-based VM-execution controls invalid. */
163	#define VMX_VCI_CTRL_PROC_EXEC 303
164	/** Cache of secondary processor-based VM-execution controls invalid. */
165	#define VMX_VCI_CTRL_PROC_EXEC2 304
166	/** Cache of exception bitmap invalid. */
167	#define VMX_VCI_CTRL_XCPT_BITMAP 305
168	/** Cache of TSC offset invalid. */
169	#define VMX_VCI_CTRL_TSC_OFFSET 306
170	/** @} */
171
172	/** @name VMX HM-error codes for VERR_VMX_INVALID_GUEST_STATE.
173	* IGS = Invalid Guest State.
174	* @{
175	*/
176	/** An error occurred while checking invalid-guest-state. */
177	#define VMX_IGS_ERROR 500
178	/** The invalid guest-state checks did not find any reason why. */
179	#define VMX_IGS_REASON_NOT_FOUND 501
180	/** CR0 fixed1 bits invalid. */
181	#define VMX_IGS_CR0_FIXED1 502
182	/** CR0 fixed0 bits invalid. */
183	#define VMX_IGS_CR0_FIXED0 503
184	/** CR0.PE and CR0.PE invalid VT-x/host combination. */
185	#define VMX_IGS_CR0_PG_PE_COMBO 504
186	/** CR4 fixed1 bits invalid. */
187	#define VMX_IGS_CR4_FIXED1 505
188	/** CR4 fixed0 bits invalid. */
189	#define VMX_IGS_CR4_FIXED0 506
190	/** Reserved bits in VMCS' DEBUGCTL MSR field not set to 0 when
191	* VMX_VMCS_CTRL_ENTRY_LOAD_DEBUG is used. */
192	#define VMX_IGS_DEBUGCTL_MSR_RESERVED 507
193	/** CR0.PG not set for long-mode when not using unrestricted guest. */
194	#define VMX_IGS_CR0_PG_LONGMODE 508
195	/** CR4.PAE not set for long-mode guest when not using unrestricted guest. */
196	#define VMX_IGS_CR4_PAE_LONGMODE 509
197	/** CR4.PCIDE set for 32-bit guest. */
198	#define VMX_IGS_CR4_PCIDE 510
199	/** VMCS' DR7 reserved bits not set to 0. */
200	#define VMX_IGS_DR7_RESERVED 511
201	/** VMCS' PERF_GLOBAL MSR reserved bits not set to 0. */
202	#define VMX_IGS_PERF_GLOBAL_MSR_RESERVED 512
203	/** VMCS' EFER MSR reserved bits not set to 0. */
204	#define VMX_IGS_EFER_MSR_RESERVED 513
205	/** VMCS' EFER MSR.LMA does not match the IA32e mode guest control. */
206	#define VMX_IGS_EFER_LMA_GUEST_MODE_MISMATCH 514
207	/** VMCS' EFER MSR.LMA does not match EFER.LME of the guest when using paging
208	* without unrestricted guest. */
209	#define VMX_IGS_EFER_LMA_LME_MISMATCH 515
210	/** CS.Attr.P bit invalid. */
211	#define VMX_IGS_CS_ATTR_P_INVALID 516
212	/** CS.Attr reserved bits not set to 0. */
213	#define VMX_IGS_CS_ATTR_RESERVED 517
214	/** CS.Attr.G bit invalid. */
215	#define VMX_IGS_CS_ATTR_G_INVALID 518
216	/** CS is unusable. */
217	#define VMX_IGS_CS_ATTR_UNUSABLE 519
218	/** CS and SS DPL unequal. */
219	#define VMX_IGS_CS_SS_ATTR_DPL_UNEQUAL 520
220	/** CS and SS DPL mismatch. */
221	#define VMX_IGS_CS_SS_ATTR_DPL_MISMATCH 521
222	/** CS Attr.Type invalid. */
223	#define VMX_IGS_CS_ATTR_TYPE_INVALID 522
224	/** CS and SS RPL unequal. */
225	#define VMX_IGS_SS_CS_RPL_UNEQUAL 523
226	/** SS.Attr.DPL and SS RPL unequal. */
227	#define VMX_IGS_SS_ATTR_DPL_RPL_UNEQUAL 524
228	/** SS.Attr.DPL invalid for segment type. */
229	#define VMX_IGS_SS_ATTR_DPL_INVALID 525
230	/** SS.Attr.Type invalid. */
231	#define VMX_IGS_SS_ATTR_TYPE_INVALID 526
232	/** SS.Attr.P bit invalid. */
233	#define VMX_IGS_SS_ATTR_P_INVALID 527
234	/** SS.Attr reserved bits not set to 0. */
235	#define VMX_IGS_SS_ATTR_RESERVED 528
236	/** SS.Attr.G bit invalid. */
237	#define VMX_IGS_SS_ATTR_G_INVALID 529
238	/** DS.Attr.A bit invalid. */
239	#define VMX_IGS_DS_ATTR_A_INVALID 530
240	/** DS.Attr.P bit invalid. */
241	#define VMX_IGS_DS_ATTR_P_INVALID 531
242	/** DS.Attr.DPL and DS RPL unequal. */
243	#define VMX_IGS_DS_ATTR_DPL_RPL_UNEQUAL 532
244	/** DS.Attr reserved bits not set to 0. */
245	#define VMX_IGS_DS_ATTR_RESERVED 533
246	/** DS.Attr.G bit invalid. */
247	#define VMX_IGS_DS_ATTR_G_INVALID 534
248	/** DS.Attr.Type invalid. */
249	#define VMX_IGS_DS_ATTR_TYPE_INVALID 535
250	/** ES.Attr.A bit invalid. */
251	#define VMX_IGS_ES_ATTR_A_INVALID 536
252	/** ES.Attr.P bit invalid. */
253	#define VMX_IGS_ES_ATTR_P_INVALID 537
254	/** ES.Attr.DPL and DS RPL unequal. */
255	#define VMX_IGS_ES_ATTR_DPL_RPL_UNEQUAL 538
256	/** ES.Attr reserved bits not set to 0. */
257	#define VMX_IGS_ES_ATTR_RESERVED 539
258	/** ES.Attr.G bit invalid. */
259	#define VMX_IGS_ES_ATTR_G_INVALID 540
260	/** ES.Attr.Type invalid. */
261	#define VMX_IGS_ES_ATTR_TYPE_INVALID 541
262	/** FS.Attr.A bit invalid. */
263	#define VMX_IGS_FS_ATTR_A_INVALID 542
264	/** FS.Attr.P bit invalid. */
265	#define VMX_IGS_FS_ATTR_P_INVALID 543
266	/** FS.Attr.DPL and DS RPL unequal. */
267	#define VMX_IGS_FS_ATTR_DPL_RPL_UNEQUAL 544
268	/** FS.Attr reserved bits not set to 0. */
269	#define VMX_IGS_FS_ATTR_RESERVED 545
270	/** FS.Attr.G bit invalid. */
271	#define VMX_IGS_FS_ATTR_G_INVALID 546
272	/** FS.Attr.Type invalid. */
273	#define VMX_IGS_FS_ATTR_TYPE_INVALID 547
274	/** GS.Attr.A bit invalid. */
275	#define VMX_IGS_GS_ATTR_A_INVALID 548
276	/** GS.Attr.P bit invalid. */
277	#define VMX_IGS_GS_ATTR_P_INVALID 549
278	/** GS.Attr.DPL and DS RPL unequal. */
279	#define VMX_IGS_GS_ATTR_DPL_RPL_UNEQUAL 550
280	/** GS.Attr reserved bits not set to 0. */
281	#define VMX_IGS_GS_ATTR_RESERVED 551
282	/** GS.Attr.G bit invalid. */
283	#define VMX_IGS_GS_ATTR_G_INVALID 552
284	/** GS.Attr.Type invalid. */
285	#define VMX_IGS_GS_ATTR_TYPE_INVALID 553
286	/** V86 mode CS.Base invalid. */
287	#define VMX_IGS_V86_CS_BASE_INVALID 554
288	/** V86 mode CS.Limit invalid. */
289	#define VMX_IGS_V86_CS_LIMIT_INVALID 555
290	/** V86 mode CS.Attr invalid. */
291	#define VMX_IGS_V86_CS_ATTR_INVALID 556
292	/** V86 mode SS.Base invalid. */
293	#define VMX_IGS_V86_SS_BASE_INVALID 557
294	/** V86 mode SS.Limit invalid. */
295	#define VMX_IGS_V86_SS_LIMIT_INVALID 558
296	/** V86 mode SS.Attr invalid. */
297	#define VMX_IGS_V86_SS_ATTR_INVALID 559
298	/** V86 mode DS.Base invalid. */
299	#define VMX_IGS_V86_DS_BASE_INVALID 560
300	/** V86 mode DS.Limit invalid. */
301	#define VMX_IGS_V86_DS_LIMIT_INVALID 561
302	/** V86 mode DS.Attr invalid. */
303	#define VMX_IGS_V86_DS_ATTR_INVALID 562
304	/** V86 mode ES.Base invalid. */
305	#define VMX_IGS_V86_ES_BASE_INVALID 563
306	/** V86 mode ES.Limit invalid. */
307	#define VMX_IGS_V86_ES_LIMIT_INVALID 564
308	/** V86 mode ES.Attr invalid. */
309	#define VMX_IGS_V86_ES_ATTR_INVALID 565
310	/** V86 mode FS.Base invalid. */
311	#define VMX_IGS_V86_FS_BASE_INVALID 566
312	/** V86 mode FS.Limit invalid. */
313	#define VMX_IGS_V86_FS_LIMIT_INVALID 567
314	/** V86 mode FS.Attr invalid. */
315	#define VMX_IGS_V86_FS_ATTR_INVALID 568
316	/** V86 mode GS.Base invalid. */
317	#define VMX_IGS_V86_GS_BASE_INVALID 569
318	/** V86 mode GS.Limit invalid. */
319	#define VMX_IGS_V86_GS_LIMIT_INVALID 570
320	/** V86 mode GS.Attr invalid. */
321	#define VMX_IGS_V86_GS_ATTR_INVALID 571
322	/** Longmode CS.Base invalid. */
323	#define VMX_IGS_LONGMODE_CS_BASE_INVALID 572
324	/** Longmode SS.Base invalid. */
325	#define VMX_IGS_LONGMODE_SS_BASE_INVALID 573
326	/** Longmode DS.Base invalid. */
327	#define VMX_IGS_LONGMODE_DS_BASE_INVALID 574
328	/** Longmode ES.Base invalid. */
329	#define VMX_IGS_LONGMODE_ES_BASE_INVALID 575
330	/** SYSENTER ESP is not canonical. */
331	#define VMX_IGS_SYSENTER_ESP_NOT_CANONICAL 576
332	/** SYSENTER EIP is not canonical. */
333	#define VMX_IGS_SYSENTER_EIP_NOT_CANONICAL 577
334	/** PAT MSR invalid. */
335	#define VMX_IGS_PAT_MSR_INVALID 578
336	/** PAT MSR reserved bits not set to 0. */
337	#define VMX_IGS_PAT_MSR_RESERVED 579
338	/** GDTR.Base is not canonical. */
339	#define VMX_IGS_GDTR_BASE_NOT_CANONICAL 580
340	/** IDTR.Base is not canonical. */
341	#define VMX_IGS_IDTR_BASE_NOT_CANONICAL 581
342	/** GDTR.Limit invalid. */
343	#define VMX_IGS_GDTR_LIMIT_INVALID 582
344	/** IDTR.Limit invalid. */
345	#define VMX_IGS_IDTR_LIMIT_INVALID 583
346	/** Longmode RIP is invalid. */
347	#define VMX_IGS_LONGMODE_RIP_INVALID 584
348	/** RFLAGS reserved bits not set to 0. */
349	#define VMX_IGS_RFLAGS_RESERVED 585
350	/** RFLAGS RA1 reserved bits not set to 1. */
351	#define VMX_IGS_RFLAGS_RESERVED1 586
352	/** RFLAGS.VM (V86 mode) invalid. */
353	#define VMX_IGS_RFLAGS_VM_INVALID 587
354	/** RFLAGS.IF invalid. */
355	#define VMX_IGS_RFLAGS_IF_INVALID 588
356	/** Activity state invalid. */
357	#define VMX_IGS_ACTIVITY_STATE_INVALID 589
358	/** Activity state HLT invalid when SS.Attr.DPL is not zero. */
359	#define VMX_IGS_ACTIVITY_STATE_HLT_INVALID 590
360	/** Activity state ACTIVE invalid when block-by-STI or MOV SS. */
361	#define VMX_IGS_ACTIVITY_STATE_ACTIVE_INVALID 591
362	/** Activity state SIPI WAIT invalid. */
363	#define VMX_IGS_ACTIVITY_STATE_SIPI_WAIT_INVALID 592
364	/** Interruptibility state reserved bits not set to 0. */
365	#define VMX_IGS_INTERRUPTIBILITY_STATE_RESERVED 593
366	/** Interruptibility state cannot be block-by-STI -and- MOV SS. */
367	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_MOVSS_INVALID 594
368	/** Interruptibility state block-by-STI invalid for EFLAGS. */
369	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_EFL_INVALID 595
370	/** Interruptibility state invalid while trying to deliver external
371	* interrupt. */
372	#define VMX_IGS_INTERRUPTIBILITY_STATE_EXT_INT_INVALID 596
373	/** Interruptibility state block-by-MOVSS invalid while trying to deliver an
374	* NMI. */
375	#define VMX_IGS_INTERRUPTIBILITY_STATE_MOVSS_INVALID 597
376	/** Interruptibility state block-by-SMI invalid when CPU is not in SMM. */
377	#define VMX_IGS_INTERRUPTIBILITY_STATE_SMI_INVALID 598
378	/** Interruptibility state block-by-SMI invalid when trying to enter SMM. */
379	#define VMX_IGS_INTERRUPTIBILITY_STATE_SMI_SMM_INVALID 599
380	/** Interruptibility state block-by-STI (maybe) invalid when trying to
381	* deliver an NMI. */
382	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_INVALID 600
383	/** Interruptibility state block-by-NMI invalid when virtual-NMIs control is
384	* active. */
385	#define VMX_IGS_INTERRUPTIBILITY_STATE_NMI_INVALID 601
386	/** Pending debug exceptions reserved bits not set to 0. */
387	#define VMX_IGS_PENDING_DEBUG_RESERVED 602
388	/** Longmode pending debug exceptions reserved bits not set to 0. */
389	#define VMX_IGS_LONGMODE_PENDING_DEBUG_RESERVED 603
390	/** Pending debug exceptions.BS bit is not set when it should be. */
391	#define VMX_IGS_PENDING_DEBUG_XCPT_BS_NOT_SET 604
392	/** Pending debug exceptions.BS bit is not clear when it should be. */
393	#define VMX_IGS_PENDING_DEBUG_XCPT_BS_NOT_CLEAR 605
394	/** VMCS link pointer reserved bits not set to 0. */
395	#define VMX_IGS_VMCS_LINK_PTR_RESERVED 606
396	/** TR cannot index into LDT, TI bit MBZ. */
397	#define VMX_IGS_TR_TI_INVALID 607
398	/** LDTR cannot index into LDT. TI bit MBZ. */
399	#define VMX_IGS_LDTR_TI_INVALID 608
400	/** TR.Base is not canonical. */
401	#define VMX_IGS_TR_BASE_NOT_CANONICAL 609
402	/** FS.Base is not canonical. */
403	#define VMX_IGS_FS_BASE_NOT_CANONICAL 610
404	/** GS.Base is not canonical. */
405	#define VMX_IGS_GS_BASE_NOT_CANONICAL 611
406	/** LDTR.Base is not canonical. */
407	#define VMX_IGS_LDTR_BASE_NOT_CANONICAL 612
408	/** TR is unusable. */
409	#define VMX_IGS_TR_ATTR_UNUSABLE 613
410	/** TR.Attr.S bit invalid. */
411	#define VMX_IGS_TR_ATTR_S_INVALID 614
412	/** TR is not present. */
413	#define VMX_IGS_TR_ATTR_P_INVALID 615
414	/** TR.Attr reserved bits not set to 0. */
415	#define VMX_IGS_TR_ATTR_RESERVED 616
416	/** TR.Attr.G bit invalid. */
417	#define VMX_IGS_TR_ATTR_G_INVALID 617
418	/** Longmode TR.Attr.Type invalid. */
419	#define VMX_IGS_LONGMODE_TR_ATTR_TYPE_INVALID 618
420	/** TR.Attr.Type invalid. */
421	#define VMX_IGS_TR_ATTR_TYPE_INVALID 619
422	/** CS.Attr.S invalid. */
423	#define VMX_IGS_CS_ATTR_S_INVALID 620
424	/** CS.Attr.DPL invalid. */
425	#define VMX_IGS_CS_ATTR_DPL_INVALID 621
426	/** PAE PDPTE reserved bits not set to 0. */
427	#define VMX_IGS_PAE_PDPTE_RESERVED 623
428	/** @} */
429
430	/** @name VMX VMCS-Read cache indices.
431	* @{
432	*/
433	#define VMX_VMCS_GUEST_ES_BASE_CACHE_IDX 0
434	#define VMX_VMCS_GUEST_CS_BASE_CACHE_IDX 1
435	#define VMX_VMCS_GUEST_SS_BASE_CACHE_IDX 2
436	#define VMX_VMCS_GUEST_DS_BASE_CACHE_IDX 3
437	#define VMX_VMCS_GUEST_FS_BASE_CACHE_IDX 4
438	#define VMX_VMCS_GUEST_GS_BASE_CACHE_IDX 5
439	#define VMX_VMCS_GUEST_LDTR_BASE_CACHE_IDX 6
440	#define VMX_VMCS_GUEST_TR_BASE_CACHE_IDX 7
441	#define VMX_VMCS_GUEST_GDTR_BASE_CACHE_IDX 8
442	#define VMX_VMCS_GUEST_IDTR_BASE_CACHE_IDX 9
443	#define VMX_VMCS_GUEST_RSP_CACHE_IDX 10
444	#define VMX_VMCS_GUEST_RIP_CACHE_IDX 11
445	#define VMX_VMCS_GUEST_SYSENTER_ESP_CACHE_IDX 12
446	#define VMX_VMCS_GUEST_SYSENTER_EIP_CACHE_IDX 13
447	#define VMX_VMCS_RO_EXIT_QUALIFICATION_CACHE_IDX 14
448	#define VMX_VMCS_RO_GUEST_LINEAR_ADDR_CACHE_IDX 15
449	#define VMX_VMCS_MAX_CACHE_IDX (VMX_VMCS_RO_GUEST_LINEAR_ADDR_CACHE_IDX + 1)
450	#define VMX_VMCS_GUEST_CR3_CACHE_IDX 16
451	#define VMX_VMCS_MAX_NESTED_PAGING_CACHE_IDX (VMX_VMCS_GUEST_CR3_CACHE_IDX + 1)
452	/** @} */
453
454	/** @name VMX EPT paging structures
455	* @{
456	*/
457
458	/**
459	* Number of page table entries in the EPT. (PDPTE/PDE/PTE)
460	*/
461	#define EPT_PG_ENTRIES X86_PG_PAE_ENTRIES
462
463	/**
464	* EPT Page Directory Pointer Entry. Bit view.
465	* @todo uint64_t isn't safe for bitfields (gcc pedantic warnings, and IIRC,
466	* this did cause trouble with one compiler/version).
467	*/
468	typedef struct EPTPML4EBITS
469	{
470	/** Present bit. */
471	RT_GCC_EXTENSION uint64_t u1Present : 1;
472	/** Writable bit. */
473	RT_GCC_EXTENSION uint64_t u1Write : 1;
474	/** Executable bit. */
475	RT_GCC_EXTENSION uint64_t u1Execute : 1;
476	/** Reserved (must be 0). */
477	RT_GCC_EXTENSION uint64_t u5Reserved : 5;
478	/** Available for software. */
479	RT_GCC_EXTENSION uint64_t u4Available : 4;
480	/** Physical address of the next level (PD). Restricted by maximum physical address width of the cpu. */
481	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
482	/** Available for software. */
483	RT_GCC_EXTENSION uint64_t u12Available : 12;
484	} EPTPML4EBITS;
485	AssertCompileSize(EPTPML4EBITS, 8);
486
487	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
488	#define EPT_PML4E_PG_MASK X86_PML4E_PG_MASK
489	/** The page shift to get the PML4 index. */
490	#define EPT_PML4_SHIFT X86_PML4_SHIFT
491	/** The PML4 index mask (apply to a shifted page address). */
492	#define EPT_PML4_MASK X86_PML4_MASK
493
494	/**
495	* EPT PML4E.
496	*/
497	typedef union EPTPML4E
498	{
499	/** Normal view. */
500	EPTPML4EBITS n;
501	/** Unsigned integer view. */
502	X86PGPAEUINT u;
503	/** 64 bit unsigned integer view. */
504	uint64_t au64[1];
505	/** 32 bit unsigned integer view. */
506	uint32_t au32[2];
507	} EPTPML4E;
508	AssertCompileSize(EPTPML4E, 8);
509	/** Pointer to a PML4 table entry. */
510	typedef EPTPML4E *PEPTPML4E;
511	/** Pointer to a const PML4 table entry. */
512	typedef const EPTPML4E *PCEPTPML4E;
513
514	/**
515	* EPT PML4 Table.
516	*/
517	typedef struct EPTPML4
518	{
519	EPTPML4E a[EPT_PG_ENTRIES];
520	} EPTPML4;
521	AssertCompileSize(EPTPML4, 0x1000);
522	/** Pointer to an EPT PML4 Table. */
523	typedef EPTPML4 *PEPTPML4;
524	/** Pointer to a const EPT PML4 Table. */
525	typedef const EPTPML4 *PCEPTPML4;
526
527	/**
528	* EPT Page Directory Pointer Entry. Bit view.
529	*/
530	typedef struct EPTPDPTEBITS
531	{
532	/** Present bit. */
533	RT_GCC_EXTENSION uint64_t u1Present : 1;
534	/** Writable bit. */
535	RT_GCC_EXTENSION uint64_t u1Write : 1;
536	/** Executable bit. */
537	RT_GCC_EXTENSION uint64_t u1Execute : 1;
538	/** Reserved (must be 0). */
539	RT_GCC_EXTENSION uint64_t u5Reserved : 5;
540	/** Available for software. */
541	RT_GCC_EXTENSION uint64_t u4Available : 4;
542	/** Physical address of the next level (PD). Restricted by maximum physical address width of the cpu. */
543	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
544	/** Available for software. */
545	RT_GCC_EXTENSION uint64_t u12Available : 12;
546	} EPTPDPTEBITS;
547	AssertCompileSize(EPTPDPTEBITS, 8);
548
549	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
550	#define EPT_PDPTE_PG_MASK X86_PDPE_PG_MASK
551	/** The page shift to get the PDPT index. */
552	#define EPT_PDPT_SHIFT X86_PDPT_SHIFT
553	/** The PDPT index mask (apply to a shifted page address). */
554	#define EPT_PDPT_MASK X86_PDPT_MASK_AMD64
555
556	/**
557	* EPT Page Directory Pointer.
558	*/
559	typedef union EPTPDPTE
560	{
561	/** Normal view. */
562	EPTPDPTEBITS n;
563	/** Unsigned integer view. */
564	X86PGPAEUINT u;
565	/** 64 bit unsigned integer view. */
566	uint64_t au64[1];
567	/** 32 bit unsigned integer view. */
568	uint32_t au32[2];
569	} EPTPDPTE;
570	AssertCompileSize(EPTPDPTE, 8);
571	/** Pointer to an EPT Page Directory Pointer Entry. */
572	typedef EPTPDPTE *PEPTPDPTE;
573	/** Pointer to a const EPT Page Directory Pointer Entry. */
574	typedef const EPTPDPTE *PCEPTPDPTE;
575
576	/**
577	* EPT Page Directory Pointer Table.
578	*/
579	typedef struct EPTPDPT
580	{
581	EPTPDPTE a[EPT_PG_ENTRIES];
582	} EPTPDPT;
583	AssertCompileSize(EPTPDPT, 0x1000);
584	/** Pointer to an EPT Page Directory Pointer Table. */
585	typedef EPTPDPT *PEPTPDPT;
586	/** Pointer to a const EPT Page Directory Pointer Table. */
587	typedef const EPTPDPT *PCEPTPDPT;
588
589	/**
590	* EPT Page Directory Table Entry. Bit view.
591	*/
592	typedef struct EPTPDEBITS
593	{
594	/** Present bit. */
595	RT_GCC_EXTENSION uint64_t u1Present : 1;
596	/** Writable bit. */
597	RT_GCC_EXTENSION uint64_t u1Write : 1;
598	/** Executable bit. */
599	RT_GCC_EXTENSION uint64_t u1Execute : 1;
600	/** Reserved (must be 0). */
601	RT_GCC_EXTENSION uint64_t u4Reserved : 4;
602	/** Big page (must be 0 here). */
603	RT_GCC_EXTENSION uint64_t u1Size : 1;
604	/** Available for software. */
605	RT_GCC_EXTENSION uint64_t u4Available : 4;
606	/** Physical address of page table. Restricted by maximum physical address width of the cpu. */
607	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
608	/** Available for software. */
609	RT_GCC_EXTENSION uint64_t u12Available : 12;
610	} EPTPDEBITS;
611	AssertCompileSize(EPTPDEBITS, 8);
612
613	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
614	#define EPT_PDE_PG_MASK X86_PDE_PAE_PG_MASK
615	/** The page shift to get the PD index. */
616	#define EPT_PD_SHIFT X86_PD_PAE_SHIFT
617	/** The PD index mask (apply to a shifted page address). */
618	#define EPT_PD_MASK X86_PD_PAE_MASK
619
620	/**
621	* EPT 2MB Page Directory Table Entry. Bit view.
622	*/
623	typedef struct EPTPDE2MBITS
624	{
625	/** Present bit. */
626	RT_GCC_EXTENSION uint64_t u1Present : 1;
627	/** Writable bit. */
628	RT_GCC_EXTENSION uint64_t u1Write : 1;
629	/** Executable bit. */
630	RT_GCC_EXTENSION uint64_t u1Execute : 1;
631	/** EPT Table Memory Type. MBZ for non-leaf nodes. */
632	RT_GCC_EXTENSION uint64_t u3EMT : 3;
633	/** Ignore PAT memory type */
634	RT_GCC_EXTENSION uint64_t u1IgnorePAT : 1;
635	/** Big page (must be 1 here). */
636	RT_GCC_EXTENSION uint64_t u1Size : 1;
637	/** Available for software. */
638	RT_GCC_EXTENSION uint64_t u4Available : 4;
639	/** Reserved (must be 0). */
640	RT_GCC_EXTENSION uint64_t u9Reserved : 9;
641	/** Physical address of the 2MB page. Restricted by maximum physical address width of the cpu. */
642	RT_GCC_EXTENSION uint64_t u31PhysAddr : 31;
643	/** Available for software. */
644	RT_GCC_EXTENSION uint64_t u12Available : 12;
645	} EPTPDE2MBITS;
646	AssertCompileSize(EPTPDE2MBITS, 8);
647
648	/** Bits 21-51 - - EPT - Physical Page number of the next level. */
649	#define EPT_PDE2M_PG_MASK X86_PDE2M_PAE_PG_MASK
650
651	/**
652	* EPT Page Directory Table Entry.
653	*/
654	typedef union EPTPDE
655	{
656	/** Normal view. */
657	EPTPDEBITS n;
658	/** 2MB view (big). */
659	EPTPDE2MBITS b;
660	/** Unsigned integer view. */
661	X86PGPAEUINT u;
662	/** 64 bit unsigned integer view. */
663	uint64_t au64[1];
664	/** 32 bit unsigned integer view. */
665	uint32_t au32[2];
666	} EPTPDE;
667	AssertCompileSize(EPTPDE, 8);
668	/** Pointer to an EPT Page Directory Table Entry. */
669	typedef EPTPDE *PEPTPDE;
670	/** Pointer to a const EPT Page Directory Table Entry. */
671	typedef const EPTPDE *PCEPTPDE;
672
673	/**
674	* EPT Page Directory Table.
675	*/
676	typedef struct EPTPD
677	{
678	EPTPDE a[EPT_PG_ENTRIES];
679	} EPTPD;
680	AssertCompileSize(EPTPD, 0x1000);
681	/** Pointer to an EPT Page Directory Table. */
682	typedef EPTPD *PEPTPD;
683	/** Pointer to a const EPT Page Directory Table. */
684	typedef const EPTPD *PCEPTPD;
685
686	/**
687	* EPT Page Table Entry. Bit view.
688	*/
689	typedef struct EPTPTEBITS
690	{
691	/** 0 - Present bit.
692	* @remarks This is a convenience "misnomer". The bit actually indicates read access
693	* and the CPU will consider an entry with any of the first three bits set
694	* as present. Since all our valid entries will have this bit set, it can
695	* be used as a present indicator and allow some code sharing. */
696	RT_GCC_EXTENSION uint64_t u1Present : 1;
697	/** 1 - Writable bit. */
698	RT_GCC_EXTENSION uint64_t u1Write : 1;
699	/** 2 - Executable bit. */
700	RT_GCC_EXTENSION uint64_t u1Execute : 1;
701	/** 5:3 - EPT Memory Type. MBZ for non-leaf nodes. */
702	RT_GCC_EXTENSION uint64_t u3EMT : 3;
703	/** 6 - Ignore PAT memory type */
704	RT_GCC_EXTENSION uint64_t u1IgnorePAT : 1;
705	/** 11:7 - Available for software. */
706	RT_GCC_EXTENSION uint64_t u5Available : 5;
707	/** 51:12 - Physical address of page. Restricted by maximum physical
708	* address width of the cpu. */
709	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
710	/** 63:52 - Available for software. */
711	RT_GCC_EXTENSION uint64_t u12Available : 12;
712	} EPTPTEBITS;
713	AssertCompileSize(EPTPTEBITS, 8);
714
715	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
716	#define EPT_PTE_PG_MASK X86_PTE_PAE_PG_MASK
717	/** The page shift to get the EPT PTE index. */
718	#define EPT_PT_SHIFT X86_PT_PAE_SHIFT
719	/** The EPT PT index mask (apply to a shifted page address). */
720	#define EPT_PT_MASK X86_PT_PAE_MASK
721
722	/**
723	* EPT Page Table Entry.
724	*/
725	typedef union EPTPTE
726	{
727	/** Normal view. */
728	EPTPTEBITS n;
729	/** Unsigned integer view. */
730	X86PGPAEUINT u;
731	/** 64 bit unsigned integer view. */
732	uint64_t au64[1];
733	/** 32 bit unsigned integer view. */
734	uint32_t au32[2];
735	} EPTPTE;
736	AssertCompileSize(EPTPTE, 8);
737	/** Pointer to an EPT Page Directory Table Entry. */
738	typedef EPTPTE *PEPTPTE;
739	/** Pointer to a const EPT Page Directory Table Entry. */
740	typedef const EPTPTE *PCEPTPTE;
741
742	/**
743	* EPT Page Table.
744	*/
745	typedef struct EPTPT
746	{
747	EPTPTE a[EPT_PG_ENTRIES];
748	} EPTPT;
749	AssertCompileSize(EPTPT, 0x1000);
750	/** Pointer to an extended page table. */
751	typedef EPTPT *PEPTPT;
752	/** Pointer to a const extended table. */
753	typedef const EPTPT *PCEPTPT;
754
755	/** @} */
756
757	/**
758	* VMX VPID flush types.
759	* @note Valid enum members are in accordance to the VT-x spec.
760	*/
761	typedef enum
762	{
763	/** Invalidate a specific page. */
764	VMXTLBFLUSHVPID_INDIV_ADDR = 0,
765	/** Invalidate one context (specific VPID). */
766	VMXTLBFLUSHVPID_SINGLE_CONTEXT = 1,
767	/** Invalidate all contexts (all VPIDs). */
768	VMXTLBFLUSHVPID_ALL_CONTEXTS = 2,
769	/** Invalidate a single VPID context retaining global mappings. */
770	VMXTLBFLUSHVPID_SINGLE_CONTEXT_RETAIN_GLOBALS = 3,
771	/** Unsupported by VirtualBox. */
772	VMXTLBFLUSHVPID_NOT_SUPPORTED = 0xbad0,
773	/** Unsupported by CPU. */
774	VMXTLBFLUSHVPID_NONE = 0xbad1
775	} VMXTLBFLUSHVPID;
776	AssertCompileSize(VMXTLBFLUSHVPID, 4);
777
778	/**
779	* VMX EPT flush types.
780	* @note Valid enums values are in accordance to the VT-x spec.
781	*/
782	typedef enum
783	{
784	/** Invalidate one context (specific EPT). */
785	VMXTLBFLUSHEPT_SINGLE_CONTEXT = 1,
786	/* Invalidate all contexts (all EPTs) */
787	VMXTLBFLUSHEPT_ALL_CONTEXTS = 2,
788	/** Unsupported by VirtualBox. */
789	VMXTLBFLUSHEPT_NOT_SUPPORTED = 0xbad0,
790	/** Unsupported by CPU. */
791	VMXTLBFLUSHEPT_NONE = 0xbad1
792	} VMXTLBFLUSHEPT;
793	AssertCompileSize(VMXTLBFLUSHEPT, 4);
794
795	/**
796	* VMX Posted Interrupt Descriptor.
797	* In accordance to the VT-x spec.
798	*/
799	typedef struct VMXPOSTEDINTRDESC
800	{
801	uint32_t aVectorBitmap[8];
802	uint32_t fOutstandingNotification : 1;
803	uint32_t uReserved0 : 31;
804	uint8_t au8Reserved0[28];
805	} VMXPOSTEDINTRDESC;
806	AssertCompileMemberSize(VMXPOSTEDINTRDESC, aVectorBitmap, 32);
807	AssertCompileSize(VMXPOSTEDINTRDESC, 64);
808	/** Pointer to a posted interrupt descriptor. */
809	typedef VMXPOSTEDINTRDESC *PVMXPOSTEDINTRDESC;
810	/** Pointer to a const posted interrupt descriptor. */
811	typedef const VMXPOSTEDINTRDESC *PCVMXPOSTEDINTRDESC;
812
813	/**
814	* VMX VMCS revision identifier.
815	*/
816	typedef union
817	{
818	struct
819	{
820	/** Revision identifier. */
821	uint32_t u31RevisionId : 31;
822	/** Whether this is a shadow VMCS. */
823	uint32_t fIsShadowVmcs : 1;
824	} n;
825	/* The unsigned integer view. */
826	uint32_t u;
827	} VMXVMCSREVID;
828	AssertCompileSize(VMXVMCSREVID, 4);
829	/** Pointer to the VMXVMCSREVID union. */
830	typedef VMXVMCSREVID *PVMXVMCSREVID;
831	/** Pointer to a const VMXVVMCSREVID union. */
832	typedef const VMXVMCSREVID *PCVMXVMCSREVID;
833
834	/**
835	* VMX VM-exit instruction information.
836	*/
837	typedef union
838	{
839	/** Plain unsigned int representation. */
840	uint32_t u;
841
842	/** INS and OUTS information. */
843	struct
844	{
845	uint32_t u7Reserved0 : 7;
846	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
847	uint32_t u3AddrSize : 3;
848	uint32_t u5Reserved1 : 5;
849	/** The segment register (X86_SREG_XXX). */
850	uint32_t iSegReg : 3;
851	uint32_t uReserved2 : 14;
852	} StrIo;
853
854	struct
855	{
856	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
857	uint32_t u2Scaling : 2;
858	uint32_t u5Undef0 : 5;
859	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
860	uint32_t u3AddrSize : 3;
861	/** Cleared to 0. */
862	uint32_t u1Cleared0 : 1;
863	uint32_t u4Undef0 : 4;
864	/** The segment register (X86_SREG_XXX). */
865	uint32_t iSegReg : 3;
866	/** The index register (X86_GREG_XXX). */
867	uint32_t iIdxReg : 4;
868	/** Set if index register is invalid. */
869	uint32_t fIdxRegInvalid : 1;
870	/** The base register (X86_GREG_XXX). */
871	uint32_t iBaseReg : 4;
872	/** Set if base register is invalid. */
873	uint32_t fBaseRegInvalid : 1;
874	/** Register 2 (X86_GREG_XXX). */
875	uint32_t iReg2 : 4;
876	} Inv;
877
878	/** VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES information. */
879	struct
880	{
881	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
882	uint32_t u2Scaling : 2;
883	uint32_t u5Reserved0 : 5;
884	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
885	uint32_t u3AddrSize : 3;
886	/** Cleared to 0. */
887	uint32_t u1Cleared0 : 1;
888	uint32_t u4Reserved0 : 4;
889	/** The segment register (X86_SREG_XXX). */
890	uint32_t iSegReg : 3;
891	/** The index register (X86_GREG_XXX). */
892	uint32_t iIdxReg : 4;
893	/** Set if index register is invalid. */
894	uint32_t fIdxRegInvalid : 1;
895	/** The base register (X86_GREG_XXX). */
896	uint32_t iBaseReg : 4;
897	/** Set if base register is invalid. */
898	uint32_t fBaseRegInvalid : 1;
899	/** Register 2 (X86_GREG_XXX). */
900	uint32_t iReg2 : 4;
901	} VmxXsave;
902
903	/** LIDT, LGDT, SIDT, SGDT information. */
904	struct
905	{
906	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
907	uint32_t u2Scaling : 2;
908	uint32_t u5Undef0 : 5;
909	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
910	uint32_t u3AddrSize : 3;
911	/** Always cleared to 0. */
912	uint32_t u1Cleared0 : 1;
913	/** Operand size; 0=16-bit, 1=32-bit, undefined for 64-bit. */
914	uint32_t uOperandSize : 1;
915	uint32_t u3Undef0 : 3;
916	/** The segment register (X86_SREG_XXX). */
917	uint32_t iSegReg : 3;
918	/** The index register (X86_GREG_XXX). */
919	uint32_t iIdxReg : 4;
920	/** Set if index register is invalid. */
921	uint32_t fIdxRegInvalid : 1;
922	/** The base register (X86_GREG_XXX). */
923	uint32_t iBaseReg : 4;
924	/** Set if base register is invalid. */
925	uint32_t fBaseRegInvalid : 1;
926	/** Instruction identity (VMX_INSTR_ID_XXX). */
927	uint32_t u2InstrId : 2;
928	uint32_t u2Undef0 : 2;
929	} GdtIdt;
930
931	/** LLDT, LTR, SLDT, STR information. */
932	struct
933	{
934	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
935	uint32_t u2Scaling : 2;
936	uint32_t u1Undef0 : 1;
937	/** Register 1 (X86_GREG_XXX). */
938	uint32_t iReg1 : 4;
939	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
940	uint32_t u3AddrSize : 3;
941	/** Memory/Register - Always cleared to 0 to indicate memory operand. */
942	uint32_t fIsRegOperand : 1;
943	uint32_t u4Undef0 : 4;
944	/** The segment register (X86_SREG_XXX). */
945	uint32_t iSegReg : 3;
946	/** The index register (X86_GREG_XXX). */
947	uint32_t iIdxReg : 4;
948	/** Set if index register is invalid. */
949	uint32_t fIdxRegInvalid : 1;
950	/** The base register (X86_GREG_XXX). */
951	uint32_t iBaseReg : 4;
952	/** Set if base register is invalid. */
953	uint32_t fBaseRegInvalid : 1;
954	/** Instruction identity (VMX_INSTR_ID_XXX). */
955	uint32_t u2InstrId : 2;
956	uint32_t u2Undef0 : 2;
957	} LdtTr;
958
959	/** RDRAND, RDSEED information. */
960	struct
961	{
962	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
963	uint32_t u2Undef0 : 2;
964	/** Destination register (X86_GREG_XXX). */
965	uint32_t iReg1 : 4;
966	uint32_t u4Undef0 : 4;
967	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
968	uint32_t u2OperandSize : 2;
969	uint32_t u19Def0 : 20;
970	} RdrandRdseed;
971
972	struct
973	{
974	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
975	uint32_t u2Scaling : 2;
976	uint32_t u1Undef0 : 1;
977	/** Register 1 (X86_GREG_XXX). */
978	uint32_t iReg1 : 4;
979	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
980	uint32_t u3AddrSize : 3;
981	/** Memory or register operand. */
982	uint32_t fIsRegOperand : 1;
983	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
984	uint32_t u4Undef0 : 4;
985	/** The segment register (X86_SREG_XXX). */
986	uint32_t iSegReg : 3;
987	/** The index register (X86_GREG_XXX). */
988	uint32_t iIdxReg : 4;
989	/** Set if index register is invalid. */
990	uint32_t fIdxRegInvalid : 1;
991	/** The base register (X86_GREG_XXX). */
992	uint32_t iBaseReg : 4;
993	/** Set if base register is invalid. */
994	uint32_t fBaseRegInvalid : 1;
995	/** Register 2 (X86_GREG_XXX). */
996	uint32_t iReg2 : 4;
997	} VmreadVmwrite;
998
999	/** This is a combination field of all instruction information. Note! Not all field
1000	* combinations are valid (e.g., iReg1 is undefined for memory operands) and
1001	* specialized fields are overwritten by their generic counterparts (e.g. no
1002	* instruction identity field). */
1003	struct
1004	{
1005	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
1006	uint32_t u2Scaling : 2;
1007	uint32_t u1Undef0 : 1;
1008	/** Register 1 (X86_GREG_XXX). */
1009	uint32_t iReg1 : 4;
1010	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
1011	uint32_t u3AddrSize : 3;
1012	/** Memory/Register - Always cleared to 0 to indicate memory operand. */
1013	uint32_t fIsRegOperand : 1;
1014	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
1015	uint32_t uOperandSize : 2;
1016	uint32_t u2Undef0 : 2;
1017	/** The segment register (X86_SREG_XXX). */
1018	uint32_t iSegReg : 3;
1019	/** The index register (X86_GREG_XXX). */
1020	uint32_t iIdxReg : 4;
1021	/** Set if index register is invalid. */
1022	uint32_t fIdxRegInvalid : 1;
1023	/** The base register (X86_GREG_XXX). */
1024	uint32_t iBaseReg : 4;
1025	/** Set if base register is invalid. */
1026	uint32_t fBaseRegInvalid : 1;
1027	/** Register 2 (X86_GREG_XXX) or instruction identity. */
1028	uint32_t iReg2 : 4;
1029	} All;
1030	} VMXEXITINSTRINFO;
1031	AssertCompileSize(VMXEXITINSTRINFO, 4);
1032	/** Pointer to a VMX VM-exit instruction info. struct. */
1033	typedef VMXEXITINSTRINFO *PVMXEXITINSTRINFO;
1034	/** Pointer to a const VMX VM-exit instruction info. struct. */
1035	typedef const VMXEXITINSTRINFO *PCVMXEXITINSTRINFO;
1036
1037
1038	/** @name VM-entry failure reported in VM-exit qualification.
1039	* See Intel spec. 26.7 "VM-entry failures during or after loading guest-state".
1040	* @{
1041	*/
1042	/** No errors during VM-entry. */
1043	#define VMX_ENTRY_FAIL_QUAL_NO_ERROR (0)
1044	/** Not used. */
1045	#define VMX_ENTRY_FAIL_QUAL_NOT_USED (1)
1046	/** Error while loading PDPTEs. */
1047	#define VMX_ENTRY_FAIL_QUAL_PDPTE (2)
1048	/** NMI injection when blocking-by-STI is set. */
1049	#define VMX_ENTRY_FAIL_QUAL_NMI_INJECT (3)
1050	/** Invalid VMCS link pointer. */
1051	#define VMX_ENTRY_FAIL_QUAL_VMCS_LINK_PTR (4)
1052	/** @} */
1053
1054	/**
1055	* VMX MSR-bitmap read permissions.
1056	*/
1057	typedef enum VMXMSREXITREAD
1058	{
1059	/** Reading this MSR causes a VM-exit. */
1060	VMXMSREXIT_INTERCEPT_READ = 1,
1061	/** Reading this MSR doesn't cause a VM-exit. */
1062	VMXMSREXIT_PASSTHRU_READ
1063	} VMXMSREXITREAD;
1064	/** Pointer to MSR-bitmap read permissions. */
1065	typedef VMXMSREXITREAD* PVMXMSREXITREAD;
1066
1067	/**
1068	* VMX MSR-bitmap write permissions.
1069	*/
1070	typedef enum VMXMSREXITWRITE
1071	{
1072	/** Writing to this MSR causes a VM-exit. */
1073	VMXMSREXIT_INTERCEPT_WRITE = 3,
1074	/** Writing to this MSR does not cause a VM-exit. */
1075	VMXMSREXIT_PASSTHRU_WRITE
1076	} VMXMSREXITWRITE;
1077	/** Pointer to MSR-bitmap write permissions. */
1078	typedef VMXMSREXITWRITE* PVMXMSREXITWRITE;
1079
1080	/**
1081	* VMX MSR autoload/store element.
1082	* In accordance to the VT-x spec.
1083	*/
1084	typedef struct VMXAUTOMSR
1085	{
1086	/** The MSR Id. */
1087	uint32_t u32Msr;
1088	/** Reserved (MBZ). */
1089	uint32_t u32Reserved;
1090	/** The MSR value. */
1091	uint64_t u64Value;
1092	} VMXAUTOMSR;
1093	AssertCompileSize(VMXAUTOMSR, 16);
1094	/** Pointer to an MSR load/store element. */
1095	typedef VMXAUTOMSR *PVMXAUTOMSR;
1096	/** Pointer to a const MSR load/store element. */
1097	typedef const VMXAUTOMSR *PCVMXAUTOMSR;
1098
1099	/** VMX auto load-store MSR (VMXAUTOMSR) offset mask. */
1100	#define VMX_AUTOMSR_OFFSET_MASK 0xf
1101
1102	/**
1103	* VMX tagged-TLB flush types.
1104	*/
1105	typedef enum
1106	{
1107	VMXTLBFLUSHTYPE_EPT,
1108	VMXTLBFLUSHTYPE_VPID,
1109	VMXTLBFLUSHTYPE_EPT_VPID,
1110	VMXTLBFLUSHTYPE_NONE
1111	} VMXTLBFLUSHTYPE;
1112	/** Pointer to a VMXTLBFLUSHTYPE enum. */
1113	typedef VMXTLBFLUSHTYPE *PVMXTLBFLUSHTYPE;
1114	/** Pointer to a const VMXTLBFLUSHTYPE enum. */
1115	typedef const VMXTLBFLUSHTYPE *PCVMXTLBFLUSHTYPE;
1116
1117	/**
1118	* VMX controls MSR.
1119	*/
1120	typedef union
1121	{
1122	struct
1123	{
1124	/** Bits set here -must- be set in the corresponding VM-execution controls. */
1125	uint32_t allowed0;
1126	/** Bits cleared here -must- be cleared in the corresponding VM-execution
1127	* controls. */
1128	uint32_t allowed1;
1129	} n;
1130	uint64_t u;
1131	} VMXCTLSMSR;
1132	AssertCompileSize(VMXCTLSMSR, 8);
1133	/** Pointer to a VMXCTLSMSR union. */
1134	typedef VMXCTLSMSR *PVMXCTLSMSR;
1135	/** Pointer to a const VMXCTLSMSR union. */
1136	typedef const VMXCTLSMSR *PCVMXCTLSMSR;
1137
1138	/**
1139	* VMX MSRs.
1140	*/
1141	typedef struct VMXMSRS
1142	{
1143	uint64_t u64FeatCtrl;
1144	uint64_t u64Basic;
1145	VMXCTLSMSR PinCtls;
1146	VMXCTLSMSR ProcCtls;
1147	VMXCTLSMSR ProcCtls2;
1148	VMXCTLSMSR ExitCtls;
1149	VMXCTLSMSR EntryCtls;
1150	VMXCTLSMSR TruePinCtls;
1151	VMXCTLSMSR TrueProcCtls;
1152	VMXCTLSMSR TrueEntryCtls;
1153	VMXCTLSMSR TrueExitCtls;
1154	uint64_t u64Misc;
1155	uint64_t u64Cr0Fixed0;
1156	uint64_t u64Cr0Fixed1;
1157	uint64_t u64Cr4Fixed0;
1158	uint64_t u64Cr4Fixed1;
1159	uint64_t u64VmcsEnum;
1160	uint64_t u64VmFunc;
1161	uint64_t u64EptVpidCaps;
1162	uint64_t a_u64Reserved[9];
1163	} VMXMSRS;
1164	AssertCompileSizeAlignment(VMXMSRS, 8);
1165	AssertCompileSize(VMXMSRS, 224);
1166	/** Pointer to a VMXMSRS struct. */
1167	typedef VMXMSRS *PVMXMSRS;
1168	/** Pointer to a const VMXMSRS struct. */
1169	typedef const VMXMSRS *PCVMXMSRS;
1170
1171
1172	/** @name VMX Basic Exit Reasons.
1173	* @{
1174	*/
1175	/** -1 Invalid exit code */
1176	#define VMX_EXIT_INVALID (-1)
1177	/** 0 Exception or non-maskable interrupt (NMI). */
1178	#define VMX_EXIT_XCPT_OR_NMI 0
1179	/** 1 External interrupt. */
1180	#define VMX_EXIT_EXT_INT 1
1181	/** 2 Triple fault. */
1182	#define VMX_EXIT_TRIPLE_FAULT 2
1183	/** 3 INIT signal. */
1184	#define VMX_EXIT_INIT_SIGNAL 3
1185	/** 4 Start-up IPI (SIPI). */
1186	#define VMX_EXIT_SIPI 4
1187	/** 5 I/O system-management interrupt (SMI). */
1188	#define VMX_EXIT_IO_SMI 5
1189	/** 6 Other SMI. */
1190	#define VMX_EXIT_SMI 6
1191	/** 7 Interrupt window exiting. */
1192	#define VMX_EXIT_INT_WINDOW 7
1193	/** 8 NMI window exiting. */
1194	#define VMX_EXIT_NMI_WINDOW 8
1195	/** 9 Task switch. */
1196	#define VMX_EXIT_TASK_SWITCH 9
1197	/** 10 Guest software attempted to execute CPUID. */
1198	#define VMX_EXIT_CPUID 10
1199	/** 11 Guest software attempted to execute GETSEC. */
1200	#define VMX_EXIT_GETSEC 11
1201	/** 12 Guest software attempted to execute HLT. */
1202	#define VMX_EXIT_HLT 12
1203	/** 13 Guest software attempted to execute INVD. */
1204	#define VMX_EXIT_INVD 13
1205	/** 14 Guest software attempted to execute INVLPG. */
1206	#define VMX_EXIT_INVLPG 14
1207	/** 15 Guest software attempted to execute RDPMC. */
1208	#define VMX_EXIT_RDPMC 15
1209	/** 16 Guest software attempted to execute RDTSC. */
1210	#define VMX_EXIT_RDTSC 16
1211	/** 17 Guest software attempted to execute RSM in SMM. */
1212	#define VMX_EXIT_RSM 17
1213	/** 18 Guest software executed VMCALL. */
1214	#define VMX_EXIT_VMCALL 18
1215	/** 19 Guest software executed VMCLEAR. */
1216	#define VMX_EXIT_VMCLEAR 19
1217	/** 20 Guest software executed VMLAUNCH. */
1218	#define VMX_EXIT_VMLAUNCH 20
1219	/** 21 Guest software executed VMPTRLD. */
1220	#define VMX_EXIT_VMPTRLD 21
1221	/** 22 Guest software executed VMPTRST. */
1222	#define VMX_EXIT_VMPTRST 22
1223	/** 23 Guest software executed VMREAD. */
1224	#define VMX_EXIT_VMREAD 23
1225	/** 24 Guest software executed VMRESUME. */
1226	#define VMX_EXIT_VMRESUME 24
1227	/** 25 Guest software executed VMWRITE. */
1228	#define VMX_EXIT_VMWRITE 25
1229	/** 26 Guest software executed VMXOFF. */
1230	#define VMX_EXIT_VMXOFF 26
1231	/** 27 Guest software executed VMXON. */
1232	#define VMX_EXIT_VMXON 27
1233	/** 28 Control-register accesses. */
1234	#define VMX_EXIT_MOV_CRX 28
1235	/** 29 Debug-register accesses. */
1236	#define VMX_EXIT_MOV_DRX 29
1237	/** 30 I/O instruction. */
1238	#define VMX_EXIT_IO_INSTR 30
1239	/** 31 RDMSR. Guest software attempted to execute RDMSR. */
1240	#define VMX_EXIT_RDMSR 31
1241	/** 32 WRMSR. Guest software attempted to execute WRMSR. */
1242	#define VMX_EXIT_WRMSR 32
1243	/** 33 VM-entry failure due to invalid guest state. */
1244	#define VMX_EXIT_ERR_INVALID_GUEST_STATE 33
1245	/** 34 VM-entry failure due to MSR loading. */
1246	#define VMX_EXIT_ERR_MSR_LOAD 34
1247	/** 36 Guest software executed MWAIT. */
1248	#define VMX_EXIT_MWAIT 36
1249	/** 37 VM-exit due to monitor trap flag. */
1250	#define VMX_EXIT_MTF 37
1251	/** 39 Guest software attempted to execute MONITOR. */
1252	#define VMX_EXIT_MONITOR 39
1253	/** 40 Guest software attempted to execute PAUSE. */
1254	#define VMX_EXIT_PAUSE 40
1255	/** 41 VM-entry failure due to machine-check. */
1256	#define VMX_EXIT_ERR_MACHINE_CHECK 41
1257	/** 43 TPR below threshold. Guest software executed MOV to CR8. */
1258	#define VMX_EXIT_TPR_BELOW_THRESHOLD 43
1259	/** 44 APIC access. Guest software attempted to access memory at a physical
1260	* address on the APIC-access page. */
1261	#define VMX_EXIT_APIC_ACCESS 44
1262	/** 45 Virtualized EOI. EOI virtualization was performed for a virtual
1263	* interrupt whose vector indexed a bit set in the EOI-exit bitmap. */
1264	#define VMX_EXIT_VIRTUALIZED_EOI 45
1265	/** 46 Access to GDTR or IDTR. Guest software attempted to execute LGDT, LIDT,
1266	* SGDT, or SIDT. */
1267	#define VMX_EXIT_GDTR_IDTR_ACCESS 46
1268	/** 47 Access to LDTR or TR. Guest software attempted to execute LLDT, LTR,
1269	* SLDT, or STR. */
1270	#define VMX_EXIT_LDTR_TR_ACCESS 47
1271	/** 48 EPT violation. An attempt to access memory with a guest-physical address
1272	* was disallowed by the configuration of the EPT paging structures. */
1273	#define VMX_EXIT_EPT_VIOLATION 48
1274	/** 49 EPT misconfiguration. An attempt to access memory with a guest-physical
1275	* address encountered a misconfigured EPT paging-structure entry. */
1276	#define VMX_EXIT_EPT_MISCONFIG 49
1277	/** 50 INVEPT. Guest software attempted to execute INVEPT. */
1278	#define VMX_EXIT_INVEPT 50
1279	/** 51 RDTSCP. Guest software attempted to execute RDTSCP. */
1280	#define VMX_EXIT_RDTSCP 51
1281	/** 52 VMX-preemption timer expired. The preemption timer counted down to zero. */
1282	#define VMX_EXIT_PREEMPT_TIMER 52
1283	/** 53 INVVPID. Guest software attempted to execute INVVPID. */
1284	#define VMX_EXIT_INVVPID 53
1285	/** 54 WBINVD. Guest software attempted to execute WBINVD. */
1286	#define VMX_EXIT_WBINVD 54
1287	/** 55 XSETBV. Guest software attempted to execute XSETBV. */
1288	#define VMX_EXIT_XSETBV 55
1289	/** 56 APIC write. Guest completed write to virtual-APIC. */
1290	#define VMX_EXIT_APIC_WRITE 56
1291	/** 57 RDRAND. Guest software attempted to execute RDRAND. */
1292	#define VMX_EXIT_RDRAND 57
1293	/** 58 INVPCID. Guest software attempted to execute INVPCID. */
1294	#define VMX_EXIT_INVPCID 58
1295	/** 59 VMFUNC. Guest software attempted to execute VMFUNC. */
1296	#define VMX_EXIT_VMFUNC 59
1297	/** 60 ENCLS. Guest software attempted to execute ENCLS. */
1298	#define VMX_EXIT_ENCLS 60
1299	/** 61 - RDSEED - Guest software attempted to executed RDSEED and exiting was
1300	* enabled. */
1301	#define VMX_EXIT_RDSEED 61
1302	/** 62 - Page-modification log full. */
1303	#define VMX_EXIT_PML_FULL 62
1304	/** 63 - XSAVES - Guest software attempted to executed XSAVES and exiting was
1305	* enabled (XSAVES/XRSTORS was enabled too, of course). */
1306	#define VMX_EXIT_XSAVES 63
1307	/** 63 - XRSTORS - Guest software attempted to executed XRSTORS and exiting
1308	* was enabled (XSAVES/XRSTORS was enabled too, of course). */
1309	#define VMX_EXIT_XRSTORS 64
1310	/** The maximum exit value (inclusive). */
1311	#define VMX_EXIT_MAX (VMX_EXIT_XRSTORS)
1312	/** @} */
1313
1314
1315	/** @name VM Instruction Errors.
1316	* See Intel spec. "30.4 VM Instruction Error Numbers"
1317	* @{
1318	*/
1319	typedef enum
1320	{
1321	/** VMCALL executed in VMX root operation. */
1322	VMXINSTRERR_VMCALL_VMXROOTMODE = 1,
1323	/** VMCLEAR with invalid physical address. */
1324	VMXINSTRERR_VMCLEAR_INVALID_PHYSADDR = 2,
1325	/** VMCLEAR with VMXON pointer. */
1326	VMXINSTRERR_VMCLEAR_VMXON_PTR = 3,
1327	/** VMLAUNCH with non-clear VMCS. */
1328	VMXINSTRERR_VMLAUNCH_NON_CLEAR_VMCS = 4,
1329	/** VMRESUME with non-launched VMCS. */
1330	VMXINSTRERR_VMRESUME_NON_LAUNCHED_VMCS = 5,
1331	/** VMRESUME after VMXOFF (VMXOFF and VMXON between VMLAUNCH and VMRESUME). */
1332	VMXINSTRERR_VMRESUME_AFTER_VMXOFF = 6,
1333	/** VM-entry with invalid control field(s). */
1334	VMXINSTRERR_VMENTRY_INVALID_CTLS = 7,
1335	/** VM-entry with invalid host-state field(s). */
1336	VMXINSTRERR_VMENTRY_INVALID_HOST_STATE = 8,
1337	/** VMPTRLD with invalid physical address. */
1338	VMXINSTRERR_VMPTRLD_INVALID_PHYSADDR = 9,
1339	/** VMPTRLD with VMXON pointer. */
1340	VMXINSTRERR_VMPTRLD_VMXON_PTR = 10,
1341	/** VMPTRLD with incorrect VMCS revision identifier. */
1342	VMXINSTRERR_VMPTRLD_INCORRECT_VMCS_REV = 11,
1343	/** VMREAD from unsupported VMCS component. */
1344	VMXINSTRERR_VMREAD_INVALID_COMPONENT = 12,
1345	/** VMWRITE to unsupported VMCS component. */
1346	VMXINSTRERR_VMWRITE_INVALID_COMPONENT = 12,
1347	/** VMWRITE to read-only VMCS component. */
1348	VMXINSTRERR_VMWRITE_RO_COMPONENT = 13,
1349	/** VMXON executed in VMX root operation. */
1350	VMXINSTRERR_VMXON_IN_VMXROOTMODE = 15,
1351	/** VM-entry with invalid executive-VMCS pointer. */
1352	VMXINSTRERR_VMENTRY_EXEC_VMCS_INVALID_PTR = 16,
1353	/** VM-entry with non-launched executive VMCS. */
1354	VMXINSTRERR_VMENTRY_EXEC_VMCS_NON_LAUNCHED = 17,
1355	/** VM-entry with executive-VMCS pointer not VMXON pointer. */
1356	VMXINSTRERR_VMENTRY_EXEC_VMCS_PTR = 18,
1357	/** VMCALL with non-clear VMCS. */
1358	VMXINSTRERR_VMCALL_NON_CLEAR_VMCS = 19,
1359	/** VMCALL with invalid VM-exit control fields. */
1360	VMXINSTRERR_VMCALL_INVALID_EXITCTLS = 20,
1361	/** VMCALL with incorrect MSEG revision identifier. */
1362	VMXINSTRERR_VMCALL_INVALID_MSEG_ID = 22,
1363	/** VMXOFF under dual-monitor treatment of SMIs and SMM. */
1364	VMXINSTRERR_VMXOFF_DUAL_MON = 23,
1365	/** VMCALL with invalid SMM-monitor features. */
1366	VMXINSTRERR_VMCALL_INVALID_SMMCTLS = 24,
1367	/** VM-entry with invalid VM-execution control fields in executive VMCS. */
1368	VMXINSTRERR_VMENTRY_EXEC_VMCS_INVALID_CTLS = 25,
1369	/** VM-entry with events blocked by MOV SS. */
1370	VMXINSTRERR_VMENTRY_BLOCK_MOVSS = 26,
1371	/** Invalid operand to INVEPT/INVVPID. */
1372	VMXINSTRERR_INVEPT_INVVPID_INVALID_OPERAND = 28
1373	} VMXINSTRERR;
1374	/** @} */
1375
1376
1377	/** @name VMX abort reasons.
1378	* See Intel spec. "27.7 VMX Aborts".
1379	* Update HMVmxGetAbortDesc() if new reasons are added.
1380	* @{
1381	*/
1382	typedef enum
1383	{
1384	/** None - don't use this / uninitialized value. */
1385	VMXABORT_NONE = 0,
1386	/** VMX abort caused during saving of guest MSRs. */
1387	VMXABORT_SAVE_GUEST_MSRS = 1,
1388	/** VMX abort caused during host PDPTE checks. */
1389	VMXBOART_HOST_PDPTE = 2,
1390	/** VMX abort caused due to current VMCS being corrupted. */
1391	VMXABORT_CURRENT_VMCS_CORRUPT = 3,
1392	/** VMX abort caused during loading of host MSRs. */
1393	VMXABORT_LOAD_HOST_MSR = 4,
1394	/** VMX abort caused due to a machine-check exception during VM-exit. */
1395	VMXABORT_MACHINE_CHECK_XCPT = 5,
1396	/** VMX abort caused due to invalid return from long mode. */
1397	VMXABORT_HOST_NOT_IN_LONG_MODE = 6,
1398	/* Type size hack. */
1399	VMXABORT_32BIT_HACK = 0x7fffffff
1400	} VMXABORT;
1401	AssertCompileSize(VMXABORT, 4);
1402	/** @} */
1403
1404
1405	/** @name VMX MSR - Basic VMX information.
1406	* @{
1407	*/
1408	/** VMCS (and related regions) memory type - Uncacheable. */
1409	#define VMX_BASIC_MEM_TYPE_UC 0
1410	/** VMCS (and related regions) memory type - Write back. */
1411	#define VMX_BASIC_MEM_TYPE_WB 6
1412
1413	/** Bit fields for MSR_IA32_VMX_BASIC. */
1414	/** VMCS revision identifier used by the processor. */
1415	#define VMX_BF_BASIC_VMCS_ID_SHIFT 0
1416	#define VMX_BF_BASIC_VMCS_ID_MASK UINT64_C(0x000000007fffffff)
1417	/** Bit 31 is reserved and RAZ. */
1418	#define VMX_BF_BASIC_RSVD_32_SHIFT 31
1419	#define VMX_BF_BASIC_RSVD_32_MASK UINT64_C(0x0000000080000000)
1420	/** VMCS size in bytes. */
1421	#define VMX_BF_BASIC_VMCS_SIZE_SHIFT 32
1422	#define VMX_BF_BASIC_VMCS_SIZE_MASK UINT64_C(0x00001fff00000000)
1423	/** Bits 45:47 are reserved. */
1424	#define VMX_BF_BASIC_RSVD_45_47_SHIFT 45
1425	#define VMX_BF_BASIC_RSVD_45_47_MASK UINT64_C(0x0000e00000000000)
1426	/** Width of physical addresses used for the VMCS and associated memory regions
1427	* (always 0 on CPUs that support Intel 64 architecture). */
1428	#define VMX_BF_BASIC_PHYSADDR_WIDTH_SHIFT 48
1429	#define VMX_BF_BASIC_PHYSADDR_WIDTH_MASK UINT64_C(0x0001000000000000)
1430	/** Dual-monitor treatment of SMI and SMM supported. */
1431	#define VMX_BF_BASIC_DUAL_MON_SHIFT 49
1432	#define VMX_BF_BASIC_DUAL_MON_MASK UINT64_C(0x0002000000000000)
1433	/** Memory type that must be used for the VMCS and associated memory regions. */
1434	#define VMX_BF_BASIC_VMCS_MEM_TYPE_SHIFT 50
1435	#define VMX_BF_BASIC_VMCS_MEM_TYPE_MASK UINT64_C(0x003c000000000000)
1436	/** VM-exit instruction information for INS/OUTS. */
1437	#define VMX_BF_BASIC_VMCS_INS_OUTS_SHIFT 54
1438	#define VMX_BF_BASIC_VMCS_INS_OUTS_MASK UINT64_C(0x0040000000000000)
1439	/** Whether 'true' VMX controls MSRs are supported for handling of default1 class
1440	* bits in VMX control MSRs. */
1441	#define VMX_BF_BASIC_TRUE_CTLS_SHIFT 55
1442	#define VMX_BF_BASIC_TRUE_CTLS_MASK UINT64_C(0x0080000000000000)
1443	/** Bits 56:63 are reserved and RAZ. */
1444	#define VMX_BF_BASIC_RSVD_56_63_SHIFT 56
1445	#define VMX_BF_BASIC_RSVD_56_63_MASK UINT64_C(0xff00000000000000)
1446	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_BASIC_, UINT64_C(0), UINT64_MAX,
1447	(VMCS_ID, RSVD_32, VMCS_SIZE, RSVD_45_47, PHYSADDR_WIDTH, DUAL_MON, VMCS_MEM_TYPE,
1448	VMCS_INS_OUTS, TRUE_CTLS, RSVD_56_63));
1449	/** @} */
1450
1451
1452	/** @name VMX MSR - Miscellaneous data.
1453	* Bit fields for MSR_IA32_VMX_MISC.
1454	* @{
1455	*/
1456	/** Whether VM-exit stores EFER.LMA into the "IA32e mode guest" field. */
1457	#define VMX_MISC_EXIT_SAVE_EFER_LMA RT_BIT(5)
1458	/** Whether Intel PT is supported in VMX operation. */
1459	#define VMX_MISC_INTEL_PT RT_BIT(14)
1460	/** Whether VMWRITE to any valid VMCS field incl. read-only fields, otherwise
1461	* VMWRITE cannot modify read-only VM-exit information fields. */
1462	#define VMX_MISC_VMWRITE_ALL RT_BIT(29)
1463	/** Whether VM-entry can inject software interrupts, INT1 (ICEBP) with 0-length
1464	* instructions. */
1465	#define VMX_MISC_ENTRY_INJECT_SOFT_INT RT_BIT(30)
1466	/** Maximum number of MSRs in the auto-load/store MSR areas, (n+1) * 512. */
1467	#define VMX_MISC_MAX_MSRS(a_MiscMsr) (512 * (RT_BF_GET((a_MiscMsr), VMX_BF_MISC_MAX_MSRS) + 1))
1468	/** Maximum CR3-target count supported by the CPU. */
1469	#define VMX_MISC_CR3_TARGET_COUNT(a_MiscMsr) (((a) >> 16) & 0xff)
1470	/** Relationship between the preemption timer and tsc. */
1471	#define VMX_BF_MISC_PREEMPT_TIMER_TSC_SHIFT 0
1472	#define VMX_BF_MISC_PREEMPT_TIMER_TSC_MASK UINT64_C(0x000000000000001f)
1473	/** Whether VM-exit stores EFER.LMA into the "IA32e mode guest" field. */
1474	#define VMX_BF_MISC_EXIT_SAVE_EFER_LMA_SHIFT 5
1475	#define VMX_BF_MISC_EXIT_SAVE_EFER_LMA_MASK UINT64_C(0x0000000000000020)
1476	/** Activity states supported by the implementation. */
1477	#define VMX_BF_MISC_ACTIVITY_STATES_SHIFT 6
1478	#define VMX_BF_MISC_ACTIVITY_STATES_MASK UINT64_C(0x00000000000001c0)
1479	/** Bits 9:13 is reserved and RAZ. */
1480	#define VMX_BF_MISC_RSVD_9_13_SHIFT 9
1481	#define VMX_BF_MISC_RSVD_9_13_MASK UINT64_C(0x0000000000003e00)
1482	/** Whether Intel PT (Processor Trace) can be used in VMX operation. */
1483	#define VMX_BF_MISC_INTEL_PT_SHIFT 14
1484	#define VMX_BF_MISC_INTEL_PT_MASK UINT64_C(0x0000000000004000)
1485	/** Whether RDMSR can be used to read IA32_SMBASE MSR in SMM. */
1486	#define VMX_BF_MISC_SMM_READ_SMBASE_MSR_SHIFT 15
1487	#define VMX_BF_MISC_SMM_READ_SMBASE_MSR_MASK UINT64_C(0x0000000000008000)
1488	/** Number of CR3 target values supported by the processor. (0-256) */
1489	#define VMX_BF_MISC_CR3_TARGET_SHIFT 16
1490	#define VMX_BF_MISC_CR3_TARGET_MASK UINT64_C(0x0000000001ff0000)
1491	/** Maximum number of MSRs in the VMCS. */
1492	#define VMX_BF_MISC_MAX_MSRS_SHIFT 25
1493	#define VMX_BF_MISC_MAX_MSRS_MASK UINT64_C(0x000000000e000000)
1494	/** Whether IA32_SMM_MONITOR_CTL MSR can be modified to allow VMXOFF to block
1495	* SMIs. */
1496	#define VMX_BF_MISC_VMXOFF_BLOCK_SMI_SHIFT 28
1497	#define VMX_BF_MISC_VMXOFF_BLOCK_SMI_MASK UINT64_C(0x0000000010000000)
1498	/** Whether VMWRITE to any valid VMCS field incl. read-only fields, otherwise
1499	* VMWRITE cannot modify read-only VM-exit information fields. */
1500	#define VMX_BF_MISC_VMWRITE_ALL_SHIFT 29
1501	#define VMX_BF_MISC_VMWRITE_ALL_MASK UINT64_C(0x0000000020000000)
1502	/** Whether VM-entry can inject software interrupts, INT1 (ICEBP) with 0-length
1503	* instructions. */
1504	#define VMX_BF_MISC_ENTRY_INJECT_SOFT_INT_SHIFT 30
1505	#define VMX_BF_MISC_ENTRY_INJECT_SOFT_INT_MASK UINT64_C(0x0000000040000000)
1506	/** Bit 31 is reserved and RAZ. */
1507	#define VMX_BF_MISC_RSVD_31_SHIFT 31
1508	#define VMX_BF_MISC_RSVD_31_MASK UINT64_C(0x0000000080000000)
1509	/** 32-bit MSEG revision ID used by the processor. */
1510	#define VMX_BF_MISC_MSEG_ID_SHIFT 32
1511	#define VMX_BF_MISC_MSEG_ID_MASK UINT64_C(0xffffffff00000000)
1512	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_MISC_, UINT64_C(0), UINT64_MAX,
1513	(PREEMPT_TIMER_TSC, EXIT_SAVE_EFER_LMA, ACTIVITY_STATES, RSVD_9_13, INTEL_PT, SMM_READ_SMBASE_MSR,
1514	CR3_TARGET, MAX_MSRS, VMXOFF_BLOCK_SMI, VMWRITE_ALL, ENTRY_INJECT_SOFT_INT, RSVD_31, MSEG_ID));
1515	/** @} */
1516
1517	/** @name VMX MSR - VMCS enumeration.
1518	* Bit fields for MSR_IA32_VMX_VMCS_ENUM.
1519	* @{
1520	*/
1521	/** Bit 0 is reserved and RAZ. */
1522	#define VMX_BF_VMCS_ENUM_RSVD_0_SHIFT 0
1523	#define VMX_BF_VMCS_ENUM_RSVD_0_MASK UINT64_C(0x0000000000000001)
1524	/** Highest index value used in VMCS field encoding. */
1525	#define VMX_BF_VMCS_ENUM_HIGHEST_IDX_SHIFT 1
1526	#define VMX_BF_VMCS_ENUM_HIGHEST_IDX_MASK UINT64_C(0x00000000000003fe)
1527	/** Bit 10:63 is reserved and RAZ. */
1528	#define VMX_BF_VMCS_ENUM_RSVD_10_63_SHIFT 10
1529	#define VMX_BF_VMCS_ENUM_RSVD_10_63_MASK UINT64_C(0xfffffffffffffc00)
1530	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCS_ENUM_, UINT64_C(0), UINT64_MAX,
1531	(RSVD_0, HIGHEST_IDX, RSVD_10_63));
1532	/** @} */
1533
1534
1535	/** @name VMX MSR - VM Functions.
1536	* Bit fields for MSR_IA32_VMX_VMFUNC.
1537	* @{
1538	*/
1539	/** EPTP-switching function changes the value of the EPTP to one chosen from the EPTP list. */
1540	#define VMX_BF_VMFUNC_EPTP_SWITCHING_SHIFT 0
1541	#define VMX_BF_VMFUNC_EPTP_SWITCHING_MASK UINT64_C(0x0000000000000001)
1542	/** Bits 1:63 are reserved and RAZ. */
1543	#define VMX_BF_VMFUNC_RSVD_1_63_SHIFT 1
1544	#define VMX_BF_VMFUNC_RSVD_1_63_MASK UINT64_C(0xfffffffffffffffe)
1545	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMFUNC_, UINT64_C(0), UINT64_MAX,
1546	(EPTP_SWITCHING, RSVD_1_63));
1547	/** @} */
1548
1549
1550	/** @name VMX MSR - EPT/VPID capabilities.
1551	* @{
1552	*/
1553	#define MSR_IA32_VMX_EPT_VPID_CAP_RWX_X_ONLY RT_BIT_64(0)
1554	#define MSR_IA32_VMX_EPT_VPID_CAP_PAGE_WALK_LENGTH_4 RT_BIT_64(6)
1555	#define MSR_IA32_VMX_EPT_VPID_CAP_EMT_UC RT_BIT_64(8)
1556	#define MSR_IA32_VMX_EPT_VPID_CAP_EMT_WB RT_BIT_64(14)
1557	#define MSR_IA32_VMX_EPT_VPID_CAP_PDE_2M RT_BIT_64(16)
1558	#define MSR_IA32_VMX_EPT_VPID_CAP_PDPTE_1G RT_BIT_64(17)
1559	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT RT_BIT_64(20)
1560	#define MSR_IA32_VMX_EPT_VPID_CAP_EPT_ACCESS_DIRTY RT_BIT_64(21)
1561	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_SINGLE_CONTEXT RT_BIT_64(25)
1562	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_ALL_CONTEXTS RT_BIT_64(26)
1563	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID RT_BIT_64(32)
1564	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_INDIV_ADDR RT_BIT_64(40)
1565	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT RT_BIT_64(41)
1566	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_ALL_CONTEXTS RT_BIT_64(42)
1567	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT_RETAIN_GLOBALS RT_BIT_64(43)
1568	/** @} */
1569
1570
1571	/** @name Extended Page Table Pointer (EPTP)
1572	* @{
1573	*/
1574	/** Uncachable EPT paging structure memory type. */
1575	#define VMX_EPT_MEMTYPE_UC 0
1576	/** Write-back EPT paging structure memory type. */
1577	#define VMX_EPT_MEMTYPE_WB 6
1578	/** Shift value to get the EPT page walk length (bits 5-3) */
1579	#define VMX_EPT_PAGE_WALK_LENGTH_SHIFT 3
1580	/** Mask value to get the EPT page walk length (bits 5-3) */
1581	#define VMX_EPT_PAGE_WALK_LENGTH_MASK 7
1582	/** Default EPT page-walk length (1 less than the actual EPT page-walk
1583	* length) */
1584	#define VMX_EPT_PAGE_WALK_LENGTH_DEFAULT 3
1585	/** @} */
1586
1587
1588	/** @name VMCS field encoding: 16-bit guest fields.
1589	* @{
1590	*/
1591	#define VMX_VMCS16_VPID 0x0000
1592	#define VMX_VMCS16_POSTED_INT_NOTIFY_VECTOR 0x0002
1593	#define VMX_VMCS16_EPTP_INDEX 0x0004
1594	#define VMX_VMCS16_GUEST_ES_SEL 0x0800
1595	#define VMX_VMCS16_GUEST_CS_SEL 0x0802
1596	#define VMX_VMCS16_GUEST_SS_SEL 0x0804
1597	#define VMX_VMCS16_GUEST_DS_SEL 0x0806
1598	#define VMX_VMCS16_GUEST_FS_SEL 0x0808
1599	#define VMX_VMCS16_GUEST_GS_SEL 0x080a
1600	#define VMX_VMCS16_GUEST_LDTR_SEL 0x080c
1601	#define VMX_VMCS16_GUEST_TR_SEL 0x080e
1602	#define VMX_VMCS16_GUEST_INTR_STATUS 0x0810
1603	#define VMX_VMCS16_GUEST_PML_INDEX 0x0812
1604	/** @} */
1605
1606
1607	/** @name VMCS field encoding: 16-bits host fields.
1608	* @{
1609	*/
1610	#define VMX_VMCS16_HOST_ES_SEL 0x0c00
1611	#define VMX_VMCS16_HOST_CS_SEL 0x0c02
1612	#define VMX_VMCS16_HOST_SS_SEL 0x0c04
1613	#define VMX_VMCS16_HOST_DS_SEL 0x0c06
1614	#define VMX_VMCS16_HOST_FS_SEL 0x0c08
1615	#define VMX_VMCS16_HOST_GS_SEL 0x0c0a
1616	#define VMX_VMCS16_HOST_TR_SEL 0x0c0c
1617	/** @} */
1618
1619
1620	/** @name VMCS field encoding: 64-bit control fields.
1621	* @{
1622	*/
1623	#define VMX_VMCS64_CTRL_IO_BITMAP_A_FULL 0x2000
1624	#define VMX_VMCS64_CTRL_IO_BITMAP_A_HIGH 0x2001
1625	#define VMX_VMCS64_CTRL_IO_BITMAP_B_FULL 0x2002
1626	#define VMX_VMCS64_CTRL_IO_BITMAP_B_HIGH 0x2003
1627	#define VMX_VMCS64_CTRL_MSR_BITMAP_FULL 0x2004
1628	#define VMX_VMCS64_CTRL_MSR_BITMAP_HIGH 0x2005
1629	#define VMX_VMCS64_CTRL_EXIT_MSR_STORE_FULL 0x2006
1630	#define VMX_VMCS64_CTRL_EXIT_MSR_STORE_HIGH 0x2007
1631	#define VMX_VMCS64_CTRL_EXIT_MSR_LOAD_FULL 0x2008
1632	#define VMX_VMCS64_CTRL_EXIT_MSR_LOAD_HIGH 0x2009
1633	#define VMX_VMCS64_CTRL_ENTRY_MSR_LOAD_FULL 0x200a
1634	#define VMX_VMCS64_CTRL_ENTRY_MSR_LOAD_HIGH 0x200b
1635	#define VMX_VMCS64_CTRL_EXEC_VMCS_PTR_FULL 0x200c
1636	#define VMX_VMCS64_CTRL_EXEC_VMCS_PTR_HIGH 0x200d
1637	#define VMX_VMCS64_CTRL_EXEC_PML_ADDR_FULL 0x200e
1638	#define VMX_VMCS64_CTRL_EXEC_PML_ADDR_HIGH 0x200f
1639	#define VMX_VMCS64_CTRL_TSC_OFFSET_FULL 0x2010
1640	#define VMX_VMCS64_CTRL_TSC_OFFSET_HIGH 0x2011
1641	#define VMX_VMCS64_CTRL_VIRT_APIC_PAGEADDR_FULL 0x2012
1642	#define VMX_VMCS64_CTRL_VIRT_APIC_PAGEADDR_HIGH 0x2013
1643	#define VMX_VMCS64_CTRL_APIC_ACCESSADDR_FULL 0x2014
1644	#define VMX_VMCS64_CTRL_APIC_ACCESSADDR_HIGH 0x2015
1645	#define VMX_VMCS64_CTRL_POSTED_INTR_DESC_FULL 0x2016
1646	#define VMX_VMCS64_CTRL_POSTED_INTR_DESC_HIGH 0x2017
1647	#define VMX_VMCS64_CTRL_VMFUNC_CTRLS_FULL 0x2018
1648	#define VMX_VMCS64_CTRL_VMFUNC_CTRLS_HIGH 0x2019
1649	#define VMX_VMCS64_CTRL_EPTP_FULL 0x201a
1650	#define VMX_VMCS64_CTRL_EPTP_HIGH 0x201b
1651	#define VMX_VMCS64_CTRL_EOI_BITMAP_0_FULL 0x201c
1652	#define VMX_VMCS64_CTRL_EOI_BITMAP_0_HIGH 0x201d
1653	#define VMX_VMCS64_CTRL_EOI_BITMAP_1_FULL 0x201e
1654	#define VMX_VMCS64_CTRL_EOI_BITMAP_1_HIGH 0x201f
1655	#define VMX_VMCS64_CTRL_EOI_BITMAP_2_FULL 0x2020
1656	#define VMX_VMCS64_CTRL_EOI_BITMAP_2_HIGH 0x2021
1657	#define VMX_VMCS64_CTRL_EOI_BITMAP_3_FULL 0x2022
1658	#define VMX_VMCS64_CTRL_EOI_BITMAP_3_HIGH 0x2023
1659	#define VMX_VMCS64_CTRL_EPTP_LIST_FULL 0x2024
1660	#define VMX_VMCS64_CTRL_EPTP_LIST_HIGH 0x2025
1661	#define VMX_VMCS64_CTRL_VMREAD_BITMAP_FULL 0x2026
1662	#define VMX_VMCS64_CTRL_VMREAD_BITMAP_HIGH 0x2027
1663	#define VMX_VMCS64_CTRL_VMWRITE_BITMAP_FULL 0x2028
1664	#define VMX_VMCS64_CTRL_VMWRITE_BITMAP_HIGH 0x2029
1665	#define VMX_VMCS64_CTRL_VIRTXCPT_INFO_ADDR_FULL 0x202a
1666	#define VMX_VMCS64_CTRL_VIRTXCPT_INFO_ADDR_HIGH 0x202b
1667	#define VMX_VMCS64_CTRL_XSS_EXITING_BITMAP_FULL 0x202c
1668	#define VMX_VMCS64_CTRL_XSS_EXITING_BITMAP_HIGH 0x202d
1669	#define VMX_VMCS64_CTRL_ENCLS_EXITING_BITMAP_FULL 0x202e
1670	#define VMX_VMCS64_CTRL_ENCLS_EXITING_BITMAP_HIGH 0x202f
1671	#define VMX_VMCS64_CTRL_TSC_MULTIPLIER_FULL 0x2032
1672	#define VMX_VMCS64_CTRL_TSC_MULTIPLIER_HIGH 0x2033
1673	/** @} */
1674
1675
1676	/** @name VMCS field encoding: 64-bit read-only data fields.
1677	* @{
1678	*/
1679	#define VMX_VMCS64_RO_GUEST_PHYS_ADDR_FULL 0x2400
1680	#define VMX_VMCS64_RO_GUEST_PHYS_ADDR_HIGH 0x2401
1681	/** @} */
1682
1683
1684	/** @name VMCS field encoding: 64-bit guest fields.
1685	* @{
1686	*/
1687	#define VMX_VMCS64_GUEST_VMCS_LINK_PTR_FULL 0x2800
1688	#define VMX_VMCS64_GUEST_VMCS_LINK_PTR_HIGH 0x2801
1689	#define VMX_VMCS64_GUEST_DEBUGCTL_FULL 0x2802
1690	#define VMX_VMCS64_GUEST_DEBUGCTL_HIGH 0x2803
1691	#define VMX_VMCS64_GUEST_PAT_FULL 0x2804
1692	#define VMX_VMCS64_GUEST_PAT_HIGH 0x2805
1693	#define VMX_VMCS64_GUEST_EFER_FULL 0x2806
1694	#define VMX_VMCS64_GUEST_EFER_HIGH 0x2807
1695	#define VMX_VMCS64_GUEST_PERF_GLOBAL_CTRL_FULL 0x2808
1696	#define VMX_VMCS64_GUEST_PERF_GLOBAL_CTRL_HIGH 0x2809
1697	#define VMX_VMCS64_GUEST_PDPTE0_FULL 0x280a
1698	#define VMX_VMCS64_GUEST_PDPTE0_HIGH 0x280b
1699	#define VMX_VMCS64_GUEST_PDPTE1_FULL 0x280c
1700	#define VMX_VMCS64_GUEST_PDPTE1_HIGH 0x280d
1701	#define VMX_VMCS64_GUEST_PDPTE2_FULL 0x280e
1702	#define VMX_VMCS64_GUEST_PDPTE2_HIGH 0x280f
1703	#define VMX_VMCS64_GUEST_PDPTE3_FULL 0x2810
1704	#define VMX_VMCS64_GUEST_PDPTE3_HIGH 0x2811
1705	#define VMX_VMCS64_GUEST_BNDCFGS_FULL 0x2812
1706	#define VMX_VMCS64_GUEST_BNDCFGS_HIGH 0x2813
1707	/** @} */
1708
1709
1710	/** @name VMCS field encoding: 64-bit host fields.
1711	* @{
1712	*/
1713	#define VMX_VMCS64_HOST_PAT_FULL 0x2c00
1714	#define VMX_VMCS64_HOST_PAT_HIGH 0x2c01
1715	#define VMX_VMCS64_HOST_EFER_FULL 0x2c02
1716	#define VMX_VMCS64_HOST_EFER_HIGH 0x2c03
1717	#define VMX_VMCS64_HOST_PERF_GLOBAL_CTRL_FULL 0x2c04
1718	#define VMX_VMCS64_HOST_PERF_GLOBAL_CTRL_HIGH 0x2c05
1719	/** @} */
1720
1721
1722	/** @name VMCS field encoding: 32-bit control fields.
1723	* @{
1724	*/
1725	#define VMX_VMCS32_CTRL_PIN_EXEC 0x4000
1726	#define VMX_VMCS32_CTRL_PROC_EXEC 0x4002
1727	#define VMX_VMCS32_CTRL_EXCEPTION_BITMAP 0x4004
1728	#define VMX_VMCS32_CTRL_PAGEFAULT_ERROR_MASK 0x4006
1729	#define VMX_VMCS32_CTRL_PAGEFAULT_ERROR_MATCH 0x4008
1730	#define VMX_VMCS32_CTRL_CR3_TARGET_COUNT 0x400a
1731	#define VMX_VMCS32_CTRL_EXIT 0x400c
1732	#define VMX_VMCS32_CTRL_EXIT_MSR_STORE_COUNT 0x400e
1733	#define VMX_VMCS32_CTRL_EXIT_MSR_LOAD_COUNT 0x4010
1734	#define VMX_VMCS32_CTRL_ENTRY 0x4012
1735	#define VMX_VMCS32_CTRL_ENTRY_MSR_LOAD_COUNT 0x4014
1736	#define VMX_VMCS32_CTRL_ENTRY_INTERRUPTION_INFO 0x4016
1737	#define VMX_VMCS32_CTRL_ENTRY_EXCEPTION_ERRCODE 0x4018
1738	#define VMX_VMCS32_CTRL_ENTRY_INSTR_LENGTH 0x401a
1739	#define VMX_VMCS32_CTRL_TPR_THRESHOLD 0x401c
1740	#define VMX_VMCS32_CTRL_PROC_EXEC2 0x401e
1741	#define VMX_VMCS32_CTRL_PLE_GAP 0x4020
1742	#define VMX_VMCS32_CTRL_PLE_WINDOW 0x4022
1743	/** @} */
1744
1745
1746	/** @name VMCS field encoding: 32-bits read-only fields.
1747	* @{
1748	*/
1749	#define VMX_VMCS32_RO_VM_INSTR_ERROR 0x4400
1750	#define VMX_VMCS32_RO_EXIT_REASON 0x4402
1751	#define VMX_VMCS32_RO_EXIT_INTERRUPTION_INFO 0x4404
1752	#define VMX_VMCS32_RO_EXIT_INTERRUPTION_ERROR_CODE 0x4406
1753	#define VMX_VMCS32_RO_IDT_VECTORING_INFO 0x4408
1754	#define VMX_VMCS32_RO_IDT_VECTORING_ERROR_CODE 0x440a
1755	#define VMX_VMCS32_RO_EXIT_INSTR_LENGTH 0x440c
1756	#define VMX_VMCS32_RO_EXIT_INSTR_INFO 0x440e
1757	/** @} */
1758
1759
1760	/** @name VMCS field encoding: 32-bit guest-state fields.
1761	* @{
1762	*/
1763	#define VMX_VMCS32_GUEST_ES_LIMIT 0x4800
1764	#define VMX_VMCS32_GUEST_CS_LIMIT 0x4802
1765	#define VMX_VMCS32_GUEST_SS_LIMIT 0x4804
1766	#define VMX_VMCS32_GUEST_DS_LIMIT 0x4806
1767	#define VMX_VMCS32_GUEST_FS_LIMIT 0x4808
1768	#define VMX_VMCS32_GUEST_GS_LIMIT 0x480a
1769	#define VMX_VMCS32_GUEST_LDTR_LIMIT 0x480c
1770	#define VMX_VMCS32_GUEST_TR_LIMIT 0x480e
1771	#define VMX_VMCS32_GUEST_GDTR_LIMIT 0x4810
1772	#define VMX_VMCS32_GUEST_IDTR_LIMIT 0x4812
1773	#define VMX_VMCS32_GUEST_ES_ACCESS_RIGHTS 0x4814
1774	#define VMX_VMCS32_GUEST_CS_ACCESS_RIGHTS 0x4816
1775	#define VMX_VMCS32_GUEST_SS_ACCESS_RIGHTS 0x4818
1776	#define VMX_VMCS32_GUEST_DS_ACCESS_RIGHTS 0x481a
1777	#define VMX_VMCS32_GUEST_FS_ACCESS_RIGHTS 0x481c
1778	#define VMX_VMCS32_GUEST_GS_ACCESS_RIGHTS 0x481e
1779	#define VMX_VMCS32_GUEST_LDTR_ACCESS_RIGHTS 0x4820
1780	#define VMX_VMCS32_GUEST_TR_ACCESS_RIGHTS 0x4822
1781	#define VMX_VMCS32_GUEST_INT_STATE 0x4824
1782	#define VMX_VMCS32_GUEST_ACTIVITY_STATE 0x4826
1783	#define VMX_VMCS32_GUEST_SMBASE 0x4828
1784	#define VMX_VMCS32_GUEST_SYSENTER_CS 0x482a
1785	#define VMX_VMCS32_PREEMPT_TIMER_VALUE 0x482e
1786	/** @} */
1787
1788
1789	/** @name VMCS field encoding: 32-bit host-state fields.
1790	* @{
1791	*/
1792	#define VMX_VMCS32_HOST_SYSENTER_CS 0x4C00
1793	/** @} */
1794
1795
1796	/** @name Natural width control fields.
1797	* @{
1798	*/
1799	#define VMX_VMCS_CTRL_CR0_MASK 0x6000
1800	#define VMX_VMCS_CTRL_CR4_MASK 0x6002
1801	#define VMX_VMCS_CTRL_CR0_READ_SHADOW 0x6004
1802	#define VMX_VMCS_CTRL_CR4_READ_SHADOW 0x6006
1803	#define VMX_VMCS_CTRL_CR3_TARGET_VAL0 0x6008
1804	#define VMX_VMCS_CTRL_CR3_TARGET_VAL1 0x600a
1805	#define VMX_VMCS_CTRL_CR3_TARGET_VAL2 0x600c
1806	#define VMX_VMCS_CTRL_CR3_TARGET_VAL3 0x600e
1807	/** @} */
1808
1809
1810	/** @name Natural width read-only data fields.
1811	* @{
1812	*/
1813	#define VMX_VMCS_RO_EXIT_QUALIFICATION 0x6400
1814	#define VMX_VMCS_RO_IO_RCX 0x6402
1815	#define VMX_VMCS_RO_IO_RSX 0x6404
1816	#define VMX_VMCS_RO_IO_RDI 0x6406
1817	#define VMX_VMCS_RO_IO_RIP 0x6408
1818	#define VMX_VMCS_RO_GUEST_LINEAR_ADDR 0x640a
1819	/** @} */
1820
1821
1822	/** @name VMCS field encoding: Natural width guest-state fields.
1823	* @{
1824	*/
1825	#define VMX_VMCS_GUEST_CR0 0x6800
1826	#define VMX_VMCS_GUEST_CR3 0x6802
1827	#define VMX_VMCS_GUEST_CR4 0x6804
1828	#define VMX_VMCS_GUEST_ES_BASE 0x6806
1829	#define VMX_VMCS_GUEST_CS_BASE 0x6808
1830	#define VMX_VMCS_GUEST_SS_BASE 0x680a
1831	#define VMX_VMCS_GUEST_DS_BASE 0x680c
1832	#define VMX_VMCS_GUEST_FS_BASE 0x680e
1833	#define VMX_VMCS_GUEST_GS_BASE 0x6810
1834	#define VMX_VMCS_GUEST_LDTR_BASE 0x6812
1835	#define VMX_VMCS_GUEST_TR_BASE 0x6814
1836	#define VMX_VMCS_GUEST_GDTR_BASE 0x6816
1837	#define VMX_VMCS_GUEST_IDTR_BASE 0x6818
1838	#define VMX_VMCS_GUEST_DR7 0x681a
1839	#define VMX_VMCS_GUEST_RSP 0x681c
1840	#define VMX_VMCS_GUEST_RIP 0x681e
1841	#define VMX_VMCS_GUEST_RFLAGS 0x6820
1842	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPTS 0x6822
1843	#define VMX_VMCS_GUEST_SYSENTER_ESP 0x6824
1844	#define VMX_VMCS_GUEST_SYSENTER_EIP 0x6826
1845	/** @} */
1846
1847
1848	/** @name VMCS field encoding: Natural width host-state fields.
1849	* @{
1850	*/
1851	#define VMX_VMCS_HOST_CR0 0x6c00
1852	#define VMX_VMCS_HOST_CR3 0x6c02
1853	#define VMX_VMCS_HOST_CR4 0x6c04
1854	#define VMX_VMCS_HOST_FS_BASE 0x6c06
1855	#define VMX_VMCS_HOST_GS_BASE 0x6c08
1856	#define VMX_VMCS_HOST_TR_BASE 0x6c0a
1857	#define VMX_VMCS_HOST_GDTR_BASE 0x6c0c
1858	#define VMX_VMCS_HOST_IDTR_BASE 0x6c0e
1859	#define VMX_VMCS_HOST_SYSENTER_ESP 0x6c10
1860	#define VMX_VMCS_HOST_SYSENTER_EIP 0x6c12
1861	#define VMX_VMCS_HOST_RSP 0x6c14
1862	#define VMX_VMCS_HOST_RIP 0x6c16
1863	/** @} */
1864
1865
1866	/** @name VMCS field encoding: Access.
1867	* @{ */
1868	typedef enum
1869	{
1870	VMXVMCSFIELDACCESS_FULL = 0,
1871	VMXVMCSFIELDACCESS_HIGH
1872	} VMXVMCSFIELDACCESS;
1873	AssertCompileSize(VMXVMCSFIELDACCESS, 4);
1874	/** @} */
1875
1876
1877	/** @name VMCS field encoding: Type.
1878	* @{ */
1879	typedef enum
1880	{
1881	VMXVMCSFIELDTYPE_CONTROL = 0,
1882	VMXVMCSFIELDTYPE_VMEXIT_INFO,
1883	VMXVMCSFIELDTYPE_GUEST_STATE,
1884	VMXVMCSFIELDTYPE_HOST_STATE
1885	} VMXVMCSFIELDTYPE;
1886	AssertCompileSize(VMXVMCSFIELDTYPE, 4);
1887	/** @} */
1888
1889
1890	/** @name VMCS field encoding: Width.
1891	* @{ */
1892	typedef enum
1893	{
1894	VMXVMCSFIELDWIDTH_16BIT = 0,
1895	VMXVMCSFIELDWIDTH_64BIT,
1896	VMXVMCSFIELDWIDTH_32BIT,
1897	VMXVMCSFIELDWIDTH_NATURAL
1898	} VMXVMCSFIELDWIDTH;
1899	AssertCompileSize(VMXVMCSFIELDWIDTH, 4);
1900	/** @} */
1901
1902	/** @name VM-entry instruction length.
1903	* @{ */
1904	/** The maximum valid value for VM-entry instruction length while injecting a
1905	* software interrupt, software exception or privileged software exception. */
1906	#define VMX_ENTRY_INSTR_LEN_MAX 15
1907	/** @} */
1908
1909
1910	/** @name VM-entry register masks.
1911	* @{ */
1912	/** CR0 bits ignored on VM-entry (ET, NW, CD and reserved bits bits 6:15, bit 17,
1913	* bits 19:28). */
1914	#define VMX_ENTRY_CR0_IGNORE_MASK UINT64_C(0x7ffaffc0)
1915	/** DR7 bits set here are always cleared on VM-entry (bit 12, bits 14:15). */
1916	#define VMX_ENTRY_DR7_MBZ_MASK UINT64_C(0xd000)
1917	/** DR7 bits set here are always set on VM-entry (bit 10). */
1918	#define VMX_ENTRY_DR7_MB1_MASK UINT64_C(0x400)
1919	/** @} */
1920
1921
1922	/** @name Pin-based VM-execution controls.
1923	* @{
1924	*/
1925	/** External interrupt exiting. */
1926	#define VMX_PIN_CTLS_EXT_INT_EXIT RT_BIT(0)
1927	/** NMI exiting. */
1928	#define VMX_PIN_CTLS_NMI_EXIT RT_BIT(3)
1929	/** Virtual NMIs. */
1930	#define VMX_PIN_CTLS_VIRT_NMI RT_BIT(5)
1931	/** Activate VMX preemption timer. */
1932	#define VMX_PIN_CTLS_PREEMPT_TIMER RT_BIT(6)
1933	/** Process interrupts with the posted-interrupt notification vector. */
1934	#define VMX_PIN_CTLS_POSTED_INT RT_BIT(7)
1935	/** Default1 class when true capability MSRs are not supported. */
1936	#define VMX_PIN_CTLS_DEFAULT1 UINT32_C(0x00000016)
1937
1938	/** Bit fields for MSR_IA32_VMX_PINBASED_CTLS and Pin-based VM-execution
1939	* controls field in the VMCS. */
1940	#define VMX_BF_PIN_CTLS_EXT_INT_EXIT_SHIFT 0
1941	#define VMX_BF_PIN_CTLS_EXT_INT_EXIT_MASK UINT32_C(0x00000001)
1942	#define VMX_BF_PIN_CTLS_UNDEF_1_2_SHIFT 1
1943	#define VMX_BF_PIN_CTLS_UNDEF_1_2_MASK UINT32_C(0x00000006)
1944	#define VMX_BF_PIN_CTLS_NMI_EXIT_SHIFT 3
1945	#define VMX_BF_PIN_CTLS_NMI_EXIT_MASK UINT32_C(0x00000008)
1946	#define VMX_BF_PIN_CTLS_UNDEF_4_SHIFT 4
1947	#define VMX_BF_PIN_CTLS_UNDEF_4_MASK UINT32_C(0x00000010)
1948	#define VMX_BF_PIN_CTLS_VIRT_NMI_SHIFT 5
1949	#define VMX_BF_PIN_CTLS_VIRT_NMI_MASK UINT32_C(0x00000020)
1950	#define VMX_BF_PIN_CTLS_PREEMPT_TIMER_SHIFT 6
1951	#define VMX_BF_PIN_CTLS_PREEMPT_TIMER_MASK UINT32_C(0x00000040)
1952	#define VMX_BF_PIN_CTLS_POSTED_INT_SHIFT 7
1953	#define VMX_BF_PIN_CTLS_POSTED_INT_MASK UINT32_C(0x00000080)
1954	#define VMX_BF_PIN_CTLS_UNDEF_8_31_SHIFT 8
1955	#define VMX_BF_PIN_CTLS_UNDEF_8_31_MASK UINT32_C(0xffffff00)
1956	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PIN_CTLS_, UINT32_C(0), UINT32_MAX,
1957	(EXT_INT_EXIT, UNDEF_1_2, NMI_EXIT, UNDEF_4, VIRT_NMI, PREEMPT_TIMER, POSTED_INT, UNDEF_8_31));
1958	/** @} */
1959
1960
1961	/** @name Processor-based VM-execution controls.
1962	* @{
1963	*/
1964	/** VM-exit as soon as RFLAGS.IF=1 and no blocking is active. */
1965	#define VMX_PROC_CTLS_INT_WINDOW_EXIT RT_BIT(2)
1966	/** Use timestamp counter offset. */
1967	#define VMX_PROC_CTLS_USE_TSC_OFFSETTING RT_BIT(3)
1968	/** VM-exit when executing the HLT instruction. */
1969	#define VMX_PROC_CTLS_HLT_EXIT RT_BIT(7)
1970	/** VM-exit when executing the INVLPG instruction. */
1971	#define VMX_PROC_CTLS_INVLPG_EXIT RT_BIT(9)
1972	/** VM-exit when executing the MWAIT instruction. */
1973	#define VMX_PROC_CTLS_MWAIT_EXIT RT_BIT(10)
1974	/** VM-exit when executing the RDPMC instruction. */
1975	#define VMX_PROC_CTLS_RDPMC_EXIT RT_BIT(11)
1976	/** VM-exit when executing the RDTSC/RDTSCP instruction. */
1977	#define VMX_PROC_CTLS_RDTSC_EXIT RT_BIT(12)
1978	/** VM-exit when executing the MOV to CR3 instruction. (forced to 1 on the
1979	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
1980	#define VMX_PROC_CTLS_CR3_LOAD_EXIT RT_BIT(15)
1981	/** VM-exit when executing the MOV from CR3 instruction. (forced to 1 on the
1982	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
1983	#define VMX_PROC_CTLS_CR3_STORE_EXIT RT_BIT(16)
1984	/** VM-exit on CR8 loads. */
1985	#define VMX_PROC_CTLS_CR8_LOAD_EXIT RT_BIT(19)
1986	/** VM-exit on CR8 stores. */
1987	#define VMX_PROC_CTLS_CR8_STORE_EXIT RT_BIT(20)
1988	/** Use TPR shadow. */
1989	#define VMX_PROC_CTLS_USE_TPR_SHADOW RT_BIT(21)
1990	/** VM-exit when virtual NMI blocking is disabled. */
1991	#define VMX_PROC_CTLS_NMI_WINDOW_EXIT RT_BIT(22)
1992	/** VM-exit when executing a MOV DRx instruction. */
1993	#define VMX_PROC_CTLS_MOV_DR_EXIT RT_BIT(23)
1994	/** VM-exit when executing IO instructions. */
1995	#define VMX_PROC_CTLS_UNCOND_IO_EXIT RT_BIT(24)
1996	/** Use IO bitmaps. */
1997	#define VMX_PROC_CTLS_USE_IO_BITMAPS RT_BIT(25)
1998	/** Monitor trap flag. */
1999	#define VMX_PROC_CTLS_MONITOR_TRAP_FLAG RT_BIT(27)
2000	/** Use MSR bitmaps. */
2001	#define VMX_PROC_CTLS_USE_MSR_BITMAPS RT_BIT(28)
2002	/** VM-exit when executing the MONITOR instruction. */
2003	#define VMX_PROC_CTLS_MONITOR_EXIT RT_BIT(29)
2004	/** VM-exit when executing the PAUSE instruction. */
2005	#define VMX_PROC_CTLS_PAUSE_EXIT RT_BIT(30)
2006	/** Whether the secondary processor based VM-execution controls are used. */
2007	#define VMX_PROC_CTLS_USE_SECONDARY_CTLS RT_BIT(31)
2008	/** Default1 class when true-capability MSRs are not supported. */
2009	#define VMX_PROC_CTLS_DEFAULT1 UINT32_C(0x0401e172)
2010
2011	/** Bit fields for MSR_IA32_VMX_PROCBASED_CTLS and Processor-based VM-execution
2012	* controls field in the VMCS. */
2013	#define VMX_BF_PROC_CTLS_UNDEF_0_1_SHIFT 0
2014	#define VMX_BF_PROC_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2015	#define VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_SHIFT 2
2016	#define VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_MASK UINT32_C(0x00000004)
2017	#define VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_SHIFT 3
2018	#define VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_MASK UINT32_C(0x00000008)
2019	#define VMX_BF_PROC_CTLS_UNDEF_4_6_SHIFT 4
2020	#define VMX_BF_PROC_CTLS_UNDEF_4_6_MASK UINT32_C(0x00000070)
2021	#define VMX_BF_PROC_CTLS_HLT_EXIT_SHIFT 7
2022	#define VMX_BF_PROC_CTLS_HLT_EXIT_MASK UINT32_C(0x00000080)
2023	#define VMX_BF_PROC_CTLS_UNDEF_8_SHIFT 8
2024	#define VMX_BF_PROC_CTLS_UNDEF_8_MASK UINT32_C(0x00000100)
2025	#define VMX_BF_PROC_CTLS_INVLPG_EXIT_SHIFT 9
2026	#define VMX_BF_PROC_CTLS_INVLPG_EXIT_MASK UINT32_C(0x00000200)
2027	#define VMX_BF_PROC_CTLS_MWAIT_EXIT_SHIFT 10
2028	#define VMX_BF_PROC_CTLS_MWAIT_EXIT_MASK UINT32_C(0x00000400)
2029	#define VMX_BF_PROC_CTLS_RDPMC_EXIT_SHIFT 11
2030	#define VMX_BF_PROC_CTLS_RDPMC_EXIT_MASK UINT32_C(0x00000800)
2031	#define VMX_BF_PROC_CTLS_RDTSC_EXIT_SHIFT 12
2032	#define VMX_BF_PROC_CTLS_RDTSC_EXIT_MASK UINT32_C(0x00001000)
2033	#define VMX_BF_PROC_CTLS_UNDEF_13_14_SHIFT 13
2034	#define VMX_BF_PROC_CTLS_UNDEF_13_14_MASK UINT32_C(0x00006000)
2035	#define VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_SHIFT 15
2036	#define VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_MASK UINT32_C(0x00008000)
2037	#define VMX_BF_PROC_CTLS_CR3_STORE_EXIT_SHIFT 16
2038	#define VMX_BF_PROC_CTLS_CR3_STORE_EXIT_MASK UINT32_C(0x00010000)
2039	#define VMX_BF_PROC_CTLS_UNDEF_17_18_SHIFT 17
2040	#define VMX_BF_PROC_CTLS_UNDEF_17_18_MASK UINT32_C(0x00060000)
2041	#define VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_SHIFT 19
2042	#define VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_MASK UINT32_C(0x00080000)
2043	#define VMX_BF_PROC_CTLS_CR8_STORE_EXIT_SHIFT 20
2044	#define VMX_BF_PROC_CTLS_CR8_STORE_EXIT_MASK UINT32_C(0x00100000)
2045	#define VMX_BF_PROC_CTLS_USE_TPR_SHADOW_SHIFT 21
2046	#define VMX_BF_PROC_CTLS_USE_TPR_SHADOW_MASK UINT32_C(0x00200000)
2047	#define VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_SHIFT 22
2048	#define VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_MASK UINT32_C(0x00400000)
2049	#define VMX_BF_PROC_CTLS_MOV_DR_EXIT_SHIFT 23
2050	#define VMX_BF_PROC_CTLS_MOV_DR_EXIT_MASK UINT32_C(0x00800000)
2051	#define VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_SHIFT 24
2052	#define VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_MASK UINT32_C(0x01000000)
2053	#define VMX_BF_PROC_CTLS_USE_IO_BITMAPS_SHIFT 25
2054	#define VMX_BF_PROC_CTLS_USE_IO_BITMAPS_MASK UINT32_C(0x02000000)
2055	#define VMX_BF_PROC_CTLS_UNDEF_26_SHIFT 26
2056	#define VMX_BF_PROC_CTLS_UNDEF_26_MASK UINT32_C(0x4000000)
2057	#define VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_SHIFT 27
2058	#define VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_MASK UINT32_C(0x08000000)
2059	#define VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_SHIFT 28
2060	#define VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_MASK UINT32_C(0x10000000)
2061	#define VMX_BF_PROC_CTLS_MONITOR_EXIT_SHIFT 29
2062	#define VMX_BF_PROC_CTLS_MONITOR_EXIT_MASK UINT32_C(0x20000000)
2063	#define VMX_BF_PROC_CTLS_PAUSE_EXIT_SHIFT 30
2064	#define VMX_BF_PROC_CTLS_PAUSE_EXIT_MASK UINT32_C(0x40000000)
2065	#define VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_SHIFT 31
2066	#define VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_MASK UINT32_C(0x80000000)
2067	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PROC_CTLS_, UINT32_C(0), UINT32_MAX,
2068	(UNDEF_0_1, INT_WINDOW_EXIT, USE_TSC_OFFSETTING, UNDEF_4_6, HLT_EXIT, UNDEF_8, INVLPG_EXIT,
2069	MWAIT_EXIT, RDPMC_EXIT, RDTSC_EXIT, UNDEF_13_14, CR3_LOAD_EXIT, CR3_STORE_EXIT, UNDEF_17_18,
2070	CR8_LOAD_EXIT, CR8_STORE_EXIT, USE_TPR_SHADOW, NMI_WINDOW_EXIT, MOV_DR_EXIT, UNCOND_IO_EXIT,
2071	USE_IO_BITMAPS, UNDEF_26, MONITOR_TRAP_FLAG, USE_MSR_BITMAPS, MONITOR_EXIT, PAUSE_EXIT,
2072	USE_SECONDARY_CTLS));
2073	/** @} */
2074
2075
2076	/** @name Secondary Processor-based VM-execution controls.
2077	* @{
2078	*/
2079	/** Virtualize APIC accesses. */
2080	#define VMX_PROC_CTLS2_VIRT_APIC_ACCESS RT_BIT(0)
2081	/** EPT supported/enabled. */
2082	#define VMX_PROC_CTLS2_EPT RT_BIT(1)
2083	/** Descriptor table instructions cause VM-exits. */
2084	#define VMX_PROC_CTLS2_DESC_TABLE_EXIT RT_BIT(2)
2085	/** RDTSCP supported/enabled. */
2086	#define VMX_PROC_CTLS2_RDTSCP RT_BIT(3)
2087	/** Virtualize x2APIC mode. */
2088	#define VMX_PROC_CTLS2_VIRT_X2APIC_MODE RT_BIT(4)
2089	/** VPID supported/enabled. */
2090	#define VMX_PROC_CTLS2_VPID RT_BIT(5)
2091	/** VM-exit when executing the WBINVD instruction. */
2092	#define VMX_PROC_CTLS2_WBINVD_EXIT RT_BIT(6)
2093	/** Unrestricted guest execution. */
2094	#define VMX_PROC_CTLS2_UNRESTRICTED_GUEST RT_BIT(7)
2095	/** APIC register virtualization. */
2096	#define VMX_PROC_CTLS2_APIC_REG_VIRT RT_BIT(8)
2097	/** Virtual-interrupt delivery. */
2098	#define VMX_PROC_CTLS2_VIRT_INT_DELIVERY RT_BIT(9)
2099	/** A specified number of pause loops cause a VM-exit. */
2100	#define VMX_PROC_CTLS2_PAUSE_LOOP_EXIT RT_BIT(10)
2101	/** VM-exit when executing RDRAND instructions. */
2102	#define VMX_PROC_CTLS2_RDRAND_EXIT RT_BIT(11)
2103	/** Enables INVPCID instructions. */
2104	#define VMX_PROC_CTLS2_INVPCID RT_BIT(12)
2105	/** Enables VMFUNC instructions. */
2106	#define VMX_PROC_CTLS2_VMFUNC RT_BIT(13)
2107	/** Enables VMCS shadowing. */
2108	#define VMX_PROC_CTLS2_VMCS_SHADOWING RT_BIT(14)
2109	/** Enables ENCLS VM-exits. */
2110	#define VMX_PROC_CTLS2_ENCLS_EXIT RT_BIT(15)
2111	/** VM-exit when executing RDSEED. */
2112	#define VMX_PROC_CTLS2_RDSEED_EXIT RT_BIT(16)
2113	/** Enables page-modification logging. */
2114	#define VMX_PROC_CTLS2_PML RT_BIT(17)
2115	/** Controls whether EPT-violations may cause \#VE instead of exits. */
2116	#define VMX_PROC_CTLS2_EPT_VE RT_BIT(18)
2117	/** Conceal VMX non-root operation from Intel processor trace (PT). */
2118	#define VMX_PROC_CTLS2_CONCEAL_FROM_PT RT_BIT(19)
2119	/** Enables XSAVES/XRSTORS instructions. */
2120	#define VMX_PROC_CTLS2_XSAVES_XRSTORS RT_BIT(20)
2121	/** Use TSC scaling. */
2122	#define VMX_PROC_CTLS2_TSC_SCALING RT_BIT(25)
2123
2124	/** Bit fields for MSR_IA32_VMX_PROCBASED_CTLS2 and Secondary processor-based
2125	* VM-execution controls field in the VMCS. */
2126	#define VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_SHIFT 0
2127	#define VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_MASK UINT32_C(0x00000001)
2128	#define VMX_BF_PROC_CTLS2_EPT_SHIFT 1
2129	#define VMX_BF_PROC_CTLS2_EPT_MASK UINT32_C(0x00000002)
2130	#define VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_SHIFT 2
2131	#define VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_MASK UINT32_C(0x00000004)
2132	#define VMX_BF_PROC_CTLS2_RDTSCP_SHIFT 3
2133	#define VMX_BF_PROC_CTLS2_RDTSCP_MASK UINT32_C(0x00000008)
2134	#define VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_SHIFT 4
2135	#define VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_MASK UINT32_C(0x00000010)
2136	#define VMX_BF_PROC_CTLS2_VPID_SHIFT 5
2137	#define VMX_BF_PROC_CTLS2_VPID_MASK UINT32_C(0x00000020)
2138	#define VMX_BF_PROC_CTLS2_WBINVD_EXIT_SHIFT 6
2139	#define VMX_BF_PROC_CTLS2_WBINVD_EXIT_MASK UINT32_C(0x00000040)
2140	#define VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_SHIFT 7
2141	#define VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_MASK UINT32_C(0x00000080)
2142	#define VMX_BF_PROC_CTLS2_APIC_REG_VIRT_SHIFT 8
2143	#define VMX_BF_PROC_CTLS2_APIC_REG_VIRT_MASK UINT32_C(0x00000100)
2144	#define VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_SHIFT 9
2145	#define VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_MASK UINT32_C(0x00000200)
2146	#define VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_SHIFT 10
2147	#define VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_MASK UINT32_C(0x00000400)
2148	#define VMX_BF_PROC_CTLS2_RDRAND_EXIT_SHIFT 11
2149	#define VMX_BF_PROC_CTLS2_RDRAND_EXIT_MASK UINT32_C(0x00000800)
2150	#define VMX_BF_PROC_CTLS2_INVPCID_SHIFT 12
2151	#define VMX_BF_PROC_CTLS2_INVPCID_MASK UINT32_C(0x00001000)
2152	#define VMX_BF_PROC_CTLS2_VMFUNC_SHIFT 13
2153	#define VMX_BF_PROC_CTLS2_VMFUNC_MASK UINT32_C(0x00002000)
2154	#define VMX_BF_PROC_CTLS2_VMCS_SHADOWING_SHIFT 14
2155	#define VMX_BF_PROC_CTLS2_VMCS_SHADOWING_MASK UINT32_C(0x00004000)
2156	#define VMX_BF_PROC_CTLS2_ENCLS_EXIT_SHIFT 15
2157	#define VMX_BF_PROC_CTLS2_ENCLS_EXIT_MASK UINT32_C(0x00008000)
2158	#define VMX_BF_PROC_CTLS2_RDSEED_EXIT_SHIFT 16
2159	#define VMX_BF_PROC_CTLS2_RDSEED_EXIT_MASK UINT32_C(0x00010000)
2160	#define VMX_BF_PROC_CTLS2_PML_SHIFT 17
2161	#define VMX_BF_PROC_CTLS2_PML_MASK UINT32_C(0x00020000)
2162	#define VMX_BF_PROC_CTLS2_EPT_VE_SHIFT 18
2163	#define VMX_BF_PROC_CTLS2_EPT_VE_MASK UINT32_C(0x00040000)
2164	#define VMX_BF_PROC_CTLS2_CONCEAL_FROM_PT_SHIFT 19
2165	#define VMX_BF_PROC_CTLS2_CONCEAL_FROM_PT_MASK UINT32_C(0x00080000)
2166	#define VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_SHIFT 20
2167	#define VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_MASK UINT32_C(0x00100000)
2168	#define VMX_BF_PROC_CTLS2_UNDEF_21_24_SHIFT 21
2169	#define VMX_BF_PROC_CTLS2_UNDEF_21_24_MASK UINT32_C(0x01e00000)
2170	#define VMX_BF_PROC_CTLS2_TSC_SCALING_SHIFT 25
2171	#define VMX_BF_PROC_CTLS2_TSC_SCALING_MASK UINT32_C(0x02000000)
2172	#define VMX_BF_PROC_CTLS2_UNDEF_26_31_SHIFT 26
2173	#define VMX_BF_PROC_CTLS2_UNDEF_26_31_MASK UINT32_C(0xfc000000)
2174	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PROC_CTLS2_, UINT32_C(0), UINT32_MAX,
2175	(VIRT_APIC_ACCESS, EPT, DESC_TABLE_EXIT, RDTSCP, VIRT_X2APIC_MODE, VPID, WBINVD_EXIT,
2176	UNRESTRICTED_GUEST, APIC_REG_VIRT, VIRT_INT_DELIVERY, PAUSE_LOOP_EXIT, RDRAND_EXIT, INVPCID, VMFUNC,
2177	VMCS_SHADOWING, ENCLS_EXIT, RDSEED_EXIT, PML, EPT_VE, CONCEAL_FROM_PT, XSAVES_XRSTORS, UNDEF_21_24,
2178	TSC_SCALING, UNDEF_26_31));
2179	/** @} */
2180
2181
2182	/** @name VM-entry controls.
2183	* @{
2184	*/
2185	/** Load guest debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the
2186	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2187	#define VMX_ENTRY_CTLS_LOAD_DEBUG RT_BIT(2)
2188	/** 64-bit guest mode. Must be 0 for CPUs that don't support AMD64. */
2189	#define VMX_ENTRY_CTLS_IA32E_MODE_GUEST RT_BIT(9)
2190	/** In SMM mode after VM-entry. */
2191	#define VMX_ENTRY_CTLS_ENTRY_TO_SMM RT_BIT(10)
2192	/** Disable dual treatment of SMI and SMM; must be zero for VM-entry outside of SMM. */
2193	#define VMX_ENTRY_CTLS_DEACTIVATE_DUAL_MON RT_BIT(11)
2194	/** Whether the guest IA32_PERF_GLOBAL_CTRL MSR is loaded on VM-entry. */
2195	#define VMX_ENTRY_CTLS_LOAD_PERF_MSR RT_BIT(13)
2196	/** Whether the guest IA32_PAT MSR is loaded on VM-entry. */
2197	#define VMX_ENTRY_CTLS_LOAD_PAT_MSR RT_BIT(14)
2198	/** Whether the guest IA32_EFER MSR is loaded on VM-entry. */
2199	#define VMX_ENTRY_CTLS_LOAD_EFER_MSR RT_BIT(15)
2200	/** Whether the guest IA32_BNDCFGS MSR is loaded on VM-entry. */
2201	#define VMX_ENTRY_CTLS_LOAD_BNDCFGS_MSR RT_BIT(16)
2202	/** Whether to conceal VMX from Intel PT (Processor Trace). */
2203	#define VMX_ENTRY_CTLS_CONCEAL_VMX_PT RT_BIT(17)
2204	/** Default1 class when true-capability MSRs are not supported. */
2205	#define VMX_ENTRY_CTLS_DEFAULT1 UINT32_C(0x000011ff)
2206
2207	/** Bit fields for MSR_IA32_VMX_ENTRY_CTLS and VM-entry controls field in the
2208	* VMCS. */
2209	#define VMX_BF_ENTRY_CTLS_UNDEF_0_1_SHIFT 0
2210	#define VMX_BF_ENTRY_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2211	#define VMX_BF_ENTRY_CTLS_LOAD_DEBUG_SHIFT 2
2212	#define VMX_BF_ENTRY_CTLS_LOAD_DEBUG_MASK UINT32_C(0x00000004)
2213	#define VMX_BF_ENTRY_CTLS_UNDEF_3_8_SHIFT 3
2214	#define VMX_BF_ENTRY_CTLS_UNDEF_3_8_MASK UINT32_C(0x000001f8)
2215	#define VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_SHIFT 9
2216	#define VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_MASK UINT32_C(0x00000200)
2217	#define VMX_BF_ENTRY_CTLS_ENTRY_SMM_SHIFT 10
2218	#define VMX_BF_ENTRY_CTLS_ENTRY_SMM_MASK UINT32_C(0x00000400)
2219	#define VMX_BF_ENTRY_CTLS_DEACTIVATE_DUAL_MON_SHIFT 11
2220	#define VMX_BF_ENTRY_CTLS_DEACTIVATE_DUAL_MON_MASK UINT32_C(0x00000800)
2221	#define VMX_BF_ENTRY_CTLS_UNDEF_12_SHIFT 12
2222	#define VMX_BF_ENTRY_CTLS_UNDEF_12_MASK UINT32_C(0x00001000)
2223	#define VMX_BF_ENTRY_CTLS_LOAD_PERF_MSR_SHIFT 13
2224	#define VMX_BF_ENTRY_CTLS_LOAD_PERF_MSR_MASK UINT32_C(0x00002000)
2225	#define VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_SHIFT 14
2226	#define VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_MASK UINT32_C(0x00004000)
2227	#define VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_SHIFT 15
2228	#define VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_MASK UINT32_C(0x00008000)
2229	#define VMX_BF_ENTRY_CTLS_LOAD_BNDCFGS_MSR_SHIFT 16
2230	#define VMX_BF_ENTRY_CTLS_LOAD_BNDCFGS_MSR_MASK UINT32_C(0x00010000)
2231	#define VMX_BF_ENTRY_CTLS_CONCEAL_VMX_PT_SHIFT 17
2232	#define VMX_BF_ENTRY_CTLS_CONCEAL_VMX_PT_MASK UINT32_C(0x00020000)
2233	#define VMX_BF_ENTRY_CTLS_UNDEF_18_31_SHIFT 18
2234	#define VMX_BF_ENTRY_CTLS_UNDEF_18_31_MASK UINT32_C(0xfffc0000)
2235	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_ENTRY_CTLS_, UINT32_C(0), UINT32_MAX,
2236	(UNDEF_0_1, LOAD_DEBUG, UNDEF_3_8, IA32E_MODE_GUEST, ENTRY_SMM, DEACTIVATE_DUAL_MON, UNDEF_12,
2237	LOAD_PERF_MSR, LOAD_PAT_MSR, LOAD_EFER_MSR, LOAD_BNDCFGS_MSR, CONCEAL_VMX_PT, UNDEF_18_31));
2238	/** @} */
2239
2240
2241	/** @name VM-exit controls.
2242	* @{
2243	*/
2244	/** Save guest debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the
2245	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2246	#define VMX_EXIT_CTLS_SAVE_DEBUG RT_BIT(2)
2247	/** Return to long mode after a VM-exit. */
2248	#define VMX_EXIT_CTLS_HOST_ADDR_SPACE_SIZE RT_BIT(9)
2249	/** Whether the host IA32_PERF_GLOBAL_CTRL MSR is loaded on VM-exit. */
2250	#define VMX_EXIT_CTLS_LOAD_PERF_MSR RT_BIT(12)
2251	/** Acknowledge external interrupts with the irq controller if one caused a VM-exit. */
2252	#define VMX_EXIT_CTLS_ACK_EXT_INT RT_BIT(15)
2253	/** Whether the guest IA32_PAT MSR is saved on VM-exit. */
2254	#define VMX_EXIT_CTLS_SAVE_PAT_MSR RT_BIT(18)
2255	/** Whether the host IA32_PAT MSR is loaded on VM-exit. */
2256	#define VMX_EXIT_CTLS_LOAD_PAT_MSR RT_BIT(19)
2257	/** Whether the guest IA32_EFER MSR is saved on VM-exit. */
2258	#define VMX_EXIT_CTLS_SAVE_EFER_MSR RT_BIT(20)
2259	/** Whether the host IA32_EFER MSR is loaded on VM-exit. */
2260	#define VMX_EXIT_CTLS_LOAD_EFER_MSR RT_BIT(21)
2261	/** Whether the value of the VMX preemption timer is saved on every VM-exit. */
2262	#define VMX_EXIT_CTLS_SAVE_PREEMPT_TIMER RT_BIT(22)
2263	/** Whether IA32_BNDCFGS MSR is cleared on VM-exit. */
2264	#define VMX_EXIT_CTLS_CLEAR_BNDCFGS_MSR RT_BIT(23)
2265	/** Default1 class when true-capability MSRs are not supported. */
2266	#define VMX_EXIT_CTLS_DEFAULT1 UINT32_C(0x00036dff)
2267
2268	/** Bit fields for MSR_IA32_VMX_EXIT_CTLS and VM-exit controls field in the
2269	* VMCS. */
2270	#define VMX_BF_EXIT_CTLS_UNDEF_0_1_SHIFT 0
2271	#define VMX_BF_EXIT_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2272	#define VMX_BF_EXIT_CTLS_SAVE_DEBUG_SHIFT 2
2273	#define VMX_BF_EXIT_CTLS_SAVE_DEBUG_MASK UINT32_C(0x00000004)
2274	#define VMX_BF_EXIT_CTLS_UNDEF_3_8_SHIFT 3
2275	#define VMX_BF_EXIT_CTLS_UNDEF_3_8_MASK UINT32_C(0x000001f8)
2276	#define VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_SHIFT 9
2277	#define VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_MASK UINT32_C(0x00000200)
2278	#define VMX_BF_EXIT_CTLS_UNDEF_10_11_SHIFT 10
2279	#define VMX_BF_EXIT_CTLS_UNDEF_10_11_MASK UINT32_C(0x00000c00)
2280	#define VMX_BF_EXIT_CTLS_LOAD_PERF_MSR_SHIFT 12
2281	#define VMX_BF_EXIT_CTLS_LOAD_PERF_MSR_MASK UINT32_C(0x00001000)
2282	#define VMX_BF_EXIT_CTLS_UNDEF_13_14_SHIFT 13
2283	#define VMX_BF_EXIT_CTLS_UNDEF_13_14_MASK UINT32_C(0x00006000)
2284	#define VMX_BF_EXIT_CTLS_ACK_EXT_INT_SHIFT 15
2285	#define VMX_BF_EXIT_CTLS_ACK_EXT_INT_MASK UINT32_C(0x00008000)
2286	#define VMX_BF_EXIT_CTLS_UNDEF_16_17_SHIFT 16
2287	#define VMX_BF_EXIT_CTLS_UNDEF_16_17_MASK UINT32_C(0x00030000)
2288	#define VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_SHIFT 18
2289	#define VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_MASK UINT32_C(0x00040000)
2290	#define VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_SHIFT 19
2291	#define VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_MASK UINT32_C(0x00080000)
2292	#define VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_SHIFT 20
2293	#define VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_MASK UINT32_C(0x00100000)
2294	#define VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_SHIFT 21
2295	#define VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_MASK UINT32_C(0x00200000)
2296	#define VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_SHIFT 22
2297	#define VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_MASK UINT32_C(0x00400000)
2298	#define VMX_BF_EXIT_CTLS_UNDEF_23_31_SHIFT 23
2299	#define VMX_BF_EXIT_CTLS_UNDEF_23_31_MASK UINT32_C(0xff800000)
2300	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_CTLS_, UINT32_C(0), UINT32_MAX,
2301	(UNDEF_0_1, SAVE_DEBUG, UNDEF_3_8, HOST_ADDR_SPACE_SIZE, UNDEF_10_11, LOAD_PERF_MSR, UNDEF_13_14,
2302	ACK_EXT_INT, UNDEF_16_17, SAVE_PAT_MSR, LOAD_PAT_MSR, SAVE_EFER_MSR, LOAD_EFER_MSR,
2303	SAVE_PREEMPT_TIMER, UNDEF_23_31));
2304	/** @} */
2305
2306
2307	/** @name VM-exit reason.
2308	* @{
2309	*/
2310	#define VMX_EXIT_REASON_BASIC(a) ((a) & 0xffff)
2311	#define VMX_EXIT_REASON_HAS_ENTRY_FAILED(a) (((a) >> 31) & 1)
2312	#define VMX_EXIT_REASON_ENTRY_FAILED RT_BIT(31)
2313
2314	/** Bit fields for VM-exit reason. */
2315	/** The exit reason. */
2316	#define VMX_BF_EXIT_REASON_BASIC_SHIFT 0
2317	#define VMX_BF_EXIT_REASON_BASIC_MASK UINT32_C(0x0000ffff)
2318	/** Bits 16:26 are reseved and MBZ. */
2319	#define VMX_BF_EXIT_REASON_RSVD_16_26_SHIFT 16
2320	#define VMX_BF_EXIT_REASON_RSVD_16_26_MASK UINT32_C(0x07ff0000)
2321	/** Whether the VM-exit was incident to enclave mode. */
2322	#define VMX_BF_EXIT_REASON_ENCLAVE_MODE_SHIFT 27
2323	#define VMX_BF_EXIT_REASON_ENCLAVE_MODE_MASK UINT32_C(0x08000000)
2324	/** Pending MTF (Monitor Trap Flag) during VM-exit (only applicable in SMM mode). */
2325	#define VMX_BF_EXIT_REASON_SMM_PENDING_MTF_SHIFT 28
2326	#define VMX_BF_EXIT_REASON_SMM_PENDING_MTF_MASK UINT32_C(0x10000000)
2327	/** VM-exit from VMX root operation (only possible with SMM). */
2328	#define VMX_BF_EXIT_REASON_VMX_ROOT_MODE_SHIFT 29
2329	#define VMX_BF_EXIT_REASON_VMX_ROOT_MODE_MASK UINT32_C(0x20000000)
2330	/** Bit 30 is reserved and MBZ. */
2331	#define VMX_BF_EXIT_REASON_RSVD_30_SHIFT 30
2332	#define VMX_BF_EXIT_REASON_RSVD_30_MASK UINT32_C(0x40000000)
2333	/** Whether VM-entry failed (currently only happens during loading guest-state
2334	* or MSRs or machine check exceptions). */
2335	#define VMX_BF_EXIT_REASON_ENTRY_FAILED_SHIFT 31
2336	#define VMX_BF_EXIT_REASON_ENTRY_FAILED_MASK UINT32_C(0x80000000)
2337	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_REASON_, UINT32_C(0), UINT32_MAX,
2338	(BASIC, RSVD_16_26, ENCLAVE_MODE, SMM_PENDING_MTF, VMX_ROOT_MODE, RSVD_30, ENTRY_FAILED));
2339	/** @} */
2340
2341
2342	/** @name VM-entry interruption information.
2343	* @{
2344	*/
2345	#define VMX_ENTRY_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2346	#define VMX_ENTRY_INT_INFO_VECTOR(a) ((a) & 0xff)
2347	#define VMX_ENTRY_INT_INFO_TYPE_SHIFT 8
2348	#define VMX_ENTRY_INT_INFO_TYPE(a) (((a) >> 8) & 7)
2349	#define VMX_ENTRY_INT_INFO_ERROR_CODE_VALID RT_BIT(11)
2350	#define VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2351	#define VMX_ENTRY_INT_INFO_NMI_UNBLOCK_IRET 12
2352	#define VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(a) (((a) >> 12) & 1)
2353	#define VMX_ENTRY_INT_INFO_VALID RT_BIT(31)
2354	#define VMX_ENTRY_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2355	/** Construct an VM-entry interruption information field from a VM-exit interruption
2356	* info value (same except that bit 12 is reserved). */
2357	#define VMX_ENTRY_INT_INFO_FROM_EXIT_INT_INFO(a) ((a) & ~RT_BIT(12))
2358	/** Construct a VM-entry interruption information field from an IDT-vectoring
2359	* information field (same except that bit 12 is reserved). */
2360	#define VMX_ENTRY_INT_INFO_FROM_EXIT_IDT_INFO(a) ((a) & ~RT_BIT(12))
2361
2362	/** Bit fields for VM-entry interruption information. */
2363	/** The VM-entry interruption vector. */
2364	#define VMX_BF_ENTRY_INT_INFO_VECTOR_SHIFT 0
2365	#define VMX_BF_ENTRY_INT_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2366	/** The VM-entry interruption type (see VMX_ENTRY_INT_INFO_TYPE_XXX). */
2367	#define VMX_BF_ENTRY_INT_INFO_TYPE_SHIFT 8
2368	#define VMX_BF_ENTRY_INT_INFO_TYPE_MASK UINT32_C(0x00000700)
2369	/** Whether this event has an error code. */
2370	#define VMX_BF_ENTRY_INT_INFO_ERR_CODE_VALID_SHIFT 11
2371	#define VMX_BF_ENTRY_INT_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2372	/** Bits 12:30 are reserved and MBZ. */
2373	#define VMX_BF_ENTRY_INT_INFO_RSVD_12_30_SHIFT 12
2374	#define VMX_BF_ENTRY_INT_INFO_RSVD_12_30_MASK UINT32_C(0x7ffff000)
2375	/** Whether this VM-entry interruption info is valid. */
2376	#define VMX_BF_ENTRY_INT_INFO_VALID_SHIFT 31
2377	#define VMX_BF_ENTRY_INT_INFO_VALID_MASK UINT32_C(0x80000000)
2378	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_ENTRY_INT_INFO_, UINT32_C(0), UINT32_MAX,
2379	(VECTOR, TYPE, ERR_CODE_VALID, RSVD_12_30, VALID));
2380	/** @} */
2381
2382	/** @name VM-entry exception error code.
2383	* @{ */
2384	/** Error code valid mask. */
2385	/** @todo r=ramshankar: Intel spec. 26.2.1.3 "VM-Entry Control Fields" states that
2386	* bits 31:15 MBZ. However, Intel spec. 6.13 "Error Code" states "To keep the
2387	* stack aligned for doubleword pushes, the upper half of the error code is
2388	* reserved" which implies bits 31:16 MBZ (and not 31:15) which is what we
2389	* use below. */
2390	#define VMX_ENTRY_INT_XCPT_ERR_CODE_VALID_MASK UINT32_C(0xffff)
2391	/** @} */
2392
2393	/** @name VM-entry interruption information types.
2394	* @{
2395	*/
2396	#define VMX_ENTRY_INT_INFO_TYPE_EXT_INT 0
2397	#define VMX_ENTRY_INT_INFO_TYPE_RSVD 1
2398	#define VMX_ENTRY_INT_INFO_TYPE_NMI 2
2399	#define VMX_ENTRY_INT_INFO_TYPE_HW_XCPT 3
2400	#define VMX_ENTRY_INT_INFO_TYPE_SW_INT 4
2401	#define VMX_ENTRY_INT_INFO_TYPE_PRIV_SW_XCPT 5
2402	#define VMX_ENTRY_INT_INFO_TYPE_SW_XCPT 6
2403	#define VMX_ENTRY_INT_INFO_TYPE_OTHER_EVENT 7
2404	/** @} */
2405
2406
2407	/** @name VM-entry interruption information vector types for
2408	* VMX_ENTRY_INT_INFO_TYPE_OTHER_EVENT.
2409	* @{ */
2410	#define VMX_ENTRY_INT_INFO_VECTOR_MTF 0
2411	/** @} */
2412
2413
2414	/** @name VM-exit interruption information.
2415	* @{
2416	*/
2417	#define VMX_EXIT_INT_INFO_VECTOR(a) ((a) & 0xff)
2418	#define VMX_EXIT_INT_INFO_TYPE_SHIFT 8
2419	#define VMX_EXIT_INT_INFO_TYPE(a) (((a) >> 8) & 7)
2420	#define VMX_EXIT_INT_INFO_ERROR_CODE_VALID RT_BIT(11)
2421	#define VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2422	#define VMX_EXIT_INT_INFO_NMI_UNBLOCK_IRET 12
2423	#define VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(a) (((a) >> 12) & 1)
2424	#define VMX_EXIT_INT_INFO_VALID RT_BIT(31)
2425	#define VMX_EXIT_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2426
2427	/** Bit fields for VM-exit interruption infomration. */
2428	/** The VM-exit interruption vector. */
2429	#define VMX_BF_EXIT_INT_INFO_VECTOR_SHIFT 0
2430	#define VMX_BF_EXIT_INT_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2431	/** The VM-exit interruption type (see VMX_EXIT_INT_INFO_TYPE_XXX). */
2432	#define VMX_BF_EXIT_INT_INFO_TYPE_SHIFT 8
2433	#define VMX_BF_EXIT_INT_INFO_TYPE_MASK UINT32_C(0x00000700)
2434	/** Whether this event has an error code. */
2435	#define VMX_BF_EXIT_INT_INFO_ERR_CODE_VALID_SHIFT 11
2436	#define VMX_BF_EXIT_INT_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2437	/** Whether NMI-unblocking due to IRET is active. */
2438	#define VMX_BF_EXIT_INT_INFO_NMI_UNBLOCK_IRET_SHIFT 12
2439	#define VMX_BF_EXIT_INT_INFO_NMI_UNBLOCK_IRET_MASK UINT32_C(0x00001000)
2440	/** Bits 13:30 is reserved (MBZ). */
2441	#define VMX_BF_EXIT_INT_INFO_RSVD_13_30_SHIFT 13
2442	#define VMX_BF_EXIT_INT_INFO_RSVD_13_30_MASK UINT32_C(0x7fffe000)
2443	/** Whether this VM-exit interruption info is valid. */
2444	#define VMX_BF_EXIT_INT_INFO_VALID_SHIFT 31
2445	#define VMX_BF_EXIT_INT_INFO_VALID_MASK UINT32_C(0x80000000)
2446	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_INT_INFO_, UINT32_C(0), UINT32_MAX,
2447	(VECTOR, TYPE, ERR_CODE_VALID, NMI_UNBLOCK_IRET, RSVD_13_30, VALID));
2448	/** @} */
2449
2450
2451	/** @name VM-exit interruption information types.
2452	* @{
2453	*/
2454	#define VMX_EXIT_INT_INFO_TYPE_EXT_INT 0
2455	#define VMX_EXIT_INT_INFO_TYPE_NMI 2
2456	#define VMX_EXIT_INT_INFO_TYPE_HW_XCPT 3
2457	#define VMX_EXIT_INT_INFO_TYPE_SW_INT 4
2458	#define VMX_EXIT_INT_INFO_TYPE_PRIV_SW_XCPT 5
2459	#define VMX_EXIT_INT_INFO_TYPE_SW_XCPT 6
2460	#define VMX_EXIT_INT_INFO_TYPE_UNUSED 7
2461	/** @} */
2462
2463
2464	/** @name VM-exit instruction identity.
2465	*
2466	* These are found in VM-exit instruction information fields for certain
2467	* instructions.
2468	* @{ */
2469	typedef uint32_t VMXINSTRID;
2470	/** Whether the instruction ID field is valid. */
2471	#define VMXINSTRID_VALID RT_BIT_32(31)
2472	/** Whether the instruction's primary operand in the Mod R/M byte (bits 0:3) is a
2473	* read or write. */
2474	#define VMXINSTRID_MODRM_PRIMARY_OP_W RT_BIT_32(30)
2475	/** Gets whether the instruction ID is valid or not. */
2476	#define VMXINSTRID_IS_VALID(a) (((a) >> 31) & 1)
2477	#define VMXINSTRID_IS_MODRM_PRIMARY_OP_W(a) (((a) >> 30) & 1)
2478	/** Gets the instruction ID. */
2479	#define VMXINSTRID_GET_ID(a) ((a) & ~(VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W))
2480	/** No instruction ID info. */
2481	#define VMXINSTRID_NONE 0
2482
2483	/** The OR'd rvalues are from the VT-x spec (valid bit is VBox specific): */
2484	#define VMXINSTRID_SGDT (0x0 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2485	#define VMXINSTRID_SIDT (0x1 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2486	#define VMXINSTRID_LGDT (0x2 \| VMXINSTRID_VALID)
2487	#define VMXINSTRID_LIDT (0x3 \| VMXINSTRID_VALID)
2488
2489	#define VMXINSTRID_SLDT (0x0 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2490	#define VMXINSTRID_STR (0x1 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2491	#define VMXINSTRID_LLDT (0x2 \| VMXINSTRID_VALID)
2492	#define VMXINSTRID_LTR (0x3 \| VMXINSTRID_VALID)
2493
2494	/** The following IDs are used internally (some for logging, others for conveying
2495	* the ModR/M primary operand write bit): */
2496	#define VMXINSTRID_VMLAUNCH (0x10 \| VMXINSTRID_VALID)
2497	#define VMXINSTRID_VMRESUME (0x11 \| VMXINSTRID_VALID)
2498	#define VMXINSTRID_VMREAD (0x12 \| VMXINSTRID_VALID)
2499	#define VMXINSTRID_VMWRITE (0x13 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2500	#define VMXINSTRID_IO_IN (0x14 \| VMXINSTRID_VALID)
2501	#define VMXINSTRID_IO_INS (0x15 \| VMXINSTRID_VALID)
2502	#define VMXINSTRID_IO_OUT (0x16 \| VMXINSTRID_VALID)
2503	#define VMXINSTRID_IO_OUTS (0x17 \| VMXINSTRID_VALID)
2504	#define VMXINSTRID_MOV_TO_DRX (0x18 \| VMXINSTRID_VALID)
2505	#define VMXINSTRID_MOV_FROM_DRX (0x19 \| VMXINSTRID_VALID)
2506	/** @} */
2507
2508
2509	/** @name IDT-vectoring information.
2510	* @{
2511	*/
2512	#define VMX_IDT_VECTORING_INFO_VECTOR(a) ((a) & 0xff)
2513	#define VMX_IDT_VECTORING_INFO_TYPE(a) (((a) >> 8) & 7)
2514	#define VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2515	#define VMX_IDT_VECTORING_INFO_IS_VALID(a) (((a) >> 31) & 1)
2516
2517	/** Construct an IDT-vectoring information field from an VM-entry interruption
2518	* information field (same except that bit 12 is reserved). */
2519	#define VMX_EXIT_IDT_INFO_FROM_ENTRY_INT_INFO(a) ((a) & ~RT_BIT(12))
2520
2521	/** Bit fields for IDT-vectoring information. */
2522	/** The IDT-vectoring info vector. */
2523	#define VMX_BF_IDT_VECTORING_INFO_VECTOR_SHIFT 0
2524	#define VMX_BF_IDT_VECTORING_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2525	/** The IDT-vectoring info type (see VMX_IDT_VECTORING_INFO_TYPE_XXX). */
2526	#define VMX_BF_IDT_VECTORING_INFO_TYPE_SHIFT 8
2527	#define VMX_BF_IDT_VECTORING_INFO_TYPE_MASK UINT32_C(0x00000700)
2528	/** Whether the event has an error code. */
2529	#define VMX_BF_IDT_VECTORING_INFO_ERR_CODE_VALID_SHIFT 11
2530	#define VMX_BF_IDT_VECTORING_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2531	/** Bit 12 is undefined. */
2532	#define VMX_BF_IDT_VECTORING_INFO_UNDEF_12_SHIFT 12
2533	#define VMX_BF_IDT_VECTORING_INFO_UNDEF_12_MASK UINT32_C(0x00001000)
2534	/** Bits 13:30 is reserved (MBZ). */
2535	#define VMX_BF_IDT_VECTORING_INFO_RSVD_13_30_SHIFT 13
2536	#define VMX_BF_IDT_VECTORING_INFO_RSVD_13_30_MASK UINT32_C(0x7fffe000)
2537	/** Whether this IDT-vectoring info is valid. */
2538	#define VMX_BF_IDT_VECTORING_INFO_VALID_SHIFT 31
2539	#define VMX_BF_IDT_VECTORING_INFO_VALID_MASK UINT32_C(0x80000000)
2540	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_IDT_VECTORING_INFO_, UINT32_C(0), UINT32_MAX,
2541	(VECTOR, TYPE, ERR_CODE_VALID, UNDEF_12, RSVD_13_30, VALID));
2542	/** @} */
2543
2544
2545	/** @name IDT-vectoring information vector types.
2546	* @{
2547	*/
2548	#define VMX_IDT_VECTORING_INFO_TYPE_EXT_INT 0
2549	#define VMX_IDT_VECTORING_INFO_TYPE_NMI 2
2550	#define VMX_IDT_VECTORING_INFO_TYPE_HW_XCPT 3
2551	#define VMX_IDT_VECTORING_INFO_TYPE_SW_INT 4
2552	#define VMX_IDT_VECTORING_INFO_TYPE_PRIV_SW_XCPT 5
2553	#define VMX_IDT_VECTORING_INFO_TYPE_SW_XCPT 6
2554	#define VMX_IDT_VECTORING_INFO_TYPE_UNUSED 7
2555	/** @} */
2556
2557
2558	/** @name TPR threshold.
2559	* @{ */
2560	/** Mask of the TPR threshold field (bits 31:4 MBZ). */
2561	#define VMX_TPR_THRESHOLD_MASK UINT32_C(0xf)
2562
2563	/** Bit fields for TPR threshold. */
2564	#define VMX_BF_TPR_THRESHOLD_TPR_SHIFT 0
2565	#define VMX_BF_TPR_THRESHOLD_TPR_MASK UINT32_C(0x0000000f)
2566	#define VMX_BF_TPR_THRESHOLD_RSVD_4_31_SHIFT 4
2567	#define VMX_BF_TPR_THRESHOLD_RSVD_4_31_MASK UINT32_C(0xfffffff0)
2568	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_TPR_THRESHOLD_, UINT32_C(0), UINT32_MAX,
2569	(TPR, RSVD_4_31));
2570	/** @} */
2571
2572
2573	/** @name Guest-activity states.
2574	* @{
2575	*/
2576	/** The logical processor is active. */
2577	#define VMX_VMCS_GUEST_ACTIVITY_ACTIVE 0x0
2578	/** The logical processor is inactive, because it executed a HLT instruction. */
2579	#define VMX_VMCS_GUEST_ACTIVITY_HLT 0x1
2580	/** The logical processor is inactive, because of a triple fault or other serious error. */
2581	#define VMX_VMCS_GUEST_ACTIVITY_SHUTDOWN 0x2
2582	/** The logical processor is inactive, because it's waiting for a startup-IPI */
2583	#define VMX_VMCS_GUEST_ACTIVITY_SIPI_WAIT 0x3
2584	/** @} */
2585
2586
2587	/** @name Guest-interruptibility states.
2588	* @{
2589	*/
2590	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_STI RT_BIT(0)
2591	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_MOVSS RT_BIT(1)
2592	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_SMI RT_BIT(2)
2593	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_NMI RT_BIT(3)
2594	#define VMX_VMCS_GUEST_INT_STATE_ENCLAVE RT_BIT(4)
2595
2596	/** Mask of the guest-interruptibility state field (bits 31:5 MBZ). */
2597	#define VMX_VMCS_GUEST_INT_STATE_MASK UINT32_C(0x1f)
2598	/** @} */
2599
2600
2601	/** @name Exit qualification for debug exceptions.
2602	* @{
2603	*/
2604	/** Hardware breakpoint 0 was met. */
2605	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP0 RT_BIT_64(0)
2606	/** Hardware breakpoint 1 was met. */
2607	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP1 RT_BIT_64(1)
2608	/** Hardware breakpoint 2 was met. */
2609	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP2 RT_BIT_64(2)
2610	/** Hardware breakpoint 3 was met. */
2611	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP3 RT_BIT_64(3)
2612	/** Debug register access detected. */
2613	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BD RT_BIT_64(13)
2614	/** A debug exception would have been triggered by single-step execution mode. */
2615	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BS RT_BIT_64(14)
2616	/** Mask of all valid bits. */
2617	#define VMX_VMCS_EXIT_QUAL_VALID_MASK ( VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP0 \
2618	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP1 \
2619	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP2 \
2620	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP3 \
2621	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BD \
2622	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BS)
2623
2624	/** Bit fields for Exit qualifications due to debug exceptions. */
2625	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP0_SHIFT 0
2626	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP0_MASK UINT64_C(0x0000000000000001)
2627	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP1_SHIFT 1
2628	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP1_MASK UINT64_C(0x0000000000000002)
2629	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP2_SHIFT 2
2630	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP2_MASK UINT64_C(0x0000000000000004)
2631	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP3_SHIFT 3
2632	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP3_MASK UINT64_C(0x0000000000000008)
2633	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_4_12_SHIFT 4
2634	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_4_12_MASK UINT64_C(0x0000000000001ff0)
2635	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BD_SHIFT 13
2636	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BD_MASK UINT64_C(0x0000000000002000)
2637	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BS_SHIFT 14
2638	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BS_MASK UINT64_C(0x0000000000004000)
2639	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_15_63_SHIFT 15
2640	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_15_63_MASK UINT64_C(0xffffffffffff8000)
2641	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_DEBUG_XCPT_, UINT64_C(0), UINT64_MAX,
2642	(BP0, BP1, BP2, BP3, RSVD_4_12, BD, BS, RSVD_15_63));
2643	/** @} */
2644
2645	/** @name Exit qualification for Mov DRx.
2646	* @{
2647	*/
2648	/** 0-2: Debug register number */
2649	#define VMX_EXIT_QUAL_DRX_REGISTER(a) ((a) & 7)
2650	/** 3: Reserved; cleared to 0. */
2651	#define VMX_EXIT_QUAL_DRX_RES1(a) (((a) >> 3) & 1)
2652	/** 4: Direction of move (0 = write, 1 = read) */
2653	#define VMX_EXIT_QUAL_DRX_DIRECTION(a) (((a) >> 4) & 1)
2654	/** 5-7: Reserved; cleared to 0. */
2655	#define VMX_EXIT_QUAL_DRX_RES2(a) (((a) >> 5) & 7)
2656	/** 8-11: General purpose register number. */
2657	#define VMX_EXIT_QUAL_DRX_GENREG(a) (((a) >> 8) & 0xf)
2658
2659	/** Bit fields for Exit qualification due to Mov DRx. */
2660	#define VMX_BF_EXIT_QUAL_DRX_REGISTER_SHIFT 0
2661	#define VMX_BF_EXIT_QUAL_DRX_REGISTER_MASK UINT64_C(0x0000000000000007)
2662	#define VMX_BF_EXIT_QUAL_DRX_RSVD_1_SHIFT 3
2663	#define VMX_BF_EXIT_QUAL_DRX_RSVD_1_MASK UINT64_C(0x0000000000000008)
2664	#define VMX_BF_EXIT_QUAL_DRX_DIRECTION_SHIFT 4
2665	#define VMX_BF_EXIT_QUAL_DRX_DIRECTION_MASK UINT64_C(0x0000000000000010)
2666	#define VMX_BF_EXIT_QUAL_DRX_RSVD_5_7_SHIFT 5
2667	#define VMX_BF_EXIT_QUAL_DRX_RSVD_5_7_MASK UINT64_C(0x00000000000000e0)
2668	#define VMX_BF_EXIT_QUAL_DRX_GENREG_SHIFT 8
2669	#define VMX_BF_EXIT_QUAL_DRX_GENREG_MASK UINT64_C(0x0000000000000f00)
2670	#define VMX_BF_EXIT_QUAL_DRX_RSVD_12_63_SHIFT 12
2671	#define VMX_BF_EXIT_QUAL_DRX_RSVD_12_63_MASK UINT64_C(0xfffffffffffff000)
2672	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_DRX_, UINT64_C(0), UINT64_MAX,
2673	(REGISTER, RSVD_1, DIRECTION, RSVD_5_7, GENREG, RSVD_12_63));
2674	/** @} */
2675
2676
2677	/** @name Exit qualification for debug exceptions types.
2678	* @{
2679	*/
2680	#define VMX_EXIT_QUAL_DRX_DIRECTION_WRITE 0
2681	#define VMX_EXIT_QUAL_DRX_DIRECTION_READ 1
2682	/** @} */
2683
2684
2685	/** @name Exit qualification for control-register accesses.
2686	* @{
2687	*/
2688	/** 0-3: Control register number (0 for CLTS & LMSW) */
2689	#define VMX_EXIT_QUAL_CRX_REGISTER(a) ((a) & 0xf)
2690	/** 4-5: Access type. */
2691	#define VMX_EXIT_QUAL_CRX_ACCESS(a) (((a) >> 4) & 3)
2692	/** 6: LMSW operand type */
2693	#define VMX_EXIT_QUAL_CRX_LMSW_OP(a) (((a) >> 6) & 1)
2694	/** 7: Reserved; cleared to 0. */
2695	#define VMX_EXIT_QUAL_CRX_RES1(a) (((a) >> 7) & 1)
2696	/** 8-11: General purpose register number (0 for CLTS & LMSW). */
2697	#define VMX_EXIT_QUAL_CRX_GENREG(a) (((a) >> 8) & 0xf)
2698	/** 12-15: Reserved; cleared to 0. */
2699	#define VMX_EXIT_QUAL_CRX_RES2(a) (((a) >> 12) & 0xf)
2700	/** 16-31: LMSW source data (else 0). */
2701	#define VMX_EXIT_QUAL_CRX_LMSW_DATA(a) (((a) >> 16) & 0xffff)
2702
2703	/** Bit fields for Exit qualification for control-register accesses. */
2704	#define VMX_BF_EXIT_QUAL_CRX_REGISTER_SHIFT 0
2705	#define VMX_BF_EXIT_QUAL_CRX_REGISTER_MASK UINT64_C(0x000000000000000f)
2706	#define VMX_BF_EXIT_QUAL_CRX_ACCESS_SHIFT 4
2707	#define VMX_BF_EXIT_QUAL_CRX_ACCESS_MASK UINT64_C(0x0000000000000030)
2708	#define VMX_BF_EXIT_QUAL_CRX_LMSW_OP_SHIFT 6
2709	#define VMX_BF_EXIT_QUAL_CRX_LMSW_OP_MASK UINT64_C(0x0000000000000040)
2710	#define VMX_BF_EXIT_QUAL_CRX_RSVD_7_SHIFT 7
2711	#define VMX_BF_EXIT_QUAL_CRX_RSVD_7_MASK UINT64_C(0x0000000000000080)
2712	#define VMX_BF_EXIT_QUAL_CRX_GENREG_SHIFT 8
2713	#define VMX_BF_EXIT_QUAL_CRX_GENREG_MASK UINT64_C(0x0000000000000f00)
2714	#define VMX_BF_EXIT_QUAL_CRX_RSVD_12_15_SHIFT 12
2715	#define VMX_BF_EXIT_QUAL_CRX_RSVD_12_15_MASK UINT64_C(0x000000000000f000)
2716	#define VMX_BF_EXIT_QUAL_CRX_LMSW_DATA_SHIFT 16
2717	#define VMX_BF_EXIT_QUAL_CRX_LMSW_DATA_MASK UINT64_C(0x00000000ffff0000)
2718	#define VMX_BF_EXIT_QUAL_CRX_RSVD_32_63_SHIFT 32
2719	#define VMX_BF_EXIT_QUAL_CRX_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
2720	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_CRX_, UINT64_C(0), UINT64_MAX,
2721	(REGISTER, ACCESS, LMSW_OP, RSVD_7, GENREG, RSVD_12_15, LMSW_DATA, RSVD_32_63));
2722	/** @} */
2723
2724
2725	/** @name Exit qualification for control-register access types.
2726	* @{
2727	*/
2728	#define VMX_EXIT_QUAL_CRX_ACCESS_WRITE 0
2729	#define VMX_EXIT_QUAL_CRX_ACCESS_READ 1
2730	#define VMX_EXIT_QUAL_CRX_ACCESS_CLTS 2
2731	#define VMX_EXIT_QUAL_CRX_ACCESS_LMSW 3
2732	/** @} */
2733
2734
2735	/** @name Exit qualification for task switch.
2736	* @{
2737	*/
2738	#define VMX_EXIT_QUAL_TASK_SWITCH_SELECTOR(a) ((a) & 0xffff)
2739	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE(a) (((a) >> 30) & 0x3)
2740	/** Task switch caused by a call instruction. */
2741	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_CALL 0
2742	/** Task switch caused by an iret instruction. */
2743	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_IRET 1
2744	/** Task switch caused by a jmp instruction. */
2745	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_JMP 2
2746	/** Task switch caused by an interrupt gate. */
2747	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_IDT 3
2748
2749	/** Bit fields for Exit qualification for task switches. */
2750	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_NEW_TSS_SHIFT 0
2751	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_NEW_TSS_MASK UINT64_C(0x000000000000ffff)
2752	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_16_29_SHIFT 16
2753	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_16_29_MASK UINT64_C(0x000000003fff0000)
2754	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_SOURCE_SHIFT 30
2755	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_SOURCE_MASK UINT64_C(0x00000000c0000000)
2756	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_32_63_SHIFT 32
2757	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
2758	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_TASK_SWITCH_, UINT64_C(0), UINT64_MAX,
2759	(NEW_TSS, RSVD_16_29, SOURCE, RSVD_32_63));
2760	/** @} */
2761
2762
2763	/** @name Exit qualification for EPT violations.
2764	* @{
2765	*/
2766	/** Set if the violation was caused by a data read. */
2767	#define VMX_EXIT_QUAL_EPT_DATA_READ RT_BIT(0)
2768	/** Set if the violation was caused by a data write. */
2769	#define VMX_EXIT_QUAL_EPT_DATA_WRITE RT_BIT(1)
2770	/** Set if the violation was caused by an instruction fetch. */
2771	#define VMX_EXIT_QUAL_EPT_INSTR_FETCH RT_BIT(2)
2772	/** AND of the present bit of all EPT structures. */
2773	#define VMX_EXIT_QUAL_EPT_ENTRY_PRESENT RT_BIT(3)
2774	/** AND of the write bit of all EPT structures. */
2775	#define VMX_EXIT_QUAL_EPT_ENTRY_WRITE RT_BIT(4)
2776	/** AND of the execute bit of all EPT structures. */
2777	#define VMX_EXIT_QUAL_EPT_ENTRY_EXECUTE RT_BIT(5)
2778	/** Set if the guest linear address field contains the faulting address. */
2779	#define VMX_EXIT_QUAL_EPT_GUEST_ADDR_VALID RT_BIT(7)
2780	/** If bit 7 is one: (reserved otherwise)
2781	* 1 - violation due to physical address access.
2782	* 0 - violation caused by page walk or access/dirty bit updates
2783	*/
2784	#define VMX_EXIT_QUAL_EPT_TRANSLATED_ACCESS RT_BIT(8)
2785	/** @} */
2786
2787
2788	/** @name Exit qualification for I/O instructions.
2789	* @{
2790	*/
2791	/** 0-2: IO operation width. */
2792	#define VMX_EXIT_QUAL_IO_WIDTH(a) ((a) & 7)
2793	/** 3: IO operation direction. */
2794	#define VMX_EXIT_QUAL_IO_DIRECTION(a) (((a) >> 3) & 1)
2795	/** 4: String IO operation (INS / OUTS). */
2796	#define VMX_EXIT_QUAL_IO_IS_STRING(a) (((a) >> 4) & 1)
2797	/** 5: Repeated IO operation. */
2798	#define VMX_EXIT_QUAL_IO_IS_REP(a) (((a) >> 5) & 1)
2799	/** 6: Operand encoding. */
2800	#define VMX_EXIT_QUAL_IO_ENCODING(a) (((a) >> 6) & 1)
2801	/** 16-31: IO Port (0-0xffff). */
2802	#define VMX_EXIT_QUAL_IO_PORT(a) (((a) >> 16) & 0xffff)
2803
2804	/** Bit fields for Exit qualification for I/O instructions. */
2805	#define VMX_BF_EXIT_QUAL_IO_WIDTH_SHIFT 0
2806	#define VMX_BF_EXIT_QUAL_IO_WIDTH_MASK UINT64_C(0x0000000000000007)
2807	#define VMX_BF_EXIT_QUAL_IO_DIRECTION_SHIFT 3
2808	#define VMX_BF_EXIT_QUAL_IO_DIRECTION_MASK UINT64_C(0x0000000000000008)
2809	#define VMX_BF_EXIT_QUAL_IO_IS_STRING_SHIFT 4
2810	#define VMX_BF_EXIT_QUAL_IO_IS_STRING_MASK UINT64_C(0x0000000000000010)
2811	#define VMX_BF_EXIT_QUAL_IO_IS_REP_SHIFT 5
2812	#define VMX_BF_EXIT_QUAL_IO_IS_REP_MASK UINT64_C(0x0000000000000020)
2813	#define VMX_BF_EXIT_QUAL_IO_ENCODING_SHIFT 6
2814	#define VMX_BF_EXIT_QUAL_IO_ENCODING_MASK UINT64_C(0x0000000000000040)
2815	#define VMX_BF_EXIT_QUAL_IO_RSVD_7_15_SHIFT 7
2816	#define VMX_BF_EXIT_QUAL_IO_RSVD_7_15_MASK UINT64_C(0x000000000000ff80)
2817	#define VMX_BF_EXIT_QUAL_IO_PORT_SHIFT 16
2818	#define VMX_BF_EXIT_QUAL_IO_PORT_MASK UINT64_C(0x00000000ffff0000)
2819	#define VMX_BF_EXIT_QUAL_IO_RSVD_32_63_SHIFT 32
2820	#define VMX_BF_EXIT_QUAL_IO_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
2821	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_IO_, UINT64_C(0), UINT64_MAX,
2822	(WIDTH, DIRECTION, IS_STRING, IS_REP, ENCODING, RSVD_7_15, PORT, RSVD_32_63));
2823	/** @} */
2824
2825
2826	/** @name Exit qualification for I/O instruction types.
2827	* @{
2828	*/
2829	#define VMX_EXIT_QUAL_IO_DIRECTION_OUT 0
2830	#define VMX_EXIT_QUAL_IO_DIRECTION_IN 1
2831	/** @} */
2832
2833
2834	/** @name Exit qualification for I/O instruction encoding.
2835	* @{
2836	*/
2837	#define VMX_EXIT_QUAL_IO_ENCODING_DX 0
2838	#define VMX_EXIT_QUAL_IO_ENCODING_IMM 1
2839	/** @} */
2840
2841
2842	/** @name Exit qualification for APIC-access VM-exits from linear and
2843	* guest-physical accesses.
2844	* @{
2845	*/
2846	/** 0-11: If the APIC-access VM-exit is due to a linear access, the offset of
2847	* access within the APIC page. */
2848	#define VMX_EXIT_QUAL_APIC_ACCESS_OFFSET(a) ((a) & 0xfff)
2849	/** 12-15: Access type. */
2850	#define VMX_EXIT_QUAL_APIC_ACCESS_TYPE(a) (((a) & 0xf000) >> 12)
2851	/* Rest reserved. */
2852
2853	/** Bit fields for Exit qualification for APIC-access VM-exits. */
2854	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_OFFSET_SHIFT 0
2855	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_OFFSET_MASK UINT64_C(0x0000000000000fff)
2856	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_TYPE_SHIFT 12
2857	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_TYPE_MASK UINT64_C(0x000000000000f000)
2858	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_RSVD_16_63_SHIFT 16
2859	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_RSVD_16_63_MASK UINT64_C(0xffffffffffff0000)
2860	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_APIC_ACCESS_, UINT64_C(0), UINT64_MAX,
2861	(OFFSET, TYPE, RSVD_16_63));
2862	/** @} */
2863
2864
2865	/** @name Exit qualification for linear address APIC-access types.
2866	* @{
2867	*/
2868	/** Linear access for a data read during instruction execution. */
2869	#define VMX_APIC_ACCESS_TYPE_LINEAR_READ 0
2870	/** Linear access for a data write during instruction execution. */
2871	#define VMX_APIC_ACCESS_TYPE_LINEAR_WRITE 1
2872	/** Linear access for an instruction fetch. */
2873	#define VMX_APIC_ACCESS_TYPE_LINEAR_INSTR_FETCH 2
2874	/** Linear read/write access during event delivery. */
2875	#define VMX_APIC_ACCESS_TYPE_LINEAR_EVENT_DELIVERY 3
2876	/** Physical read/write access during event delivery. */
2877	#define VMX_APIC_ACCESS_TYPE_PHYSICAL_EVENT_DELIVERY 10
2878	/** Physical access for an instruction fetch or during instruction execution. */
2879	#define VMX_APIC_ACCESS_TYPE_PHYSICAL_INSTR 15
2880
2881	/**
2882	* APIC-access type.
2883	*/
2884	typedef enum
2885	{
2886	VMXAPICACCESS_LINEAR_READ = VMX_APIC_ACCESS_TYPE_LINEAR_READ,
2887	VMXAPICACCESS_LINEAR_WRITE = VMX_APIC_ACCESS_TYPE_LINEAR_WRITE,
2888	VMXAPICACCESS_LINEAR_INSTR_FETCH = VMX_APIC_ACCESS_TYPE_LINEAR_INSTR_FETCH,
2889	VMXAPICACCESS_LINEAR_EVENT_DELIVERY = VMX_APIC_ACCESS_TYPE_LINEAR_EVENT_DELIVERY,
2890	VMXAPICACCESS_PHYSICAL_EVENT_DELIVERY = VMX_APIC_ACCESS_TYPE_PHYSICAL_EVENT_DELIVERY,
2891	VMXAPICACCESS_PHYSICAL_INSTR = VMX_APIC_ACCESS_TYPE_PHYSICAL_INSTR
2892	} VMXAPICACCESS;
2893	AssertCompileSize(VMXAPICACCESS, 4);
2894	/** @} */
2895
2896
2897	/** @name VMX_BF_XXTR_INSINFO_XXX - VMX_EXIT_XDTR_ACCESS instruction information.
2898	* Found in VMX_VMCS32_RO_EXIT_INSTR_INFO.
2899	* @{
2900	*/
2901	/** Address calculation scaling field (powers of two). */
2902	#define VMX_BF_XDTR_INSINFO_SCALE_SHIFT 0
2903	#define VMX_BF_XDTR_INSINFO_SCALE_MASK UINT32_C(0x00000003)
2904	/** Bits 2 thru 6 are undefined. */
2905	#define VMX_BF_XDTR_INSINFO_UNDEF_2_6_SHIFT 2
2906	#define VMX_BF_XDTR_INSINFO_UNDEF_2_6_MASK UINT32_C(0x0000007c)
2907	/** Address size, only 0(=16), 1(=32) and 2(=64) are defined.
2908	* @remarks anyone's guess why this is a 3 bit field... */
2909	#define VMX_BF_XDTR_INSINFO_ADDR_SIZE_SHIFT 7
2910	#define VMX_BF_XDTR_INSINFO_ADDR_SIZE_MASK UINT32_C(0x00000380)
2911	/** Bit 10 is defined as zero. */
2912	#define VMX_BF_XDTR_INSINFO_ZERO_10_SHIFT 10
2913	#define VMX_BF_XDTR_INSINFO_ZERO_10_MASK UINT32_C(0x00000400)
2914	/** Operand size, either (1=)32-bit or (0=)16-bit, but get this, it's undefined
2915	* for exits from 64-bit code as the operand size there is fixed. */
2916	#define VMX_BF_XDTR_INSINFO_OP_SIZE_SHIFT 11
2917	#define VMX_BF_XDTR_INSINFO_OP_SIZE_MASK UINT32_C(0x00000800)
2918	/** Bits 12 thru 14 are undefined. */
2919	#define VMX_BF_XDTR_INSINFO_UNDEF_12_14_SHIFT 12
2920	#define VMX_BF_XDTR_INSINFO_UNDEF_12_14_MASK UINT32_C(0x00007000)
2921	/** Applicable segment register (X86_SREG_XXX values). */
2922	#define VMX_BF_XDTR_INSINFO_SREG_SHIFT 15
2923	#define VMX_BF_XDTR_INSINFO_SREG_MASK UINT32_C(0x00038000)
2924	/** Index register (X86_GREG_XXX values). Undefined if HAS_INDEX_REG is clear. */
2925	#define VMX_BF_XDTR_INSINFO_INDEX_REG_SHIFT 18
2926	#define VMX_BF_XDTR_INSINFO_INDEX_REG_MASK UINT32_C(0x003c0000)
2927	/** Is VMX_BF_XDTR_INSINFO_INDEX_REG_XXX valid (=1) or not (=0). */
2928	#define VMX_BF_XDTR_INSINFO_HAS_INDEX_REG_SHIFT 22
2929	#define VMX_BF_XDTR_INSINFO_HAS_INDEX_REG_MASK UINT32_C(0x00400000)
2930	/** Base register (X86_GREG_XXX values). Undefined if HAS_BASE_REG is clear. */
2931	#define VMX_BF_XDTR_INSINFO_BASE_REG_SHIFT 23
2932	#define VMX_BF_XDTR_INSINFO_BASE_REG_MASK UINT32_C(0x07800000)
2933	/** Is VMX_XDTR_INSINFO_BASE_REG_XXX valid (=1) or not (=0). */
2934	#define VMX_BF_XDTR_INSINFO_HAS_BASE_REG_SHIFT 27
2935	#define VMX_BF_XDTR_INSINFO_HAS_BASE_REG_MASK UINT32_C(0x08000000)
2936	/** The instruction identity (VMX_XDTR_INSINFO_II_XXX values). */
2937	#define VMX_BF_XDTR_INSINFO_INSTR_ID_SHIFT 28
2938	#define VMX_BF_XDTR_INSINFO_INSTR_ID_MASK UINT32_C(0x30000000)
2939	#define VMX_XDTR_INSINFO_II_SGDT 0 /*< Instruction ID: SGDT /
2940	#define VMX_XDTR_INSINFO_II_SIDT 1 /*< Instruction ID: SIDT /
2941	#define VMX_XDTR_INSINFO_II_LGDT 2 /*< Instruction ID: LGDT /
2942	#define VMX_XDTR_INSINFO_II_LIDT 3 /*< Instruction ID: LIDT /
2943	/** Bits 30 & 31 are undefined. */
2944	#define VMX_BF_XDTR_INSINFO_UNDEF_30_31_SHIFT 30
2945	#define VMX_BF_XDTR_INSINFO_UNDEF_30_31_MASK UINT32_C(0xc0000000)
2946	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_XDTR_INSINFO_, UINT32_C(0), UINT32_MAX,
2947	(SCALE, UNDEF_2_6, ADDR_SIZE, ZERO_10, OP_SIZE, UNDEF_12_14, SREG, INDEX_REG, HAS_INDEX_REG,
2948	BASE_REG, HAS_BASE_REG, INSTR_ID, UNDEF_30_31));
2949	/** @} */
2950
2951
2952	/** @name VMX_BF_YYTR_INSINFO_XXX - VMX_EXIT_TR_ACCESS instruction information.
2953	* Found in VMX_VMCS32_RO_EXIT_INSTR_INFO.
2954	* This is similar to VMX_BF_XDTR_INSINFO_XXX.
2955	* @{
2956	*/
2957	/** Address calculation scaling field (powers of two). */
2958	#define VMX_BF_YYTR_INSINFO_SCALE_SHIFT 0
2959	#define VMX_BF_YYTR_INSINFO_SCALE_MASK UINT32_C(0x00000003)
2960	/** Bit 2 is undefined. */
2961	#define VMX_BF_YYTR_INSINFO_UNDEF_2_SHIFT 2
2962	#define VMX_BF_YYTR_INSINFO_UNDEF_2_MASK UINT32_C(0x00000004)
2963	/** Register operand 1. Undefined if VMX_YYTR_INSINFO_HAS_REG1 is clear. */
2964	#define VMX_BF_YYTR_INSINFO_REG1_SHIFT 3
2965	#define VMX_BF_YYTR_INSINFO_REG1_MASK UINT32_C(0x00000078)
2966	/** Address size, only 0(=16), 1(=32) and 2(=64) are defined.
2967	* @remarks anyone's guess why this is a 3 bit field... */
2968	#define VMX_BF_YYTR_INSINFO_ADDR_SIZE_SHIFT 7
2969	#define VMX_BF_YYTR_INSINFO_ADDR_SIZE_MASK UINT32_C(0x00000380)
2970	/** Is VMX_YYTR_INSINFO_REG1_XXX valid (=1) or not (=0). */
2971	#define VMX_BF_YYTR_INSINFO_HAS_REG1_SHIFT 10
2972	#define VMX_BF_YYTR_INSINFO_HAS_REG1_MASK UINT32_C(0x00000400)
2973	/** Bits 11 thru 14 are undefined. */
2974	#define VMX_BF_YYTR_INSINFO_UNDEF_11_14_SHIFT 11
2975	#define VMX_BF_YYTR_INSINFO_UNDEF_11_14_MASK UINT32_C(0x00007800)
2976	/** Applicable segment register (X86_SREG_XXX values). */
2977	#define VMX_BF_YYTR_INSINFO_SREG_SHIFT 15
2978	#define VMX_BF_YYTR_INSINFO_SREG_MASK UINT32_C(0x00038000)
2979	/** Index register (X86_GREG_XXX values). Undefined if HAS_INDEX_REG is clear. */
2980	#define VMX_BF_YYTR_INSINFO_INDEX_REG_SHIFT 18
2981	#define VMX_BF_YYTR_INSINFO_INDEX_REG_MASK UINT32_C(0x003c0000)
2982	/** Is VMX_YYTR_INSINFO_INDEX_REG_XXX valid (=1) or not (=0). */
2983	#define VMX_BF_YYTR_INSINFO_HAS_INDEX_REG_SHIFT 22
2984	#define VMX_BF_YYTR_INSINFO_HAS_INDEX_REG_MASK UINT32_C(0x00400000)
2985	/** Base register (X86_GREG_XXX values). Undefined if HAS_BASE_REG is clear. */
2986	#define VMX_BF_YYTR_INSINFO_BASE_REG_SHIFT 23
2987	#define VMX_BF_YYTR_INSINFO_BASE_REG_MASK UINT32_C(0x07800000)
2988	/** Is VMX_YYTR_INSINFO_BASE_REG_XXX valid (=1) or not (=0). */
2989	#define VMX_BF_YYTR_INSINFO_HAS_BASE_REG_SHIFT 27
2990	#define VMX_BF_YYTR_INSINFO_HAS_BASE_REG_MASK UINT32_C(0x08000000)
2991	/** The instruction identity (VMX_YYTR_INSINFO_II_XXX values) */
2992	#define VMX_BF_YYTR_INSINFO_INSTR_ID_SHIFT 28
2993	#define VMX_BF_YYTR_INSINFO_INSTR_ID_MASK UINT32_C(0x30000000)
2994	#define VMX_YYTR_INSINFO_II_SLDT 0 /*< Instruction ID: SLDT /
2995	#define VMX_YYTR_INSINFO_II_STR 1 /*< Instruction ID: STR /
2996	#define VMX_YYTR_INSINFO_II_LLDT 2 /*< Instruction ID: LLDT /
2997	#define VMX_YYTR_INSINFO_II_LTR 3 /*< Instruction ID: LTR /
2998	/** Bits 30 & 31 are undefined. */
2999	#define VMX_BF_YYTR_INSINFO_UNDEF_30_31_SHIFT 30
3000	#define VMX_BF_YYTR_INSINFO_UNDEF_30_31_MASK UINT32_C(0xc0000000)
3001	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_YYTR_INSINFO_, UINT32_C(0), UINT32_MAX,
3002	(SCALE, UNDEF_2, REG1, ADDR_SIZE, HAS_REG1, UNDEF_11_14, SREG, INDEX_REG, HAS_INDEX_REG,
3003	BASE_REG, HAS_BASE_REG, INSTR_ID, UNDEF_30_31));
3004	/** @} */
3005
3006
3007	/** @name Format of Pending-Debug-Exceptions.
3008	* Bits 4-11, 13, 15 and 17-63 are reserved.
3009	* Similar to DR6 except bit 12 (breakpoint enabled) and bit 16 (RTM) are both
3010	* possibly valid here but not in DR6.
3011	* @{
3012	*/
3013	/** Hardware breakpoint 0 was met. */
3014	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP0 RT_BIT_64(0)
3015	/** Hardware breakpoint 1 was met. */
3016	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP1 RT_BIT_64(1)
3017	/** Hardware breakpoint 2 was met. */
3018	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP2 RT_BIT_64(2)
3019	/** Hardware breakpoint 3 was met. */
3020	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP3 RT_BIT_64(3)
3021	/** At least one data or IO breakpoint was hit. */
3022	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP RT_BIT_64(12)
3023	/** A debug exception would have been triggered by single-step execution mode. */
3024	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS RT_BIT_64(14)
3025	/** A debug exception occurred inside an RTM region. */
3026	#define VMX_VMCS_GUEST_PENDING_DEBUG_RTM RT_BIT_64(16)
3027	/** Mask of valid bits. */
3028	#define VMX_VMCS_GUEST_PENDING_DEBUG_VALID_MASK ( VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP0 \
3029	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP1 \
3030	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP2 \
3031	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP3 \
3032	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP \
3033	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS \
3034	\| VMX_VMCS_GUEST_PENDING_DEBUG_RTM)
3035	#define VMX_VMCS_GUEST_PENDING_DEBUG_RTM_MASK ( VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP \
3036	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS \
3037	\| VMX_VMCS_GUEST_PENDING_DEBUG_RTM)
3038	/** Bit fields for Pending debug exceptions. */
3039	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP0_SHIFT 0
3040	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP0_MASK UINT64_C(0x0000000000000001)
3041	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP1_SHIFT 1
3042	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP1_MASK UINT64_C(0x0000000000000002)
3043	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP2_SHIFT 2
3044	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP2_MASK UINT64_C(0x0000000000000004)
3045	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP3_SHIFT 3
3046	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP3_MASK UINT64_C(0x0000000000000008)
3047	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_4_11_SHIFT 4
3048	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_4_11_MASK UINT64_C(0x0000000000000ff0)
3049	#define VMX_BF_VMCS_PENDING_DBG_XCPT_EN_BP_SHIFT 12
3050	#define VMX_BF_VMCS_PENDING_DBG_XCPT_EN_BP_MASK UINT64_C(0x0000000000001000)
3051	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_13_SHIFT 13
3052	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_13_MASK UINT64_C(0x0000000000002000)
3053	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BS_SHIFT 14
3054	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BS_MASK UINT64_C(0x0000000000004000)
3055	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_15_SHIFT 15
3056	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_15_MASK UINT64_C(0x0000000000008000)
3057	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RTM_SHIFT 16
3058	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RTM_MASK UINT64_C(0x0000000000010000)
3059	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_17_63_SHIFT 17
3060	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_17_63_MASK UINT64_C(0xfffffffffffe0000)
3061	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCS_PENDING_DBG_XCPT_, UINT64_C(0), UINT64_MAX,
3062	(BP0, BP1, BP2, BP3, RSVD_4_11, EN_BP, RSVD_13, BS, RSVD_15, RTM, RSVD_17_63));
3063	/** @} */
3064
3065
3066	/** @name VMCS field encoding.
3067	* @{ */
3068	typedef union
3069	{
3070	struct
3071	{
3072	/** The access type; 0=full, 1=high of 64-bit fields. */
3073	uint32_t fAccessType : 1;
3074	/** The index. */
3075	uint32_t u8Index : 8;
3076	/** The type; 0=control, 1=VM-exit info, 2=guest-state, 3=host-state. */
3077	uint32_t u2Type : 2;
3078	/** Reserved (MBZ). */
3079	uint32_t u1Reserved0 : 1;
3080	/** The width; 0=16-bit, 1=64-bit, 2=32-bit, 3=natural-width. */
3081	uint32_t u2Width : 2;
3082	/** Reserved (MBZ). */
3083	uint32_t u18Reserved0 : 18;
3084	} n;
3085	/* The unsigned integer view. */
3086	uint32_t u;
3087	} VMXVMCSFIELDENC;
3088	AssertCompileSize(VMXVMCSFIELDENC, 4);
3089	/** Pointer to a VMCS field encoding. */
3090	typedef VMXVMCSFIELDENC *PVMXVMCSFIELDENC;
3091	/** Pointer to a const VMCS field encoding. */
3092	typedef const VMXVMCSFIELDENC *PCVMXVMCSFIELDENC;
3093
3094	/** VMCS field encoding type: Full. */
3095	#define VMX_VMCS_ENC_ACCESS_TYPE_FULL 0
3096	/** VMCS field encoding type: High. */
3097	#define VMX_VMCS_ENC_ACCESS_TYPE_HIGH 1
3098
3099	/** VMCS field encoding type: Control. */
3100	#define VMX_VMCS_ENC_TYPE_CONTROL 0
3101	/** VMCS field encoding type: VM-exit information / read-only fields. */
3102	#define VMX_VMCS_ENC_TYPE_VMEXIT_INFO 1
3103	/** VMCS field encoding type: Guest-state. */
3104	#define VMX_VMCS_ENC_TYPE_GUEST_STATE 2
3105	/** VMCS field encoding type: Host-state. */
3106	#define VMX_VMCS_ENC_TYPE_HOST_STATE 3
3107
3108	/** VMCS field encoding width: 16-bit. */
3109	#define VMX_VMCS_ENC_WIDTH_16BIT 0
3110	/** VMCS field encoding width: 64-bit. */
3111	#define VMX_VMCS_ENC_WIDTH_64BIT 1
3112	/** VMCS field encoding width: 32-bit. */
3113	#define VMX_VMCS_ENC_WIDTH_32BIT 2
3114	/** VMCS field encoding width: Natural width. */
3115	#define VMX_VMCS_ENC_WIDTH_NATURAL 3
3116
3117	/** VMCS field encoding: Mask of reserved bits (bits 63:15 MBZ), bit 12 is
3118	* not included! */
3119	#define VMX_VMCS_ENC_RSVD_MASK UINT64_C(0xffffffffffff8000)
3120
3121	/** Bits fields for VMCS field encoding. */
3122	#define VMX_BF_VMCS_ENC_ACCESS_TYPE_SHIFT 0
3123	#define VMX_BF_VMCS_ENC_ACCESS_TYPE_MASK UINT32_C(0x00000001)
3124	#define VMX_BF_VMCS_ENC_INDEX_SHIFT 1
3125	#define VMX_BF_VMCS_ENC_INDEX_MASK UINT32_C(0x000003fe)
3126	#define VMX_BF_VMCS_ENC_TYPE_SHIFT 10
3127	#define VMX_BF_VMCS_ENC_TYPE_MASK UINT32_C(0x00000c00)
3128	#define VMX_BF_VMCS_ENC_RSVD_12_SHIFT 12
3129	#define VMX_BF_VMCS_ENC_RSVD_12_MASK UINT32_C(0x00001000)
3130	#define VMX_BF_VMCS_ENC_WIDTH_SHIFT 13
3131	#define VMX_BF_VMCS_ENC_WIDTH_MASK UINT32_C(0x00006000)
3132	#define VMX_BF_VMCS_ENC_RSVD_15_31_SHIFT 15
3133	#define VMX_BF_VMCS_ENC_RSVD_15_31_MASK UINT32_C(0xffff8000)
3134	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCS_ENC_, UINT32_C(0), UINT32_MAX,
3135	(ACCESS_TYPE, INDEX, TYPE, RSVD_12, WIDTH, RSVD_15_31));
3136	/** @} */
3137
3138
3139	/** @defgroup grp_hm_vmx_virt VMX virtualization.
3140	* @{
3141	*/
3142
3143	/** @name Virtual VMX MSR - Miscellaneous data.
3144	* @{ */
3145	/** Number of CR3-target values supported. */
3146	#define VMX_V_CR3_TARGET_COUNT 4
3147	/** Activity states supported. */
3148	#define VMX_V_GUEST_ACTIVITY_STATE_MASK (VMX_VMCS_GUEST_ACTIVITY_HLT \| VMX_VMCS_GUEST_ACTIVITY_SHUTDOWN)
3149	/** VMX preemption-timer shift (Core i7-2600 taken as reference). */
3150	#define VMX_V_PREEMPT_TIMER_SHIFT 5
3151	/** Maximum number of MSRs in the auto-load/store MSR areas, (n+1) * 512. */
3152	#define VMX_V_AUTOMSR_COUNT_MAX 0
3153	/** SMM MSEG revision ID. */
3154	#define VMX_V_MSEG_REV_ID 0
3155	/** @} */
3156
3157	/** @name VMX_V_VMCS_STATE_XXX - Virtual VMCS state.
3158	* @{ */
3159	/** VMCS state clear. */
3160	#define VMX_V_VMCS_STATE_CLEAR RT_BIT(1)
3161	/** VMCS state launched. */
3162	#define VMX_V_VMCS_STATE_LAUNCHED RT_BIT(2)
3163	/** @} */
3164
3165	/** CR0 bits set here must always be set when in VMX operation. */
3166	#define VMX_V_CR0_FIXED0 (X86_CR0_PE \| X86_CR0_NE \| X86_CR0_PG)
3167	/** VMX_V_CR0_FIXED0 when unrestricted-guest execution is supported for the guest. */
3168	#define VMX_V_CR0_FIXED0_UX (VMX_V_CR0_FIXED0 & ~(X86_CR0_PE \| X86_CR0_PG))
3169	/** CR4 bits set here must always be set when in VMX operation. */
3170	#define VMX_V_CR4_FIXED0 (X86_CR4_VMXE)
3171
3172	/** Virtual VMCS revision ID. Bump this arbitarily chosen identifier if incompatible
3173	* changes to the layout of VMXVVMCS is done. Bit 31 MBZ. */
3174	#define VMX_V_VMCS_REVISION_ID UINT32_C(0x1d000001)
3175	AssertCompile(!(VMX_V_VMCS_REVISION_ID & RT_BIT(31)));
3176
3177	/** The size of the virtual VMCS region (we use the maximum allowed size to avoid
3178	* complications when teleporation may be implemented). */
3179	#define VMX_V_VMCS_SIZE X86_PAGE_4K_SIZE
3180	/** The size of the virtual VMCS region (in pages). */
3181	#define VMX_V_VMCS_PAGES 1
3182
3183	/** The size of the Virtual-APIC page (in bytes). */
3184	#define VMX_V_VIRT_APIC_SIZE X86_PAGE_4K_SIZE
3185	/** The size of the Virtual-APIC page (in pages). */
3186	#define VMX_V_VIRT_APIC_PAGES 1
3187
3188	/** Virtual X2APIC MSR range start. */
3189	#define VMX_V_VIRT_APIC_MSR_START 0x800
3190	/** Virtual X2APIC MSR range end. */
3191	#define VMX_V_VIRT_APIC_MSR_END 0x8ff
3192
3193	/** The size of the VMREAD/VMWRITE bitmap (in bytes). */
3194	#define VMX_V_VMREAD_VMWRITE_BITMAP_SIZE X86_PAGE_4K_SIZE
3195	/** The size of the VMREAD/VMWRITE-bitmap (in pages). */
3196	#define VMX_V_VMREAD_VMWRITE_BITMAP_PAGES 1
3197
3198	/** The size of the MSR bitmap (in bytes). */
3199	#define VMX_V_MSR_BITMAP_SIZE X86_PAGE_4K_SIZE
3200	/** The size of the MSR bitmap (in pages). */
3201	#define VMX_V_MSR_BITMAP_PAGES 1
3202
3203	/** The size of I/O bitmap A (in bytes). */
3204	#define VMX_V_IO_BITMAP_A_SIZE X86_PAGE_4K_SIZE
3205	/** The size of I/O bitmap A (in pages). */
3206	#define VMX_V_IO_BITMAP_A_PAGES 1
3207
3208	/** The size of I/O bitmap B (in bytes). */
3209	#define VMX_V_IO_BITMAP_B_SIZE X86_PAGE_4K_SIZE
3210	/** The size of I/O bitmap B (in pages). */
3211	#define VMX_V_IO_BITMAP_B_PAGES 1
3212
3213	/** The size of the auto-load/store MSR area (in bytes). */
3214	#define VMX_V_AUTOMSR_AREA_SIZE ((512 * (VMX_V_AUTOMSR_COUNT_MAX + 1)) * sizeof(VMXAUTOMSR))
3215	/* Assert that the size is page aligned or adjust the VMX_V_AUTOMSR_AREA_PAGES macro below. */
3216	AssertCompile(RT_ALIGN_Z(VMX_V_AUTOMSR_AREA_SIZE, X86_PAGE_4K_SIZE) == VMX_V_AUTOMSR_AREA_SIZE);
3217	/** The size of the auto-load/store MSR area (in pages). */
3218	#define VMX_V_AUTOMSR_AREA_PAGES ((VMX_V_AUTOMSR_AREA_SIZE) >> X86_PAGE_4K_SHIFT)
3219
3220	/** The highest index value used for supported virtual VMCS field encoding. */
3221	#define VMX_V_VMCS_MAX_INDEX RT_BF_GET(VMX_VMCS64_CTRL_TSC_MULTIPLIER_HIGH, VMX_BF_VMCS_ENC_INDEX)
3222
3223	/**
3224	* Virtual VM-Exit information.
3225	*
3226	* This is a convenience structure that bundles some VM-exit information related
3227	* fields together.
3228	*/
3229	typedef struct
3230	{
3231	/** The VM-exit reason. */
3232	uint32_t uReason;
3233	/** The VM-exit instruction length. */
3234	uint32_t cbInstr;
3235	/** The VM-exit instruction information. */
3236	VMXEXITINSTRINFO InstrInfo;
3237	/** The VM-exit instruction ID. */
3238	VMXINSTRID uInstrId;
3239
3240	/** The VM-exit qualification field. */
3241	uint64_t u64Qual;
3242	/** The guest-linear address field. */
3243	uint64_t u64GuestLinearAddr;
3244	/** The guest-physical address field. */
3245	uint64_t u64GuestPhysAddr;
3246	/** The effective guest-linear address if @a InstrInfo indicates a memory-based
3247	* instruction VM-exit. */
3248	RTGCPTR GCPtrEffAddr;
3249	} VMXVEXITINFO;
3250	/** Pointer to the VMXVEXITINFO struct. */
3251	typedef VMXVEXITINFO *PVMXVEXITINFO;
3252	/** Pointer to a const VMXVEXITINFO struct. */
3253	typedef const VMXVEXITINFO *PCVMXVEXITINFO;
3254	AssertCompileMemberAlignment(VMXVEXITINFO, u64Qual, 8);
3255
3256	/**
3257	* Virtual VMCS.
3258	* This is our custom format and merged into the actual VMCS (/shadow) when we
3259	* execute nested-guest code using hardware-assisted VMX.
3260	*
3261	* The first 8 bytes are as per Intel spec. 24.2 "Format of the VMCS Region".
3262	*
3263	* The offset and size of the VMCS state field (fVmcsState) is also fixed (not by
3264	* Intel but for our own requirements) as we use it to offset into guest memory.
3265	*
3266	* Although the guest is supposed to access the VMCS only through the execution of
3267	* VMX instructions (VMREAD, VMWRITE etc.), since the VMCS may reside in guest
3268	* memory (e.g, active but not current VMCS), for saved-states compatibility, and
3269	* for teleportation purposes, any newly added fields should be added to the
3270	* appropriate reserved sections or at the end of the structure.
3271	*
3272	* We always treat natural-width fields as 64-bit in our implementation since
3273	* it's easier, allows for teleporation in the future and does not affect guest
3274	* software.
3275	*/
3276	#pragma pack(1)
3277	typedef struct
3278	{
3279	/** 0x0 - VMX VMCS revision identifier. */
3280	VMXVMCSREVID u32VmcsRevId;
3281	/** 0x4 - VMX-abort indicator. */
3282	uint32_t u32VmxAbortId;
3283	/** 0x8 - VMCS state, see VMX_V_VMCS_STATE_XXX. */
3284	uint8_t fVmcsState;
3285	/** 0x9 - Reserved for future. */
3286	uint8_t au8Padding0[3];
3287	/** 0xc - Reserved for future. */
3288	uint32_t au32Reserved0[7];
3289
3290	/** @name 16-bit control fields.
3291	* @{ */
3292	/** 0x28 - Virtual processor ID. */
3293	uint16_t u16Vpid;
3294	/** 0x2a - Posted interrupt notify vector. */
3295	uint16_t u16PostIntNotifyVector;
3296	/** 0x2c - EPTP index. */
3297	uint16_t u16EptpIndex;
3298	/** 0x2e - Reserved for future. */
3299	uint16_t au16Reserved0[8];
3300	/** @} */
3301
3302	/** @name 16-bit Guest-state fields.
3303	* Order of [ES..GS] is important, must match X86_SREG_XXX.
3304	* @{ */
3305	/** 0x3e - Guest ES selector. */
3306	RTSEL GuestEs;
3307	/** 0x40 - Guest ES selector. */
3308	RTSEL GuestCs;
3309	/** 0x42 - Guest ES selector. */
3310	RTSEL GuestSs;
3311	/** 0x44 - Guest ES selector. */
3312	RTSEL GuestDs;
3313	/** 0x46 - Guest ES selector. */
3314	RTSEL GuestFs;
3315	/** 0x48 - Guest ES selector. */
3316	RTSEL GuestGs;
3317	/** 0x4a - Guest LDTR selector. */
3318	RTSEL GuestLdtr;
3319	/** 0x4c - Guest TR selector. */
3320	RTSEL GuestTr;
3321	/** 0x4e - Guest interrupt status (virtual-interrupt delivery). */
3322	uint16_t u16GuestIntStatus;
3323	/** 0x50 - PML index. */
3324	uint16_t u16PmlIndex;
3325	/** 0x52 - Reserved for future. */
3326	uint16_t au16Reserved1[8];
3327	/** @} */
3328
3329	/** @name 16-bit Host-state fields.
3330	* @{ */
3331	/** 0x62 - Host ES selector. */
3332	RTSEL HostEs;
3333	/** 0x64 - Host CS selector. */
3334	RTSEL HostCs;
3335	/** 0x66 - Host SS selector. */
3336	RTSEL HostSs;
3337	/** 0x68 - Host DS selector. */
3338	RTSEL HostDs;
3339	/** 0x6a - Host FS selector. */
3340	RTSEL HostFs;
3341	/** 0x6c - Host GS selector. */
3342	RTSEL HostGs;
3343	/** 0x6e - Host TR selector. */
3344	RTSEL HostTr;
3345	/** 0x70 - Reserved for future. */
3346	uint16_t au16Reserved2[10];
3347	/** @} */
3348
3349	/** @name 32-bit Control fields.
3350	* @{ */
3351	/** 0x84 - Pin-based VM-execution controls. */
3352	uint32_t u32PinCtls;
3353	/** 0x88 - Processor-based VM-execution controls. */
3354	uint32_t u32ProcCtls;
3355	/** 0x8c - Exception bitmap. */
3356	uint32_t u32XcptBitmap;
3357	/** 0x90 - Page-fault exception error mask. */
3358	uint32_t u32XcptPFMask;
3359	/** 0x94 - Page-fault exception error match. */
3360	uint32_t u32XcptPFMatch;
3361	/** 0x98 - CR3-target count. */
3362	uint32_t u32Cr3TargetCount;
3363	/** 0x9c - VM-exit controls. */
3364	uint32_t u32ExitCtls;
3365	/** 0xa0 - VM-exit MSR store count. */
3366	uint32_t u32ExitMsrStoreCount;
3367	/** 0xa4 - VM-exit MSR load count. */
3368	uint32_t u32ExitMsrLoadCount;
3369	/** 0xa8 - VM-entry controls. */
3370	uint32_t u32EntryCtls;
3371	/** 0xac - VM-entry MSR load count. */
3372	uint32_t u32EntryMsrLoadCount;
3373	/** 0xb0 - VM-entry interruption information. */
3374	uint32_t u32EntryIntInfo;
3375	/** 0xb4 - VM-entry exception error code. */
3376	uint32_t u32EntryXcptErrCode;
3377	/** 0xb8 - VM-entry instruction length. */
3378	uint32_t u32EntryInstrLen;
3379	/** 0xbc - TPR-threshold. */
3380	uint32_t u32TprThreshold;
3381	/** 0xc0 - Secondary-processor based VM-execution controls. */
3382	uint32_t u32ProcCtls2;
3383	/** 0xc4 - Pause-loop exiting Gap. */
3384	uint32_t u32PleGap;
3385	/** 0xc8 - Pause-loop exiting Window. */
3386	uint32_t u32PleWindow;
3387	/** 0xcc - Reserved for future. */
3388	uint32_t au32Reserved1[8];
3389	/** @} */
3390
3391	/** @name 32-bit Read-only Data fields.
3392	* @{ */
3393	/** 0xec - VM-instruction error. */
3394	uint32_t u32RoVmInstrError;
3395	/** 0xf0 - VM-exit reason. */
3396	uint32_t u32RoExitReason;
3397	/** 0xf4 - VM-exit interruption information. */
3398	uint32_t u32RoExitIntInfo;
3399	/** 0xf8 - VM-exit interruption error code. */
3400	uint32_t u32RoExitIntErrCode;
3401	/** 0xfc - IDT-vectoring information. */
3402	uint32_t u32RoIdtVectoringInfo;
3403	/** 0x100 - IDT-vectoring error code. */
3404	uint32_t u32RoIdtVectoringErrCode;
3405	/** 0x104 - VM-exit instruction length. */
3406	uint32_t u32RoExitInstrLen;
3407	/** 0x108 - VM-exit instruction information. */
3408	uint32_t u32RoExitInstrInfo;
3409	/** 0x10c - Reserved for future. */
3410	uint32_t au32RoReserved2[8];
3411	/** @} */
3412
3413	/** @name 32-bit Guest-state fields.
3414	* Order of [ES..GS] limit and attributes are important, must match X86_SREG_XXX.
3415	* @{ */
3416	/** 0x12c - Guest ES limit. */
3417	uint32_t u32GuestEsLimit;
3418	/** 0x130 - Guest CS limit. */
3419	uint32_t u32GuestCsLimit;
3420	/** 0x134 - Guest SS limit. */
3421	uint32_t u32GuestSsLimit;
3422	/** 0x138 - Guest DS limit. */
3423	uint32_t u32GuestDsLimit;
3424	/** 0x13c - Guest FS limit. */
3425	uint32_t u32GuestFsLimit;
3426	/** 0x140 - Guest GS limit. */
3427	uint32_t u32GuestGsLimit;
3428	/** 0x144 - Guest LDTR limit. */
3429	uint32_t u32GuestLdtrLimit;
3430	/** 0x148 - Guest TR limit. */
3431	uint32_t u32GuestTrLimit;
3432	/** 0x14c - Guest GDTR limit. */
3433	uint32_t u32GuestGdtrLimit;
3434	/** 0x150 - Guest IDTR limit. */
3435	uint32_t u32GuestIdtrLimit;
3436	/** 0x154 - Guest ES attributes. */
3437	uint32_t u32GuestEsAttr;
3438	/** 0x158 - Guest CS attributes. */
3439	uint32_t u32GuestCsAttr;
3440	/** 0x15c - Guest SS attributes. */
3441	uint32_t u32GuestSsAttr;
3442	/** 0x160 - Guest DS attributes. */
3443	uint32_t u32GuestDsAttr;
3444	/** 0x164 - Guest FS attributes. */
3445	uint32_t u32GuestFsAttr;
3446	/** 0x168 - Guest GS attributes. */
3447	uint32_t u32GuestGsAttr;
3448	/** 0x16c - Guest LDTR attributes. */
3449	uint32_t u32GuestLdtrAttr;
3450	/** 0x170 - Guest TR attributes. */
3451	uint32_t u32GuestTrAttr;
3452	/** 0x174 - Guest interruptibility state. */
3453	uint32_t u32GuestIntrState;
3454	/** 0x178 - Guest activity state. */
3455	uint32_t u32GuestActivityState;
3456	/** 0x17c - Guest SMBASE. */
3457	uint32_t u32GuestSmBase;
3458	/** 0x180 - Guest SYSENTER CS. */
3459	uint32_t u32GuestSysenterCS;
3460	/** 0x184 - Preemption timer value. */
3461	uint32_t u32PreemptTimer;
3462	/** 0x188 - Reserved for future. */
3463	uint32_t au32Reserved3[8];
3464	/** @} */
3465
3466	/** @name 32-bit Host-state fields.
3467	* @{ */
3468	/** 0x1a8 - Host SYSENTER CS. */
3469	uint32_t u32HostSysenterCs;
3470	/** 0x1ac - Reserved for future. */
3471	uint32_t au32Reserved4[11];
3472	/** @} */
3473
3474	/** @name 64-bit Control fields.
3475	* @{ */
3476	/** 0x1d8 - I/O bitmap A address. */
3477	RTUINT64U u64AddrIoBitmapA;
3478	/** 0x1e0 - I/O bitmap B address. */
3479	RTUINT64U u64AddrIoBitmapB;
3480	/** 0x1e8 - MSR bitmap address. */
3481	RTUINT64U u64AddrMsrBitmap;
3482	/** 0x1f0 - VM-exit MSR-store area address. */
3483	RTUINT64U u64AddrExitMsrStore;
3484	/** 0x1f8 - VM-exit MSR-load area address. */
3485	RTUINT64U u64AddrExitMsrLoad;
3486	/** 0x200 - VM-entry MSR-load area address. */
3487	RTUINT64U u64AddrEntryMsrLoad;
3488	/** 0x208 - Executive-VMCS pointer. */
3489	RTUINT64U u64ExecVmcsPtr;
3490	/** 0x210 - PML address. */
3491	RTUINT64U u64AddrPml;
3492	/** 0x218 - TSC offset. */
3493	RTUINT64U u64TscOffset;
3494	/** 0x220 - Virtual-APIC address. */
3495	RTUINT64U u64AddrVirtApic;
3496	/** 0x228 - APIC-access address. */
3497	RTUINT64U u64AddrApicAccess;
3498	/** 0x230 - Posted-interrupt descriptor address. */
3499	RTUINT64U u64AddrPostedIntDesc;
3500	/** 0x238 - VM-functions control. */
3501	RTUINT64U u64VmFuncCtls;
3502	/** 0x240 - EPTP pointer. */
3503	RTUINT64U u64EptpPtr;
3504	/** 0x248 - EOI-exit bitmap 0. */
3505	RTUINT64U u64EoiExitBitmap0;
3506	/** 0x250 - EOI-exit bitmap 1. */
3507	RTUINT64U u64EoiExitBitmap1;
3508	/** 0x258 - EOI-exit bitmap 2. */
3509	RTUINT64U u64EoiExitBitmap2;
3510	/** 0x260 - EOI-exit bitmap 3. */
3511	RTUINT64U u64EoiExitBitmap3;
3512	/** 0x268 - EPTP-list address. */
3513	RTUINT64U u64AddrEptpList;
3514	/** 0x270 - VMREAD-bitmap address. */
3515	RTUINT64U u64AddrVmreadBitmap;
3516	/** 0x278 - VMWRITE-bitmap address. */
3517	RTUINT64U u64AddrVmwriteBitmap;
3518	/** 0x280 - Virtualization-exception information address. */
3519	RTUINT64U u64AddrXcptVeInfo;
3520	/** 0x288 - XSS-exiting bitmap. */
3521	RTUINT64U u64XssBitmap;
3522	/** 0x290 - ENCLS-exiting bitmap address. */
3523	RTUINT64U u64AddrEnclsBitmap;
3524	/** 0x298 - TSC multiplier. */
3525	RTUINT64U u64TscMultiplier;
3526	/** 0x2a0 - Reserved for future. */
3527	RTUINT64U au64Reserved0[16];
3528	/** @} */
3529
3530	/** @name 64-bit Read-only Data fields.
3531	* @{ */
3532	/** 0x320 - Guest-physical address. */
3533	RTUINT64U u64RoGuestPhysAddr;
3534	/** 0x328 - Reserved for future. */
3535	RTUINT64U au64Reserved1[8];
3536	/** @} */
3537
3538	/** @name 64-bit Guest-state fields.
3539	* @{ */
3540	/** 0x368 - VMCS link pointer. */
3541	RTUINT64U u64VmcsLinkPtr;
3542	/** 0x370 - Guest debug-control MSR. */
3543	RTUINT64U u64GuestDebugCtlMsr;
3544	/** 0x378 - Guest PAT MSR. */
3545	RTUINT64U u64GuestPatMsr;
3546	/** 0x380 - Guest EFER MSR. */
3547	RTUINT64U u64GuestEferMsr;
3548	/** 0x388 - Guest global performance-control MSR. */
3549	RTUINT64U u64GuestPerfGlobalCtlMsr;
3550	/** 0x390 - Guest PDPTE 0. */
3551	RTUINT64U u64GuestPdpte0;
3552	/** 0x398 - Guest PDPTE 0. */
3553	RTUINT64U u64GuestPdpte1;
3554	/** 0x3a0 - Guest PDPTE 1. */
3555	RTUINT64U u64GuestPdpte2;
3556	/** 0x3a8 - Guest PDPTE 2. */
3557	RTUINT64U u64GuestPdpte3;
3558	/** 0x3b0 - Guest Bounds-config MSR (Intel MPX - Memory Protection Extensions). */
3559	RTUINT64U u64GuestBndcfgsMsr;
3560	/** 0x3b8 - Reserved for future. */
3561	RTUINT64U au64Reserved2[16];
3562	/** @} */
3563
3564	/** @name 64-bit Host-state Fields.
3565	* @{ */
3566	/** 0x438 - Host PAT MSR. */
3567	RTUINT64U u64HostPatMsr;
3568	/** 0x440 - Host EFER MSR. */
3569	RTUINT64U u64HostEferMsr;
3570	/** 0x448 - Host global performance-control MSR. */
3571	RTUINT64U u64HostPerfGlobalCtlMsr;
3572	/** 0x450 - Reserved for future. */
3573	RTUINT64U au64Reserved3[16];
3574	/** @} */
3575
3576	/** @name Natural-width Control fields.
3577	* @{ */
3578	/** 0x4d0 - CR0 guest/host Mask. */
3579	RTUINT64U u64Cr0Mask;
3580	/** 0x4d8 - CR4 guest/host Mask. */
3581	RTUINT64U u64Cr4Mask;
3582	/** 0x4e0 - CR0 read shadow. */
3583	RTUINT64U u64Cr0ReadShadow;
3584	/** 0x4e8 - CR4 read shadow. */
3585	RTUINT64U u64Cr4ReadShadow;
3586	/** 0x4f0 - CR3-target value 0. */
3587	RTUINT64U u64Cr3Target0;
3588	/** 0x4f8 - CR3-target value 1. */
3589	RTUINT64U u64Cr3Target1;
3590	/** 0x500 - CR3-target value 2. */
3591	RTUINT64U u64Cr3Target2;
3592	/** 0x508 - CR3-target value 3. */
3593	RTUINT64U u64Cr3Target3;
3594	/** 0x510 - Reserved for future. */
3595	RTUINT64U au64Reserved4[32];
3596	/** @} */
3597
3598	/** @name Natural-width Read-only Data fields.
3599	* @{ */
3600	/** 0x610 - Exit qualification. */
3601	RTUINT64U u64RoExitQual;
3602	/** 0x618 - I/O RCX. */
3603	RTUINT64U u64RoIoRcx;
3604	/** 0x620 - I/O RSI. */
3605	RTUINT64U u64RoIoRsi;
3606	/** 0x628 - I/O RDI. */
3607	RTUINT64U u64RoIoRdi;
3608	/** 0x630 - I/O RIP. */
3609	RTUINT64U u64RoIoRip;
3610	/** 0x638 - Guest-linear address. */
3611	RTUINT64U u64RoGuestLinearAddr;
3612	/** 0x640 - Reserved for future. */
3613	RTUINT64U au64Reserved5[16];
3614	/** @} */
3615
3616	/** @name Natural-width Guest-state Fields.
3617	* Order of [ES..GS] base is important, must match X86_SREG_XXX.
3618	* @{ */
3619	/** 0x6c0 - Guest CR0. */
3620	RTUINT64U u64GuestCr0;
3621	/** 0x6c8 - Guest CR3. */
3622	RTUINT64U u64GuestCr3;
3623	/** 0x6d0 - Guest CR4. */
3624	RTUINT64U u64GuestCr4;
3625	/** 0x6d8 - Guest ES base. */
3626	RTUINT64U u64GuestEsBase;
3627	/** 0x6e0 - Guest CS base. */
3628	RTUINT64U u64GuestCsBase;
3629	/** 0x6e8 - Guest SS base. */
3630	RTUINT64U u64GuestSsBase;
3631	/** 0x6f0 - Guest DS base. */
3632	RTUINT64U u64GuestDsBase;
3633	/** 0x6f8 - Guest FS base. */
3634	RTUINT64U u64GuestFsBase;
3635	/** 0x700 - Guest GS base. */
3636	RTUINT64U u64GuestGsBase;
3637	/** 0x708 - Guest LDTR base. */
3638	RTUINT64U u64GuestLdtrBase;
3639	/** 0x710 - Guest TR base. */
3640	RTUINT64U u64GuestTrBase;
3641	/** 0x718 - Guest GDTR base. */
3642	RTUINT64U u64GuestGdtrBase;
3643	/** 0x720 - Guest IDTR base. */
3644	RTUINT64U u64GuestIdtrBase;
3645	/** 0x728 - Guest DR7. */
3646	RTUINT64U u64GuestDr7;
3647	/** 0x730 - Guest RSP. */
3648	RTUINT64U u64GuestRsp;
3649	/** 0x738 - Guest RIP. */
3650	RTUINT64U u64GuestRip;
3651	/** 0x740 - Guest RFLAGS. */
3652	RTUINT64U u64GuestRFlags;
3653	/** 0x748 - Guest pending debug exception. */
3654	RTUINT64U u64GuestPendingDbgXcpt;
3655	/** 0x750 - Guest SYSENTER ESP. */
3656	RTUINT64U u64GuestSysenterEsp;
3657	/** 0x758 - Guest SYSENTER EIP. */
3658	RTUINT64U u64GuestSysenterEip;
3659	/** 0x760 - Reserved for future. */
3660	RTUINT64U au64Reserved6[32];
3661	/** @} */
3662
3663	/** @name Natural-width Host-state fields.
3664	* @{ */
3665	/** 0x860 - Host CR0. */
3666	RTUINT64U u64HostCr0;
3667	/** 0x868 - Host CR3. */
3668	RTUINT64U u64HostCr3;
3669	/** 0x870 - Host CR4. */
3670	RTUINT64U u64HostCr4;
3671	/** 0x878 - Host FS base. */
3672	RTUINT64U u64HostFsBase;
3673	/** 0x880 - Host GS base. */
3674	RTUINT64U u64HostGsBase;
3675	/** 0x888 - Host TR base. */
3676	RTUINT64U u64HostTrBase;
3677	/** 0x890 - Host GDTR base. */
3678	RTUINT64U u64HostGdtrBase;
3679	/** 0x898 - Host IDTR base. */
3680	RTUINT64U u64HostIdtrBase;
3681	/** 0x8a0 - Host SYSENTER ESP base. */
3682	RTUINT64U u64HostSysenterEsp;
3683	/** 0x8a8 - Host SYSENTER ESP base. */
3684	RTUINT64U u64HostSysenterEip;
3685	/** 0x8b0 - Host RSP. */
3686	RTUINT64U u64HostRsp;
3687	/** 0x8b8 - Host RIP. */
3688	RTUINT64U u64HostRip;
3689	/** 0x8c0 - Reserved for future. */
3690	RTUINT64U au64Reserved7[32];
3691	/** @} */
3692
3693	/** 0x9c0 - Padding. */
3694	uint8_t abPadding[X86_PAGE_4K_SIZE - 0x9c0];
3695	} VMXVVMCS;
3696	#pragma pack()
3697	/** Pointer to the VMXVVMCS struct. */
3698	typedef VMXVVMCS *PVMXVVMCS;
3699	/** Pointer to a const VMXVVMCS struct. */
3700	typedef const VMXVVMCS *PCVMXVVMCS;
3701	AssertCompileSize(VMXVVMCS, X86_PAGE_4K_SIZE);
3702	AssertCompileMemberSize(VMXVVMCS, fVmcsState, sizeof(uint8_t));
3703	AssertCompileMemberOffset(VMXVVMCS, u32VmxAbortId, 0x004);
3704	AssertCompileMemberOffset(VMXVVMCS, fVmcsState, 0x008);
3705	AssertCompileMemberOffset(VMXVVMCS, u16Vpid, 0x028);
3706	AssertCompileMemberOffset(VMXVVMCS, GuestEs, 0x03e);
3707	AssertCompileMemberOffset(VMXVVMCS, HostEs, 0x062);
3708	AssertCompileMemberOffset(VMXVVMCS, u32PinCtls, 0x084);
3709	AssertCompileMemberOffset(VMXVVMCS, u32RoVmInstrError, 0x0ec);
3710	AssertCompileMemberOffset(VMXVVMCS, u32GuestEsLimit, 0x12c);
3711	AssertCompileMemberOffset(VMXVVMCS, u32HostSysenterCs, 0x1a8);
3712	AssertCompileMemberOffset(VMXVVMCS, u64AddrIoBitmapA, 0x1d8);
3713	AssertCompileMemberOffset(VMXVVMCS, u64RoGuestPhysAddr, 0x320);
3714	AssertCompileMemberOffset(VMXVVMCS, u64VmcsLinkPtr, 0x368);
3715	AssertCompileMemberOffset(VMXVVMCS, u64HostPatMsr, 0x438);
3716	AssertCompileMemberOffset(VMXVVMCS, u64Cr0Mask, 0x4d0);
3717	AssertCompileMemberOffset(VMXVVMCS, u64RoExitQual, 0x610);
3718	AssertCompileMemberOffset(VMXVVMCS, u64GuestCr0, 0x6c0);
3719	AssertCompileMemberOffset(VMXVVMCS, u64HostCr0, 0x860);
3720
3721	/**
3722	* Virtual VMX-instruction and VM-exit diagnostics.
3723	*
3724	* These are not the same as VM instruction errors that are enumerated in the Intel
3725	* spec. These are purely internal, fine-grained definitions used for diagnostic
3726	* purposes and are not reported to guest software under the VM-instruction error
3727	* field in its VMCS.
3728	*
3729	* @note Members of this enum are used as array indices, so no gaps are allowed.
3730	* Please update g_apszVmxInstrDiagDesc when you add new fields to this
3731	* enum.
3732	*/
3733	typedef enum
3734	{
3735	/* Internal processing errors. */
3736	kVmxVDiag_None = 0,
3737	kVmxVDiag_Ipe_1,
3738	kVmxVDiag_Ipe_2,
3739	kVmxVDiag_Ipe_3,
3740	kVmxVDiag_Ipe_4,
3741	kVmxVDiag_Ipe_5,
3742	kVmxVDiag_Ipe_6,
3743	kVmxVDiag_Ipe_7,
3744	kVmxVDiag_Ipe_8,
3745	kVmxVDiag_Ipe_9,
3746	kVmxVDiag_Ipe_10,
3747	kVmxVDiag_Ipe_11,
3748	kVmxVDiag_Ipe_12,
3749	kVmxVDiag_Ipe_13,
3750	kVmxVDiag_Ipe_14,
3751	kVmxVDiag_Ipe_15,
3752	kVmxVDiag_Ipe_16,
3753	/* VMXON. */
3754	kVmxVDiag_Vmxon_A20M,
3755	kVmxVDiag_Vmxon_Cpl,
3756	kVmxVDiag_Vmxon_Cr0Fixed0,
3757	kVmxVDiag_Vmxon_Cr0Fixed1,
3758	kVmxVDiag_Vmxon_Cr4Fixed0,
3759	kVmxVDiag_Vmxon_Cr4Fixed1,
3760	kVmxVDiag_Vmxon_Intercept,
3761	kVmxVDiag_Vmxon_LongModeCS,
3762	kVmxVDiag_Vmxon_MsrFeatCtl,
3763	kVmxVDiag_Vmxon_PtrAbnormal,
3764	kVmxVDiag_Vmxon_PtrAlign,
3765	kVmxVDiag_Vmxon_PtrMap,
3766	kVmxVDiag_Vmxon_PtrReadPhys,
3767	kVmxVDiag_Vmxon_PtrWidth,
3768	kVmxVDiag_Vmxon_RealOrV86Mode,
3769	kVmxVDiag_Vmxon_ShadowVmcs,
3770	kVmxVDiag_Vmxon_VmxAlreadyRoot,
3771	kVmxVDiag_Vmxon_Vmxe,
3772	kVmxVDiag_Vmxon_VmcsRevId,
3773	kVmxVDiag_Vmxon_VmxRootCpl,
3774	/* VMXOFF. */
3775	kVmxVDiag_Vmxoff_Cpl,
3776	kVmxVDiag_Vmxoff_Intercept,
3777	kVmxVDiag_Vmxoff_LongModeCS,
3778	kVmxVDiag_Vmxoff_RealOrV86Mode,
3779	kVmxVDiag_Vmxoff_Vmxe,
3780	kVmxVDiag_Vmxoff_VmxRoot,
3781	/* VMPTRLD. */
3782	kVmxVDiag_Vmptrld_Cpl,
3783	kVmxVDiag_Vmptrld_LongModeCS,
3784	kVmxVDiag_Vmptrld_PtrAbnormal,
3785	kVmxVDiag_Vmptrld_PtrAlign,
3786	kVmxVDiag_Vmptrld_PtrMap,
3787	kVmxVDiag_Vmptrld_PtrReadPhys,
3788	kVmxVDiag_Vmptrld_PtrVmxon,
3789	kVmxVDiag_Vmptrld_PtrWidth,
3790	kVmxVDiag_Vmptrld_RealOrV86Mode,
3791	kVmxVDiag_Vmptrld_ShadowVmcs,
3792	kVmxVDiag_Vmptrld_VmcsRevId,
3793	kVmxVDiag_Vmptrld_VmxRoot,
3794	/* VMPTRST. */
3795	kVmxVDiag_Vmptrst_Cpl,
3796	kVmxVDiag_Vmptrst_LongModeCS,
3797	kVmxVDiag_Vmptrst_PtrMap,
3798	kVmxVDiag_Vmptrst_RealOrV86Mode,
3799	kVmxVDiag_Vmptrst_VmxRoot,
3800	/* VMCLEAR. */
3801	kVmxVDiag_Vmclear_Cpl,
3802	kVmxVDiag_Vmclear_LongModeCS,
3803	kVmxVDiag_Vmclear_PtrAbnormal,
3804	kVmxVDiag_Vmclear_PtrAlign,
3805	kVmxVDiag_Vmclear_PtrMap,
3806	kVmxVDiag_Vmclear_PtrReadPhys,
3807	kVmxVDiag_Vmclear_PtrVmxon,
3808	kVmxVDiag_Vmclear_PtrWidth,
3809	kVmxVDiag_Vmclear_RealOrV86Mode,
3810	kVmxVDiag_Vmclear_VmxRoot,
3811	/* VMWRITE. */
3812	kVmxVDiag_Vmwrite_Cpl,
3813	kVmxVDiag_Vmwrite_FieldInvalid,
3814	kVmxVDiag_Vmwrite_FieldRo,
3815	kVmxVDiag_Vmwrite_LinkPtrInvalid,
3816	kVmxVDiag_Vmwrite_LongModeCS,
3817	kVmxVDiag_Vmwrite_PtrInvalid,
3818	kVmxVDiag_Vmwrite_PtrMap,
3819	kVmxVDiag_Vmwrite_RealOrV86Mode,
3820	kVmxVDiag_Vmwrite_VmxRoot,
3821	/* VMREAD. */
3822	kVmxVDiag_Vmread_Cpl,
3823	kVmxVDiag_Vmread_FieldInvalid,
3824	kVmxVDiag_Vmread_LinkPtrInvalid,
3825	kVmxVDiag_Vmread_LongModeCS,
3826	kVmxVDiag_Vmread_PtrInvalid,
3827	kVmxVDiag_Vmread_PtrMap,
3828	kVmxVDiag_Vmread_RealOrV86Mode,
3829	kVmxVDiag_Vmread_VmxRoot,
3830	/* VMLAUNCH/VMRESUME. */
3831	kVmxVDiag_Vmentry_AddrApicAccess,
3832	kVmxVDiag_Vmentry_AddrApicAccessEqVirtApic,
3833	kVmxVDiag_Vmentry_AddrApicAccessHandlerReg,
3834	kVmxVDiag_Vmentry_AddrEntryMsrLoad,
3835	kVmxVDiag_Vmentry_AddrExitMsrLoad,
3836	kVmxVDiag_Vmentry_AddrExitMsrStore,
3837	kVmxVDiag_Vmentry_AddrIoBitmapA,
3838	kVmxVDiag_Vmentry_AddrIoBitmapB,
3839	kVmxVDiag_Vmentry_AddrMsrBitmap,
3840	kVmxVDiag_Vmentry_AddrVirtApicPage,
3841	kVmxVDiag_Vmentry_AddrVmcsLinkPtr,
3842	kVmxVDiag_Vmentry_AddrVmreadBitmap,
3843	kVmxVDiag_Vmentry_AddrVmwriteBitmap,
3844	kVmxVDiag_Vmentry_ApicRegVirt,
3845	kVmxVDiag_Vmentry_BlocKMovSS,
3846	kVmxVDiag_Vmentry_Cpl,
3847	kVmxVDiag_Vmentry_Cr3TargetCount,
3848	kVmxVDiag_Vmentry_EntryCtlsAllowed1,
3849	kVmxVDiag_Vmentry_EntryCtlsDisallowed0,
3850	kVmxVDiag_Vmentry_EntryInstrLen,
3851	kVmxVDiag_Vmentry_EntryInstrLenZero,
3852	kVmxVDiag_Vmentry_EntryIntInfoErrCodePe,
3853	kVmxVDiag_Vmentry_EntryIntInfoErrCodeVec,
3854	kVmxVDiag_Vmentry_EntryIntInfoTypeVecRsvd,
3855	kVmxVDiag_Vmentry_EntryXcptErrCodeRsvd,
3856	kVmxVDiag_Vmentry_ExitCtlsAllowed1,
3857	kVmxVDiag_Vmentry_ExitCtlsDisallowed0,
3858	kVmxVDiag_Vmentry_GuestActStateHlt,
3859	kVmxVDiag_Vmentry_GuestActStateRsvd,
3860	kVmxVDiag_Vmentry_GuestActStateShutdown,
3861	kVmxVDiag_Vmentry_GuestActStateSsDpl,
3862	kVmxVDiag_Vmentry_GuestActStateStiMovSs,
3863	kVmxVDiag_Vmentry_GuestCr0Fixed0,
3864	kVmxVDiag_Vmentry_GuestCr0Fixed1,
3865	kVmxVDiag_Vmentry_GuestCr0PgPe,
3866	kVmxVDiag_Vmentry_GuestCr3,
3867	kVmxVDiag_Vmentry_GuestCr4Fixed0,
3868	kVmxVDiag_Vmentry_GuestCr4Fixed1,
3869	kVmxVDiag_Vmentry_GuestDebugCtl,
3870	kVmxVDiag_Vmentry_GuestDr7,
3871	kVmxVDiag_Vmentry_GuestEferMsr,
3872	kVmxVDiag_Vmentry_GuestEferMsrRsvd,
3873	kVmxVDiag_Vmentry_GuestGdtrBase,
3874	kVmxVDiag_Vmentry_GuestGdtrLimit,
3875	kVmxVDiag_Vmentry_GuestIdtrBase,
3876	kVmxVDiag_Vmentry_GuestIdtrLimit,
3877	kVmxVDiag_Vmentry_GuestIntStateEnclave,
3878	kVmxVDiag_Vmentry_GuestIntStateExtInt,
3879	kVmxVDiag_Vmentry_GuestIntStateNmi,
3880	kVmxVDiag_Vmentry_GuestIntStateRFlagsSti,
3881	kVmxVDiag_Vmentry_GuestIntStateRsvd,
3882	kVmxVDiag_Vmentry_GuestIntStateSmi,
3883	kVmxVDiag_Vmentry_GuestIntStateStiMovSs,
3884	kVmxVDiag_Vmentry_GuestIntStateVirtNmi,
3885	kVmxVDiag_Vmentry_GuestPae,
3886	kVmxVDiag_Vmentry_GuestPatMsr,
3887	kVmxVDiag_Vmentry_GuestPcide,
3888	kVmxVDiag_Vmentry_GuestPdpteCr3ReadPhys,
3889	kVmxVDiag_Vmentry_GuestPdpte0Rsvd,
3890	kVmxVDiag_Vmentry_GuestPdpte1Rsvd,
3891	kVmxVDiag_Vmentry_GuestPdpte2Rsvd,
3892	kVmxVDiag_Vmentry_GuestPdpte3Rsvd,
3893	kVmxVDiag_Vmentry_GuestPndDbgXcptBsNoTf,
3894	kVmxVDiag_Vmentry_GuestPndDbgXcptBsTf,
3895	kVmxVDiag_Vmentry_GuestPndDbgXcptRsvd,
3896	kVmxVDiag_Vmentry_GuestPndDbgXcptRtm,
3897	kVmxVDiag_Vmentry_GuestRip,
3898	kVmxVDiag_Vmentry_GuestRipRsvd,
3899	kVmxVDiag_Vmentry_GuestRFlagsIf,
3900	kVmxVDiag_Vmentry_GuestRFlagsRsvd,
3901	kVmxVDiag_Vmentry_GuestRFlagsVm,
3902	kVmxVDiag_Vmentry_GuestSegAttrCsDefBig,
3903	kVmxVDiag_Vmentry_GuestSegAttrCsDplEqSs,
3904	kVmxVDiag_Vmentry_GuestSegAttrCsDplLtSs,
3905	kVmxVDiag_Vmentry_GuestSegAttrCsDplZero,
3906	kVmxVDiag_Vmentry_GuestSegAttrCsType,
3907	kVmxVDiag_Vmentry_GuestSegAttrCsTypeRead,
3908	kVmxVDiag_Vmentry_GuestSegAttrDescTypeCs,
3909	kVmxVDiag_Vmentry_GuestSegAttrDescTypeDs,
3910	kVmxVDiag_Vmentry_GuestSegAttrDescTypeEs,
3911	kVmxVDiag_Vmentry_GuestSegAttrDescTypeFs,
3912	kVmxVDiag_Vmentry_GuestSegAttrDescTypeGs,
3913	kVmxVDiag_Vmentry_GuestSegAttrDescTypeSs,
3914	kVmxVDiag_Vmentry_GuestSegAttrDplRplCs,
3915	kVmxVDiag_Vmentry_GuestSegAttrDplRplDs,
3916	kVmxVDiag_Vmentry_GuestSegAttrDplRplEs,
3917	kVmxVDiag_Vmentry_GuestSegAttrDplRplFs,
3918	kVmxVDiag_Vmentry_GuestSegAttrDplRplGs,
3919	kVmxVDiag_Vmentry_GuestSegAttrDplRplSs,
3920	kVmxVDiag_Vmentry_GuestSegAttrGranCs,
3921	kVmxVDiag_Vmentry_GuestSegAttrGranDs,
3922	kVmxVDiag_Vmentry_GuestSegAttrGranEs,
3923	kVmxVDiag_Vmentry_GuestSegAttrGranFs,
3924	kVmxVDiag_Vmentry_GuestSegAttrGranGs,
3925	kVmxVDiag_Vmentry_GuestSegAttrGranSs,
3926	kVmxVDiag_Vmentry_GuestSegAttrLdtrDescType,
3927	kVmxVDiag_Vmentry_GuestSegAttrLdtrGran,
3928	kVmxVDiag_Vmentry_GuestSegAttrLdtrPresent,
3929	kVmxVDiag_Vmentry_GuestSegAttrLdtrRsvd,
3930	kVmxVDiag_Vmentry_GuestSegAttrLdtrType,
3931	kVmxVDiag_Vmentry_GuestSegAttrPresentCs,
3932	kVmxVDiag_Vmentry_GuestSegAttrPresentDs,
3933	kVmxVDiag_Vmentry_GuestSegAttrPresentEs,
3934	kVmxVDiag_Vmentry_GuestSegAttrPresentFs,
3935	kVmxVDiag_Vmentry_GuestSegAttrPresentGs,
3936	kVmxVDiag_Vmentry_GuestSegAttrPresentSs,
3937	kVmxVDiag_Vmentry_GuestSegAttrRsvdCs,
3938	kVmxVDiag_Vmentry_GuestSegAttrRsvdDs,
3939	kVmxVDiag_Vmentry_GuestSegAttrRsvdEs,
3940	kVmxVDiag_Vmentry_GuestSegAttrRsvdFs,
3941	kVmxVDiag_Vmentry_GuestSegAttrRsvdGs,
3942	kVmxVDiag_Vmentry_GuestSegAttrRsvdSs,
3943	kVmxVDiag_Vmentry_GuestSegAttrSsDplEqRpl,
3944	kVmxVDiag_Vmentry_GuestSegAttrSsDplZero,
3945	kVmxVDiag_Vmentry_GuestSegAttrSsType,
3946	kVmxVDiag_Vmentry_GuestSegAttrTrDescType,
3947	kVmxVDiag_Vmentry_GuestSegAttrTrGran,
3948	kVmxVDiag_Vmentry_GuestSegAttrTrPresent,
3949	kVmxVDiag_Vmentry_GuestSegAttrTrRsvd,
3950	kVmxVDiag_Vmentry_GuestSegAttrTrType,
3951	kVmxVDiag_Vmentry_GuestSegAttrTrUnusable,
3952	kVmxVDiag_Vmentry_GuestSegAttrTypeAccCs,
3953	kVmxVDiag_Vmentry_GuestSegAttrTypeAccDs,
3954	kVmxVDiag_Vmentry_GuestSegAttrTypeAccEs,
3955	kVmxVDiag_Vmentry_GuestSegAttrTypeAccFs,
3956	kVmxVDiag_Vmentry_GuestSegAttrTypeAccGs,
3957	kVmxVDiag_Vmentry_GuestSegAttrTypeAccSs,
3958	kVmxVDiag_Vmentry_GuestSegAttrV86Cs,
3959	kVmxVDiag_Vmentry_GuestSegAttrV86Ds,
3960	kVmxVDiag_Vmentry_GuestSegAttrV86Es,
3961	kVmxVDiag_Vmentry_GuestSegAttrV86Fs,
3962	kVmxVDiag_Vmentry_GuestSegAttrV86Gs,
3963	kVmxVDiag_Vmentry_GuestSegAttrV86Ss,
3964	kVmxVDiag_Vmentry_GuestSegBaseCs,
3965	kVmxVDiag_Vmentry_GuestSegBaseDs,
3966	kVmxVDiag_Vmentry_GuestSegBaseEs,
3967	kVmxVDiag_Vmentry_GuestSegBaseFs,
3968	kVmxVDiag_Vmentry_GuestSegBaseGs,
3969	kVmxVDiag_Vmentry_GuestSegBaseLdtr,
3970	kVmxVDiag_Vmentry_GuestSegBaseSs,
3971	kVmxVDiag_Vmentry_GuestSegBaseTr,
3972	kVmxVDiag_Vmentry_GuestSegBaseV86Cs,
3973	kVmxVDiag_Vmentry_GuestSegBaseV86Ds,
3974	kVmxVDiag_Vmentry_GuestSegBaseV86Es,
3975	kVmxVDiag_Vmentry_GuestSegBaseV86Fs,
3976	kVmxVDiag_Vmentry_GuestSegBaseV86Gs,
3977	kVmxVDiag_Vmentry_GuestSegBaseV86Ss,
3978	kVmxVDiag_Vmentry_GuestSegLimitV86Cs,
3979	kVmxVDiag_Vmentry_GuestSegLimitV86Ds,
3980	kVmxVDiag_Vmentry_GuestSegLimitV86Es,
3981	kVmxVDiag_Vmentry_GuestSegLimitV86Fs,
3982	kVmxVDiag_Vmentry_GuestSegLimitV86Gs,
3983	kVmxVDiag_Vmentry_GuestSegLimitV86Ss,
3984	kVmxVDiag_Vmentry_GuestSegSelCsSsRpl,
3985	kVmxVDiag_Vmentry_GuestSegSelLdtr,
3986	kVmxVDiag_Vmentry_GuestSegSelTr,
3987	kVmxVDiag_Vmentry_GuestSysenterEspEip,
3988	kVmxVDiag_Vmentry_VmcsLinkPtrCurVmcs,
3989	kVmxVDiag_Vmentry_VmcsLinkPtrReadPhys,
3990	kVmxVDiag_Vmentry_VmcsLinkPtrRevId,
3991	kVmxVDiag_Vmentry_VmcsLinkPtrShadow,
3992	kVmxVDiag_Vmentry_HostCr0Fixed0,
3993	kVmxVDiag_Vmentry_HostCr0Fixed1,
3994	kVmxVDiag_Vmentry_HostCr3,
3995	kVmxVDiag_Vmentry_HostCr4Fixed0,
3996	kVmxVDiag_Vmentry_HostCr4Fixed1,
3997	kVmxVDiag_Vmentry_HostCr4Pae,
3998	kVmxVDiag_Vmentry_HostCr4Pcide,
3999	kVmxVDiag_Vmentry_HostCsTr,
4000	kVmxVDiag_Vmentry_HostEferMsr,
4001	kVmxVDiag_Vmentry_HostEferMsrRsvd,
4002	kVmxVDiag_Vmentry_HostGuestLongMode,
4003	kVmxVDiag_Vmentry_HostGuestLongModeNoCpu,
4004	kVmxVDiag_Vmentry_HostLongMode,
4005	kVmxVDiag_Vmentry_HostPatMsr,
4006	kVmxVDiag_Vmentry_HostRip,
4007	kVmxVDiag_Vmentry_HostRipRsvd,
4008	kVmxVDiag_Vmentry_HostSel,
4009	kVmxVDiag_Vmentry_HostSegBase,
4010	kVmxVDiag_Vmentry_HostSs,
4011	kVmxVDiag_Vmentry_HostSysenterEspEip,
4012	kVmxVDiag_Vmentry_LongModeCS,
4013	kVmxVDiag_Vmentry_MsrBitmapPtrReadPhys,
4014	kVmxVDiag_Vmentry_MsrLoad,
4015	kVmxVDiag_Vmentry_MsrLoadCount,
4016	kVmxVDiag_Vmentry_MsrLoadPtrReadPhys,
4017	kVmxVDiag_Vmentry_MsrLoadRing3,
4018	kVmxVDiag_Vmentry_MsrLoadRsvd,
4019	kVmxVDiag_Vmentry_NmiWindowExit,
4020	kVmxVDiag_Vmentry_PinCtlsAllowed1,
4021	kVmxVDiag_Vmentry_PinCtlsDisallowed0,
4022	kVmxVDiag_Vmentry_ProcCtlsAllowed1,
4023	kVmxVDiag_Vmentry_ProcCtlsDisallowed0,
4024	kVmxVDiag_Vmentry_ProcCtls2Allowed1,
4025	kVmxVDiag_Vmentry_ProcCtls2Disallowed0,
4026	kVmxVDiag_Vmentry_PtrInvalid,
4027	kVmxVDiag_Vmentry_PtrReadPhys,
4028	kVmxVDiag_Vmentry_RealOrV86Mode,
4029	kVmxVDiag_Vmentry_SavePreemptTimer,
4030	kVmxVDiag_Vmentry_TprThresholdRsvd,
4031	kVmxVDiag_Vmentry_TprThresholdVTpr,
4032	kVmxVDiag_Vmentry_VirtApicPagePtrReadPhys,
4033	kVmxVDiag_Vmentry_VirtIntDelivery,
4034	kVmxVDiag_Vmentry_VirtNmi,
4035	kVmxVDiag_Vmentry_VirtX2ApicTprShadow,
4036	kVmxVDiag_Vmentry_VirtX2ApicVirtApic,
4037	kVmxVDiag_Vmentry_VmcsClear,
4038	kVmxVDiag_Vmentry_VmcsLaunch,
4039	kVmxVDiag_Vmentry_VmreadBitmapPtrReadPhys,
4040	kVmxVDiag_Vmentry_VmwriteBitmapPtrReadPhys,
4041	kVmxVDiag_Vmentry_VmxRoot,
4042	kVmxVDiag_Vmentry_Vpid,
4043	kVmxVDiag_Vmexit_HostPdpteCr3ReadPhys,
4044	kVmxVDiag_Vmexit_HostPdpte0Rsvd,
4045	kVmxVDiag_Vmexit_HostPdpte1Rsvd,
4046	kVmxVDiag_Vmexit_HostPdpte2Rsvd,
4047	kVmxVDiag_Vmexit_HostPdpte3Rsvd,
4048	kVmxVDiag_Vmexit_MsrLoad,
4049	kVmxVDiag_Vmexit_MsrLoadCount,
4050	kVmxVDiag_Vmexit_MsrLoadPtrReadPhys,
4051	kVmxVDiag_Vmexit_MsrLoadRing3,
4052	kVmxVDiag_Vmexit_MsrLoadRsvd,
4053	kVmxVDiag_Vmexit_MsrStore,
4054	kVmxVDiag_Vmexit_MsrStoreCount,
4055	kVmxVDiag_Vmexit_MsrStorePtrWritePhys,
4056	kVmxVDiag_Vmexit_MsrStoreRing3,
4057	kVmxVDiag_Vmexit_MsrStoreRsvd,
4058	/* Last member for determining array index limit. */
4059	kVmxVDiag_End
4060	} VMXVDIAG;
4061	AssertCompileSize(VMXVDIAG, 4);
4062
4063	/** @} */
4064
4065
4066	/** @defgroup grp_hm_vmx_c VMX C Helpers
4067	*
4068	* These are functions that strictly only implement VT-x functionality that is in
4069	* accordance to the VT-X spec. and thus fit to use by IEM/REM/HM.
4070	*
4071	* These are not HM all-context API functions, those are to be placed in hm.h.
4072	* @{
4073	*/
4074	VMM_INT_DECL(int) HMVmxGetMsrPermission(void const *pvMsrBitmap, uint32_t idMsr, PVMXMSREXITREAD penmRead,
4075	PVMXMSREXITWRITE penmWrite);
4076	VMM_INT_DECL(bool) HMVmxGetIoBitmapPermission(void const pvIoBitmapA, void const pvIoBitmapB, uint16_t uPort,
4077	uint8_t cbAccess);
4078	/** @} */
4079
4080
4081	/** @} */
4082
4083	#endif
4084

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/include/VBox/vmm/hm_vmx.h@ 76472

Download in other formats: