hm_vmx.h@ 80478

Last change on this file since 80478 was 80418, checked in by vboxsync, 5 years ago
hm_vmx.h: Added MSR_IA32_VMX_EPT_VPID_CAP_PAGE_WALK_LENGTH_5.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 209.1 KB

Line
1	/** @file
2	* HM - VMX Structures and Definitions. (VMM)
3	*/
4
5	/*
6	* Copyright (C) 2006-2019 Oracle Corporation
7	*
8	* This file is part of VirtualBox Open Source Edition (OSE), as
9	* available from http://www.virtualbox.org. This file is free software;
10	* you can redistribute it and/or modify it under the terms of the GNU
11	* General Public License (GPL) as published by the Free Software
12	* Foundation, in version 2 as it comes in the "COPYING" file of the
13	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15	*
16	* The contents of this file may alternatively be used under the terms
17	* of the Common Development and Distribution License Version 1.0
18	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19	* VirtualBox OSE distribution, in which case the provisions of the
20	* CDDL are applicable instead of those of the GPL.
21	*
22	* You may elect to license modified versions of this file under the
23	* terms and conditions of either the GPL or the CDDL or both.
24	*/
25
26	#ifndef VBOX_INCLUDED_vmm_hm_vmx_h
27	#define VBOX_INCLUDED_vmm_hm_vmx_h
28	#ifndef RT_WITHOUT_PRAGMA_ONCE
29	# pragma once
30	#endif
31
32	#include <VBox/types.h>
33	#include <iprt/x86.h>
34	#include <iprt/assertcompile.h>
35
36
37	/** @defgroup grp_hm_vmx VMX Types and Definitions
38	* @ingroup grp_hm
39	* @{
40	*/
41
42	/** @name Host-state restoration flags.
43	* @note If you change these values don't forget to update the assembly
44	* defines as well!
45	* @{
46	*/
47	#define VMX_RESTORE_HOST_SEL_DS RT_BIT(0)
48	#define VMX_RESTORE_HOST_SEL_ES RT_BIT(1)
49	#define VMX_RESTORE_HOST_SEL_FS RT_BIT(2)
50	#define VMX_RESTORE_HOST_SEL_GS RT_BIT(3)
51	#define VMX_RESTORE_HOST_SEL_TR RT_BIT(4)
52	#define VMX_RESTORE_HOST_GDTR RT_BIT(5)
53	#define VMX_RESTORE_HOST_IDTR RT_BIT(6)
54	#define VMX_RESTORE_HOST_GDT_READ_ONLY RT_BIT(7)
55	#define VMX_RESTORE_HOST_REQUIRED RT_BIT(8)
56	#define VMX_RESTORE_HOST_GDT_NEED_WRITABLE RT_BIT(9)
57	/** @} */
58
59	/**
60	* Host-state restoration structure.
61	* This holds host-state fields that require manual restoration.
62	* Assembly version found in hm_vmx.mac (should be automatically verified).
63	*/
64	typedef struct VMXRESTOREHOST
65	{
66	RTSEL uHostSelDS; /* 0x00 */
67	RTSEL uHostSelES; /* 0x02 */
68	RTSEL uHostSelFS; /* 0x04 */
69	RTSEL uHostSelGS; /* 0x06 */
70	RTSEL uHostSelTR; /* 0x08 */
71	uint8_t abPadding0[4];
72	X86XDTR64 HostGdtr; /*< 0x0e - should be aligned by it's 64-bit member. /
73	uint8_t abPadding1[6];
74	X86XDTR64 HostGdtrRw; /*< 0x1e - should be aligned by it's 64-bit member. /
75	uint8_t abPadding2[6];
76	X86XDTR64 HostIdtr; /*< 0x2e - should be aligned by it's 64-bit member. /
77	uint64_t uHostFSBase; /* 0x38 */
78	uint64_t uHostGSBase; /* 0x40 */
79	} VMXRESTOREHOST;
80	/** Pointer to VMXRESTOREHOST. */
81	typedef VMXRESTOREHOST *PVMXRESTOREHOST;
82	AssertCompileSize(X86XDTR64, 10);
83	AssertCompileMemberOffset(VMXRESTOREHOST, HostGdtr.uAddr, 16);
84	AssertCompileMemberOffset(VMXRESTOREHOST, HostGdtrRw.uAddr, 32);
85	AssertCompileMemberOffset(VMXRESTOREHOST, HostIdtr.uAddr, 48);
86	AssertCompileMemberOffset(VMXRESTOREHOST, uHostFSBase, 56);
87	AssertCompileSize(VMXRESTOREHOST, 72);
88	AssertCompileSizeAlignment(VMXRESTOREHOST, 8);
89
90	/** @name Host-state MSR lazy-restoration flags.
91	* @{
92	*/
93	/** The host MSRs have been saved. */
94	#define VMX_LAZY_MSRS_SAVED_HOST RT_BIT(0)
95	/** The guest MSRs are loaded and in effect. */
96	#define VMX_LAZY_MSRS_LOADED_GUEST RT_BIT(1)
97	/** @} */
98
99	/** @name VMX HM-error codes for VERR_HM_UNSUPPORTED_CPU_FEATURE_COMBO.
100	* UFC = Unsupported Feature Combination.
101	* @{
102	*/
103	/** Unsupported pin-based VM-execution controls combo. */
104	#define VMX_UFC_CTRL_PIN_EXEC 1
105	/** Unsupported processor-based VM-execution controls combo. */
106	#define VMX_UFC_CTRL_PROC_EXEC 2
107	/** Unsupported move debug register VM-exit combo. */
108	#define VMX_UFC_CTRL_PROC_MOV_DRX_EXIT 3
109	/** Unsupported VM-entry controls combo. */
110	#define VMX_UFC_CTRL_ENTRY 4
111	/** Unsupported VM-exit controls combo. */
112	#define VMX_UFC_CTRL_EXIT 5
113	/** MSR storage capacity of the VMCS autoload/store area is not sufficient
114	* for storing host MSRs. */
115	#define VMX_UFC_INSUFFICIENT_HOST_MSR_STORAGE 6
116	/** MSR storage capacity of the VMCS autoload/store area is not sufficient
117	* for storing guest MSRs. */
118	#define VMX_UFC_INSUFFICIENT_GUEST_MSR_STORAGE 7
119	/** Invalid VMCS size. */
120	#define VMX_UFC_INVALID_VMCS_SIZE 8
121	/** Unsupported secondary processor-based VM-execution controls combo. */
122	#define VMX_UFC_CTRL_PROC_EXEC2 9
123	/** Invalid unrestricted-guest execution controls combo. */
124	#define VMX_UFC_INVALID_UX_COMBO 10
125	/** EPT flush type not supported. */
126	#define VMX_UFC_EPT_FLUSH_TYPE_UNSUPPORTED 11
127	/** EPT paging structure memory type is not write-back. */
128	#define VMX_UFC_EPT_MEM_TYPE_NOT_WB 12
129	/** EPT requires INVEPT instr. support but it's not available. */
130	#define VMX_UFC_EPT_INVEPT_UNAVAILABLE 13
131	/** EPT requires page-walk length of 4. */
132	#define VMX_UFC_EPT_PAGE_WALK_LENGTH_UNSUPPORTED 14
133	/** VMX VMWRITE all feature exposed to the guest but not supported on host. */
134	#define VMX_UFC_GST_HOST_VMWRITE_ALL 15
135	/** @} */
136
137	/** @name VMX HM-error codes for VERR_VMX_VMCS_FIELD_CACHE_INVALID.
138	* VCI = VMCS-field Cache Invalid.
139	* @{
140	*/
141	/** Cache of VM-entry controls invalid. */
142	#define VMX_VCI_CTRL_ENTRY 300
143	/** Cache of VM-exit controls invalid. */
144	#define VMX_VCI_CTRL_EXIT 301
145	/** Cache of pin-based VM-execution controls invalid. */
146	#define VMX_VCI_CTRL_PIN_EXEC 302
147	/** Cache of processor-based VM-execution controls invalid. */
148	#define VMX_VCI_CTRL_PROC_EXEC 303
149	/** Cache of secondary processor-based VM-execution controls invalid. */
150	#define VMX_VCI_CTRL_PROC_EXEC2 304
151	/** Cache of exception bitmap invalid. */
152	#define VMX_VCI_CTRL_XCPT_BITMAP 305
153	/** Cache of TSC offset invalid. */
154	#define VMX_VCI_CTRL_TSC_OFFSET 306
155	/** @} */
156
157	/** @name VMX HM-error codes for VERR_VMX_INVALID_GUEST_STATE.
158	* IGS = Invalid Guest State.
159	* @{
160	*/
161	/** An error occurred while checking invalid-guest-state. */
162	#define VMX_IGS_ERROR 500
163	/** The invalid guest-state checks did not find any reason why. */
164	#define VMX_IGS_REASON_NOT_FOUND 501
165	/** CR0 fixed1 bits invalid. */
166	#define VMX_IGS_CR0_FIXED1 502
167	/** CR0 fixed0 bits invalid. */
168	#define VMX_IGS_CR0_FIXED0 503
169	/** CR0.PE and CR0.PE invalid VT-x/host combination. */
170	#define VMX_IGS_CR0_PG_PE_COMBO 504
171	/** CR4 fixed1 bits invalid. */
172	#define VMX_IGS_CR4_FIXED1 505
173	/** CR4 fixed0 bits invalid. */
174	#define VMX_IGS_CR4_FIXED0 506
175	/** Reserved bits in VMCS' DEBUGCTL MSR field not set to 0 when
176	* VMX_VMCS_CTRL_ENTRY_LOAD_DEBUG is used. */
177	#define VMX_IGS_DEBUGCTL_MSR_RESERVED 507
178	/** CR0.PG not set for long-mode when not using unrestricted guest. */
179	#define VMX_IGS_CR0_PG_LONGMODE 508
180	/** CR4.PAE not set for long-mode guest when not using unrestricted guest. */
181	#define VMX_IGS_CR4_PAE_LONGMODE 509
182	/** CR4.PCIDE set for 32-bit guest. */
183	#define VMX_IGS_CR4_PCIDE 510
184	/** VMCS' DR7 reserved bits not set to 0. */
185	#define VMX_IGS_DR7_RESERVED 511
186	/** VMCS' PERF_GLOBAL MSR reserved bits not set to 0. */
187	#define VMX_IGS_PERF_GLOBAL_MSR_RESERVED 512
188	/** VMCS' EFER MSR reserved bits not set to 0. */
189	#define VMX_IGS_EFER_MSR_RESERVED 513
190	/** VMCS' EFER MSR.LMA does not match the IA32e mode guest control. */
191	#define VMX_IGS_EFER_LMA_GUEST_MODE_MISMATCH 514
192	/** VMCS' EFER MSR.LMA does not match EFER.LME of the guest when using paging
193	* without unrestricted guest. */
194	#define VMX_IGS_EFER_LMA_LME_MISMATCH 515
195	/** CS.Attr.P bit invalid. */
196	#define VMX_IGS_CS_ATTR_P_INVALID 516
197	/** CS.Attr reserved bits not set to 0. */
198	#define VMX_IGS_CS_ATTR_RESERVED 517
199	/** CS.Attr.G bit invalid. */
200	#define VMX_IGS_CS_ATTR_G_INVALID 518
201	/** CS is unusable. */
202	#define VMX_IGS_CS_ATTR_UNUSABLE 519
203	/** CS and SS DPL unequal. */
204	#define VMX_IGS_CS_SS_ATTR_DPL_UNEQUAL 520
205	/** CS and SS DPL mismatch. */
206	#define VMX_IGS_CS_SS_ATTR_DPL_MISMATCH 521
207	/** CS Attr.Type invalid. */
208	#define VMX_IGS_CS_ATTR_TYPE_INVALID 522
209	/** CS and SS RPL unequal. */
210	#define VMX_IGS_SS_CS_RPL_UNEQUAL 523
211	/** SS.Attr.DPL and SS RPL unequal. */
212	#define VMX_IGS_SS_ATTR_DPL_RPL_UNEQUAL 524
213	/** SS.Attr.DPL invalid for segment type. */
214	#define VMX_IGS_SS_ATTR_DPL_INVALID 525
215	/** SS.Attr.Type invalid. */
216	#define VMX_IGS_SS_ATTR_TYPE_INVALID 526
217	/** SS.Attr.P bit invalid. */
218	#define VMX_IGS_SS_ATTR_P_INVALID 527
219	/** SS.Attr reserved bits not set to 0. */
220	#define VMX_IGS_SS_ATTR_RESERVED 528
221	/** SS.Attr.G bit invalid. */
222	#define VMX_IGS_SS_ATTR_G_INVALID 529
223	/** DS.Attr.A bit invalid. */
224	#define VMX_IGS_DS_ATTR_A_INVALID 530
225	/** DS.Attr.P bit invalid. */
226	#define VMX_IGS_DS_ATTR_P_INVALID 531
227	/** DS.Attr.DPL and DS RPL unequal. */
228	#define VMX_IGS_DS_ATTR_DPL_RPL_UNEQUAL 532
229	/** DS.Attr reserved bits not set to 0. */
230	#define VMX_IGS_DS_ATTR_RESERVED 533
231	/** DS.Attr.G bit invalid. */
232	#define VMX_IGS_DS_ATTR_G_INVALID 534
233	/** DS.Attr.Type invalid. */
234	#define VMX_IGS_DS_ATTR_TYPE_INVALID 535
235	/** ES.Attr.A bit invalid. */
236	#define VMX_IGS_ES_ATTR_A_INVALID 536
237	/** ES.Attr.P bit invalid. */
238	#define VMX_IGS_ES_ATTR_P_INVALID 537
239	/** ES.Attr.DPL and DS RPL unequal. */
240	#define VMX_IGS_ES_ATTR_DPL_RPL_UNEQUAL 538
241	/** ES.Attr reserved bits not set to 0. */
242	#define VMX_IGS_ES_ATTR_RESERVED 539
243	/** ES.Attr.G bit invalid. */
244	#define VMX_IGS_ES_ATTR_G_INVALID 540
245	/** ES.Attr.Type invalid. */
246	#define VMX_IGS_ES_ATTR_TYPE_INVALID 541
247	/** FS.Attr.A bit invalid. */
248	#define VMX_IGS_FS_ATTR_A_INVALID 542
249	/** FS.Attr.P bit invalid. */
250	#define VMX_IGS_FS_ATTR_P_INVALID 543
251	/** FS.Attr.DPL and DS RPL unequal. */
252	#define VMX_IGS_FS_ATTR_DPL_RPL_UNEQUAL 544
253	/** FS.Attr reserved bits not set to 0. */
254	#define VMX_IGS_FS_ATTR_RESERVED 545
255	/** FS.Attr.G bit invalid. */
256	#define VMX_IGS_FS_ATTR_G_INVALID 546
257	/** FS.Attr.Type invalid. */
258	#define VMX_IGS_FS_ATTR_TYPE_INVALID 547
259	/** GS.Attr.A bit invalid. */
260	#define VMX_IGS_GS_ATTR_A_INVALID 548
261	/** GS.Attr.P bit invalid. */
262	#define VMX_IGS_GS_ATTR_P_INVALID 549
263	/** GS.Attr.DPL and DS RPL unequal. */
264	#define VMX_IGS_GS_ATTR_DPL_RPL_UNEQUAL 550
265	/** GS.Attr reserved bits not set to 0. */
266	#define VMX_IGS_GS_ATTR_RESERVED 551
267	/** GS.Attr.G bit invalid. */
268	#define VMX_IGS_GS_ATTR_G_INVALID 552
269	/** GS.Attr.Type invalid. */
270	#define VMX_IGS_GS_ATTR_TYPE_INVALID 553
271	/** V86 mode CS.Base invalid. */
272	#define VMX_IGS_V86_CS_BASE_INVALID 554
273	/** V86 mode CS.Limit invalid. */
274	#define VMX_IGS_V86_CS_LIMIT_INVALID 555
275	/** V86 mode CS.Attr invalid. */
276	#define VMX_IGS_V86_CS_ATTR_INVALID 556
277	/** V86 mode SS.Base invalid. */
278	#define VMX_IGS_V86_SS_BASE_INVALID 557
279	/** V86 mode SS.Limit invalid. */
280	#define VMX_IGS_V86_SS_LIMIT_INVALID 558
281	/** V86 mode SS.Attr invalid. */
282	#define VMX_IGS_V86_SS_ATTR_INVALID 559
283	/** V86 mode DS.Base invalid. */
284	#define VMX_IGS_V86_DS_BASE_INVALID 560
285	/** V86 mode DS.Limit invalid. */
286	#define VMX_IGS_V86_DS_LIMIT_INVALID 561
287	/** V86 mode DS.Attr invalid. */
288	#define VMX_IGS_V86_DS_ATTR_INVALID 562
289	/** V86 mode ES.Base invalid. */
290	#define VMX_IGS_V86_ES_BASE_INVALID 563
291	/** V86 mode ES.Limit invalid. */
292	#define VMX_IGS_V86_ES_LIMIT_INVALID 564
293	/** V86 mode ES.Attr invalid. */
294	#define VMX_IGS_V86_ES_ATTR_INVALID 565
295	/** V86 mode FS.Base invalid. */
296	#define VMX_IGS_V86_FS_BASE_INVALID 566
297	/** V86 mode FS.Limit invalid. */
298	#define VMX_IGS_V86_FS_LIMIT_INVALID 567
299	/** V86 mode FS.Attr invalid. */
300	#define VMX_IGS_V86_FS_ATTR_INVALID 568
301	/** V86 mode GS.Base invalid. */
302	#define VMX_IGS_V86_GS_BASE_INVALID 569
303	/** V86 mode GS.Limit invalid. */
304	#define VMX_IGS_V86_GS_LIMIT_INVALID 570
305	/** V86 mode GS.Attr invalid. */
306	#define VMX_IGS_V86_GS_ATTR_INVALID 571
307	/** Longmode CS.Base invalid. */
308	#define VMX_IGS_LONGMODE_CS_BASE_INVALID 572
309	/** Longmode SS.Base invalid. */
310	#define VMX_IGS_LONGMODE_SS_BASE_INVALID 573
311	/** Longmode DS.Base invalid. */
312	#define VMX_IGS_LONGMODE_DS_BASE_INVALID 574
313	/** Longmode ES.Base invalid. */
314	#define VMX_IGS_LONGMODE_ES_BASE_INVALID 575
315	/** SYSENTER ESP is not canonical. */
316	#define VMX_IGS_SYSENTER_ESP_NOT_CANONICAL 576
317	/** SYSENTER EIP is not canonical. */
318	#define VMX_IGS_SYSENTER_EIP_NOT_CANONICAL 577
319	/** PAT MSR invalid. */
320	#define VMX_IGS_PAT_MSR_INVALID 578
321	/** PAT MSR reserved bits not set to 0. */
322	#define VMX_IGS_PAT_MSR_RESERVED 579
323	/** GDTR.Base is not canonical. */
324	#define VMX_IGS_GDTR_BASE_NOT_CANONICAL 580
325	/** IDTR.Base is not canonical. */
326	#define VMX_IGS_IDTR_BASE_NOT_CANONICAL 581
327	/** GDTR.Limit invalid. */
328	#define VMX_IGS_GDTR_LIMIT_INVALID 582
329	/** IDTR.Limit invalid. */
330	#define VMX_IGS_IDTR_LIMIT_INVALID 583
331	/** Longmode RIP is invalid. */
332	#define VMX_IGS_LONGMODE_RIP_INVALID 584
333	/** RFLAGS reserved bits not set to 0. */
334	#define VMX_IGS_RFLAGS_RESERVED 585
335	/** RFLAGS RA1 reserved bits not set to 1. */
336	#define VMX_IGS_RFLAGS_RESERVED1 586
337	/** RFLAGS.VM (V86 mode) invalid. */
338	#define VMX_IGS_RFLAGS_VM_INVALID 587
339	/** RFLAGS.IF invalid. */
340	#define VMX_IGS_RFLAGS_IF_INVALID 588
341	/** Activity state invalid. */
342	#define VMX_IGS_ACTIVITY_STATE_INVALID 589
343	/** Activity state HLT invalid when SS.Attr.DPL is not zero. */
344	#define VMX_IGS_ACTIVITY_STATE_HLT_INVALID 590
345	/** Activity state ACTIVE invalid when block-by-STI or MOV SS. */
346	#define VMX_IGS_ACTIVITY_STATE_ACTIVE_INVALID 591
347	/** Activity state SIPI WAIT invalid. */
348	#define VMX_IGS_ACTIVITY_STATE_SIPI_WAIT_INVALID 592
349	/** Interruptibility state reserved bits not set to 0. */
350	#define VMX_IGS_INTERRUPTIBILITY_STATE_RESERVED 593
351	/** Interruptibility state cannot be block-by-STI -and- MOV SS. */
352	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_MOVSS_INVALID 594
353	/** Interruptibility state block-by-STI invalid for EFLAGS. */
354	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_EFL_INVALID 595
355	/** Interruptibility state invalid while trying to deliver external
356	* interrupt. */
357	#define VMX_IGS_INTERRUPTIBILITY_STATE_EXT_INT_INVALID 596
358	/** Interruptibility state block-by-MOVSS invalid while trying to deliver an
359	* NMI. */
360	#define VMX_IGS_INTERRUPTIBILITY_STATE_MOVSS_INVALID 597
361	/** Interruptibility state block-by-SMI invalid when CPU is not in SMM. */
362	#define VMX_IGS_INTERRUPTIBILITY_STATE_SMI_INVALID 598
363	/** Interruptibility state block-by-SMI invalid when trying to enter SMM. */
364	#define VMX_IGS_INTERRUPTIBILITY_STATE_SMI_SMM_INVALID 599
365	/** Interruptibility state block-by-STI (maybe) invalid when trying to
366	* deliver an NMI. */
367	#define VMX_IGS_INTERRUPTIBILITY_STATE_STI_INVALID 600
368	/** Interruptibility state block-by-NMI invalid when virtual-NMIs control is
369	* active. */
370	#define VMX_IGS_INTERRUPTIBILITY_STATE_NMI_INVALID 601
371	/** Pending debug exceptions reserved bits not set to 0. */
372	#define VMX_IGS_PENDING_DEBUG_RESERVED 602
373	/** Longmode pending debug exceptions reserved bits not set to 0. */
374	#define VMX_IGS_LONGMODE_PENDING_DEBUG_RESERVED 603
375	/** Pending debug exceptions.BS bit is not set when it should be. */
376	#define VMX_IGS_PENDING_DEBUG_XCPT_BS_NOT_SET 604
377	/** Pending debug exceptions.BS bit is not clear when it should be. */
378	#define VMX_IGS_PENDING_DEBUG_XCPT_BS_NOT_CLEAR 605
379	/** VMCS link pointer reserved bits not set to 0. */
380	#define VMX_IGS_VMCS_LINK_PTR_RESERVED 606
381	/** TR cannot index into LDT, TI bit MBZ. */
382	#define VMX_IGS_TR_TI_INVALID 607
383	/** LDTR cannot index into LDT. TI bit MBZ. */
384	#define VMX_IGS_LDTR_TI_INVALID 608
385	/** TR.Base is not canonical. */
386	#define VMX_IGS_TR_BASE_NOT_CANONICAL 609
387	/** FS.Base is not canonical. */
388	#define VMX_IGS_FS_BASE_NOT_CANONICAL 610
389	/** GS.Base is not canonical. */
390	#define VMX_IGS_GS_BASE_NOT_CANONICAL 611
391	/** LDTR.Base is not canonical. */
392	#define VMX_IGS_LDTR_BASE_NOT_CANONICAL 612
393	/** TR is unusable. */
394	#define VMX_IGS_TR_ATTR_UNUSABLE 613
395	/** TR.Attr.S bit invalid. */
396	#define VMX_IGS_TR_ATTR_S_INVALID 614
397	/** TR is not present. */
398	#define VMX_IGS_TR_ATTR_P_INVALID 615
399	/** TR.Attr reserved bits not set to 0. */
400	#define VMX_IGS_TR_ATTR_RESERVED 616
401	/** TR.Attr.G bit invalid. */
402	#define VMX_IGS_TR_ATTR_G_INVALID 617
403	/** Longmode TR.Attr.Type invalid. */
404	#define VMX_IGS_LONGMODE_TR_ATTR_TYPE_INVALID 618
405	/** TR.Attr.Type invalid. */
406	#define VMX_IGS_TR_ATTR_TYPE_INVALID 619
407	/** CS.Attr.S invalid. */
408	#define VMX_IGS_CS_ATTR_S_INVALID 620
409	/** CS.Attr.DPL invalid. */
410	#define VMX_IGS_CS_ATTR_DPL_INVALID 621
411	/** PAE PDPTE reserved bits not set to 0. */
412	#define VMX_IGS_PAE_PDPTE_RESERVED 623
413	/** VMCS link pointer does not point to a shadow VMCS. */
414	#define VMX_IGS_VMCS_LINK_PTR_NOT_SHADOW 624
415	/** VMCS link pointer to a shadow VMCS with invalid VMCS revision identifer. */
416	#define VMX_IGS_VMCS_LINK_PTR_SHADOW_VMCS_ID_INVALID 625
417	/** @} */
418
419	/** @name VMX VMCS-Read cache indices.
420	* @{
421	*/
422	#define VMX_VMCS_GUEST_ES_BASE_CACHE_IDX 0
423	#define VMX_VMCS_GUEST_CS_BASE_CACHE_IDX 1
424	#define VMX_VMCS_GUEST_SS_BASE_CACHE_IDX 2
425	#define VMX_VMCS_GUEST_DS_BASE_CACHE_IDX 3
426	#define VMX_VMCS_GUEST_FS_BASE_CACHE_IDX 4
427	#define VMX_VMCS_GUEST_GS_BASE_CACHE_IDX 5
428	#define VMX_VMCS_GUEST_LDTR_BASE_CACHE_IDX 6
429	#define VMX_VMCS_GUEST_TR_BASE_CACHE_IDX 7
430	#define VMX_VMCS_GUEST_GDTR_BASE_CACHE_IDX 8
431	#define VMX_VMCS_GUEST_IDTR_BASE_CACHE_IDX 9
432	#define VMX_VMCS_GUEST_RSP_CACHE_IDX 10
433	#define VMX_VMCS_GUEST_RIP_CACHE_IDX 11
434	#define VMX_VMCS_GUEST_SYSENTER_ESP_CACHE_IDX 12
435	#define VMX_VMCS_GUEST_SYSENTER_EIP_CACHE_IDX 13
436	#define VMX_VMCS_RO_EXIT_QUALIFICATION_CACHE_IDX 14
437	#define VMX_VMCS_RO_GUEST_LINEAR_ADDR_CACHE_IDX 15
438	#define VMX_VMCS_MAX_CACHE_IDX (VMX_VMCS_RO_GUEST_LINEAR_ADDR_CACHE_IDX + 1)
439	#define VMX_VMCS_GUEST_CR3_CACHE_IDX 16
440	#define VMX_VMCS_MAX_NESTED_PAGING_CACHE_IDX (VMX_VMCS_GUEST_CR3_CACHE_IDX + 1)
441	/** @} */
442
443	/** @name VMX EPT paging structures
444	* @{
445	*/
446
447	/**
448	* Number of page table entries in the EPT. (PDPTE/PDE/PTE)
449	*/
450	#define EPT_PG_ENTRIES X86_PG_PAE_ENTRIES
451
452	/**
453	* EPT Page Directory Pointer Entry. Bit view.
454	* In accordance with the VT-x spec.
455	*
456	* @todo uint64_t isn't safe for bitfields (gcc pedantic warnings, and IIRC,
457	* this did cause trouble with one compiler/version).
458	*/
459	typedef struct EPTPML4EBITS
460	{
461	/** Present bit. */
462	RT_GCC_EXTENSION uint64_t u1Present : 1;
463	/** Writable bit. */
464	RT_GCC_EXTENSION uint64_t u1Write : 1;
465	/** Executable bit. */
466	RT_GCC_EXTENSION uint64_t u1Execute : 1;
467	/** Reserved (must be 0). */
468	RT_GCC_EXTENSION uint64_t u5Reserved : 5;
469	/** Available for software. */
470	RT_GCC_EXTENSION uint64_t u4Available : 4;
471	/** Physical address of the next level (PD). Restricted by maximum physical address width of the cpu. */
472	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
473	/** Available for software. */
474	RT_GCC_EXTENSION uint64_t u12Available : 12;
475	} EPTPML4EBITS;
476	AssertCompileSize(EPTPML4EBITS, 8);
477
478	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
479	#define EPT_PML4E_PG_MASK X86_PML4E_PG_MASK
480	/** The page shift to get the PML4 index. */
481	#define EPT_PML4_SHIFT X86_PML4_SHIFT
482	/** The PML4 index mask (apply to a shifted page address). */
483	#define EPT_PML4_MASK X86_PML4_MASK
484
485	/**
486	* EPT PML4E.
487	* In accordance with the VT-x spec.
488	*/
489	typedef union EPTPML4E
490	{
491	/** Normal view. */
492	EPTPML4EBITS n;
493	/** Unsigned integer view. */
494	X86PGPAEUINT u;
495	/** 64 bit unsigned integer view. */
496	uint64_t au64[1];
497	/** 32 bit unsigned integer view. */
498	uint32_t au32[2];
499	} EPTPML4E;
500	AssertCompileSize(EPTPML4E, 8);
501	/** Pointer to a PML4 table entry. */
502	typedef EPTPML4E *PEPTPML4E;
503	/** Pointer to a const PML4 table entry. */
504	typedef const EPTPML4E *PCEPTPML4E;
505
506	/**
507	* EPT PML4 Table.
508	* In accordance with the VT-x spec.
509	*/
510	typedef struct EPTPML4
511	{
512	EPTPML4E a[EPT_PG_ENTRIES];
513	} EPTPML4;
514	AssertCompileSize(EPTPML4, 0x1000);
515	/** Pointer to an EPT PML4 Table. */
516	typedef EPTPML4 *PEPTPML4;
517	/** Pointer to a const EPT PML4 Table. */
518	typedef const EPTPML4 *PCEPTPML4;
519
520	/**
521	* EPT Page Directory Pointer Entry. Bit view.
522	* In accordance with the VT-x spec.
523	*/
524	typedef struct EPTPDPTEBITS
525	{
526	/** Present bit. */
527	RT_GCC_EXTENSION uint64_t u1Present : 1;
528	/** Writable bit. */
529	RT_GCC_EXTENSION uint64_t u1Write : 1;
530	/** Executable bit. */
531	RT_GCC_EXTENSION uint64_t u1Execute : 1;
532	/** Reserved (must be 0). */
533	RT_GCC_EXTENSION uint64_t u5Reserved : 5;
534	/** Available for software. */
535	RT_GCC_EXTENSION uint64_t u4Available : 4;
536	/** Physical address of the next level (PD). Restricted by maximum physical address width of the cpu. */
537	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
538	/** Available for software. */
539	RT_GCC_EXTENSION uint64_t u12Available : 12;
540	} EPTPDPTEBITS;
541	AssertCompileSize(EPTPDPTEBITS, 8);
542
543	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
544	#define EPT_PDPTE_PG_MASK X86_PDPE_PG_MASK
545	/** The page shift to get the PDPT index. */
546	#define EPT_PDPT_SHIFT X86_PDPT_SHIFT
547	/** The PDPT index mask (apply to a shifted page address). */
548	#define EPT_PDPT_MASK X86_PDPT_MASK_AMD64
549
550	/**
551	* EPT Page Directory Pointer.
552	* In accordance with the VT-x spec.
553	*/
554	typedef union EPTPDPTE
555	{
556	/** Normal view. */
557	EPTPDPTEBITS n;
558	/** Unsigned integer view. */
559	X86PGPAEUINT u;
560	/** 64 bit unsigned integer view. */
561	uint64_t au64[1];
562	/** 32 bit unsigned integer view. */
563	uint32_t au32[2];
564	} EPTPDPTE;
565	AssertCompileSize(EPTPDPTE, 8);
566	/** Pointer to an EPT Page Directory Pointer Entry. */
567	typedef EPTPDPTE *PEPTPDPTE;
568	/** Pointer to a const EPT Page Directory Pointer Entry. */
569	typedef const EPTPDPTE *PCEPTPDPTE;
570
571	/**
572	* EPT Page Directory Pointer Table.
573	* In accordance with the VT-x spec.
574	*/
575	typedef struct EPTPDPT
576	{
577	EPTPDPTE a[EPT_PG_ENTRIES];
578	} EPTPDPT;
579	AssertCompileSize(EPTPDPT, 0x1000);
580	/** Pointer to an EPT Page Directory Pointer Table. */
581	typedef EPTPDPT *PEPTPDPT;
582	/** Pointer to a const EPT Page Directory Pointer Table. */
583	typedef const EPTPDPT *PCEPTPDPT;
584
585	/**
586	* EPT Page Directory Table Entry. Bit view.
587	* In accordance with the VT-x spec.
588	*/
589	typedef struct EPTPDEBITS
590	{
591	/** Present bit. */
592	RT_GCC_EXTENSION uint64_t u1Present : 1;
593	/** Writable bit. */
594	RT_GCC_EXTENSION uint64_t u1Write : 1;
595	/** Executable bit. */
596	RT_GCC_EXTENSION uint64_t u1Execute : 1;
597	/** Reserved (must be 0). */
598	RT_GCC_EXTENSION uint64_t u4Reserved : 4;
599	/** Big page (must be 0 here). */
600	RT_GCC_EXTENSION uint64_t u1Size : 1;
601	/** Available for software. */
602	RT_GCC_EXTENSION uint64_t u4Available : 4;
603	/** Physical address of page table. Restricted by maximum physical address width of the cpu. */
604	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
605	/** Available for software. */
606	RT_GCC_EXTENSION uint64_t u12Available : 12;
607	} EPTPDEBITS;
608	AssertCompileSize(EPTPDEBITS, 8);
609
610	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
611	#define EPT_PDE_PG_MASK X86_PDE_PAE_PG_MASK
612	/** The page shift to get the PD index. */
613	#define EPT_PD_SHIFT X86_PD_PAE_SHIFT
614	/** The PD index mask (apply to a shifted page address). */
615	#define EPT_PD_MASK X86_PD_PAE_MASK
616
617	/**
618	* EPT 2MB Page Directory Table Entry. Bit view.
619	* In accordance with the VT-x spec.
620	*/
621	typedef struct EPTPDE2MBITS
622	{
623	/** Present bit. */
624	RT_GCC_EXTENSION uint64_t u1Present : 1;
625	/** Writable bit. */
626	RT_GCC_EXTENSION uint64_t u1Write : 1;
627	/** Executable bit. */
628	RT_GCC_EXTENSION uint64_t u1Execute : 1;
629	/** EPT Table Memory Type. MBZ for non-leaf nodes. */
630	RT_GCC_EXTENSION uint64_t u3EMT : 3;
631	/** Ignore PAT memory type */
632	RT_GCC_EXTENSION uint64_t u1IgnorePAT : 1;
633	/** Big page (must be 1 here). */
634	RT_GCC_EXTENSION uint64_t u1Size : 1;
635	/** Available for software. */
636	RT_GCC_EXTENSION uint64_t u4Available : 4;
637	/** Reserved (must be 0). */
638	RT_GCC_EXTENSION uint64_t u9Reserved : 9;
639	/** Physical address of the 2MB page. Restricted by maximum physical address width of the cpu. */
640	RT_GCC_EXTENSION uint64_t u31PhysAddr : 31;
641	/** Available for software. */
642	RT_GCC_EXTENSION uint64_t u12Available : 12;
643	} EPTPDE2MBITS;
644	AssertCompileSize(EPTPDE2MBITS, 8);
645
646	/** Bits 21-51 - - EPT - Physical Page number of the next level. */
647	#define EPT_PDE2M_PG_MASK X86_PDE2M_PAE_PG_MASK
648
649	/**
650	* EPT Page Directory Table Entry.
651	* In accordance with the VT-x spec.
652	*/
653	typedef union EPTPDE
654	{
655	/** Normal view. */
656	EPTPDEBITS n;
657	/** 2MB view (big). */
658	EPTPDE2MBITS b;
659	/** Unsigned integer view. */
660	X86PGPAEUINT u;
661	/** 64 bit unsigned integer view. */
662	uint64_t au64[1];
663	/** 32 bit unsigned integer view. */
664	uint32_t au32[2];
665	} EPTPDE;
666	AssertCompileSize(EPTPDE, 8);
667	/** Pointer to an EPT Page Directory Table Entry. */
668	typedef EPTPDE *PEPTPDE;
669	/** Pointer to a const EPT Page Directory Table Entry. */
670	typedef const EPTPDE *PCEPTPDE;
671
672	/**
673	* EPT Page Directory Table.
674	* In accordance with the VT-x spec.
675	*/
676	typedef struct EPTPD
677	{
678	EPTPDE a[EPT_PG_ENTRIES];
679	} EPTPD;
680	AssertCompileSize(EPTPD, 0x1000);
681	/** Pointer to an EPT Page Directory Table. */
682	typedef EPTPD *PEPTPD;
683	/** Pointer to a const EPT Page Directory Table. */
684	typedef const EPTPD *PCEPTPD;
685
686	/**
687	* EPT Page Table Entry. Bit view.
688	* In accordance with the VT-x spec.
689	*/
690	typedef struct EPTPTEBITS
691	{
692	/** 0 - Present bit.
693	* @remarks This is a convenience "misnomer". The bit actually indicates read access
694	* and the CPU will consider an entry with any of the first three bits set
695	* as present. Since all our valid entries will have this bit set, it can
696	* be used as a present indicator and allow some code sharing. */
697	RT_GCC_EXTENSION uint64_t u1Present : 1;
698	/** 1 - Writable bit. */
699	RT_GCC_EXTENSION uint64_t u1Write : 1;
700	/** 2 - Executable bit. */
701	RT_GCC_EXTENSION uint64_t u1Execute : 1;
702	/** 5:3 - EPT Memory Type. MBZ for non-leaf nodes. */
703	RT_GCC_EXTENSION uint64_t u3EMT : 3;
704	/** 6 - Ignore PAT memory type */
705	RT_GCC_EXTENSION uint64_t u1IgnorePAT : 1;
706	/** 11:7 - Available for software. */
707	RT_GCC_EXTENSION uint64_t u5Available : 5;
708	/** 51:12 - Physical address of page. Restricted by maximum physical
709	* address width of the cpu. */
710	RT_GCC_EXTENSION uint64_t u40PhysAddr : 40;
711	/** 63:52 - Available for software. */
712	RT_GCC_EXTENSION uint64_t u12Available : 12;
713	} EPTPTEBITS;
714	AssertCompileSize(EPTPTEBITS, 8);
715
716	/** Bits 12-51 - - EPT - Physical Page number of the next level. */
717	#define EPT_PTE_PG_MASK X86_PTE_PAE_PG_MASK
718	/** The page shift to get the EPT PTE index. */
719	#define EPT_PT_SHIFT X86_PT_PAE_SHIFT
720	/** The EPT PT index mask (apply to a shifted page address). */
721	#define EPT_PT_MASK X86_PT_PAE_MASK
722
723	/**
724	* EPT Page Table Entry.
725	* In accordance with the VT-x spec.
726	*/
727	typedef union EPTPTE
728	{
729	/** Normal view. */
730	EPTPTEBITS n;
731	/** Unsigned integer view. */
732	X86PGPAEUINT u;
733	/** 64 bit unsigned integer view. */
734	uint64_t au64[1];
735	/** 32 bit unsigned integer view. */
736	uint32_t au32[2];
737	} EPTPTE;
738	AssertCompileSize(EPTPTE, 8);
739	/** Pointer to an EPT Page Directory Table Entry. */
740	typedef EPTPTE *PEPTPTE;
741	/** Pointer to a const EPT Page Directory Table Entry. */
742	typedef const EPTPTE *PCEPTPTE;
743
744	/**
745	* EPT Page Table.
746	* In accordance with the VT-x spec.
747	*/
748	typedef struct EPTPT
749	{
750	EPTPTE a[EPT_PG_ENTRIES];
751	} EPTPT;
752	AssertCompileSize(EPTPT, 0x1000);
753	/** Pointer to an extended page table. */
754	typedef EPTPT *PEPTPT;
755	/** Pointer to a const extended table. */
756	typedef const EPTPT *PCEPTPT;
757
758	/** @} */
759
760	/**
761	* VMX VPID flush types.
762	* Valid enum members are in accordance with the VT-x spec.
763	*/
764	typedef enum
765	{
766	/** Invalidate a specific page. */
767	VMXTLBFLUSHVPID_INDIV_ADDR = 0,
768	/** Invalidate one context (specific VPID). */
769	VMXTLBFLUSHVPID_SINGLE_CONTEXT = 1,
770	/** Invalidate all contexts (all VPIDs). */
771	VMXTLBFLUSHVPID_ALL_CONTEXTS = 2,
772	/** Invalidate a single VPID context retaining global mappings. */
773	VMXTLBFLUSHVPID_SINGLE_CONTEXT_RETAIN_GLOBALS = 3,
774	/** Unsupported by VirtualBox. */
775	VMXTLBFLUSHVPID_NOT_SUPPORTED = 0xbad0,
776	/** Unsupported by CPU. */
777	VMXTLBFLUSHVPID_NONE = 0xbad1
778	} VMXTLBFLUSHVPID;
779	AssertCompileSize(VMXTLBFLUSHVPID, 4);
780
781	/**
782	* VMX EPT flush types.
783	* @note Valid enums values are in accordance with the VT-x spec.
784	*/
785	typedef enum
786	{
787	/** Invalidate one context (specific EPT). */
788	VMXTLBFLUSHEPT_SINGLE_CONTEXT = 1,
789	/* Invalidate all contexts (all EPTs) */
790	VMXTLBFLUSHEPT_ALL_CONTEXTS = 2,
791	/** Unsupported by VirtualBox. */
792	VMXTLBFLUSHEPT_NOT_SUPPORTED = 0xbad0,
793	/** Unsupported by CPU. */
794	VMXTLBFLUSHEPT_NONE = 0xbad1
795	} VMXTLBFLUSHEPT;
796	AssertCompileSize(VMXTLBFLUSHEPT, 4);
797
798	/**
799	* VMX Posted Interrupt Descriptor.
800	* In accordance with the VT-x spec.
801	*/
802	typedef struct VMXPOSTEDINTRDESC
803	{
804	uint32_t aVectorBitmap[8];
805	uint32_t fOutstandingNotification : 1;
806	uint32_t uReserved0 : 31;
807	uint8_t au8Reserved0[28];
808	} VMXPOSTEDINTRDESC;
809	AssertCompileMemberSize(VMXPOSTEDINTRDESC, aVectorBitmap, 32);
810	AssertCompileSize(VMXPOSTEDINTRDESC, 64);
811	/** Pointer to a posted interrupt descriptor. */
812	typedef VMXPOSTEDINTRDESC *PVMXPOSTEDINTRDESC;
813	/** Pointer to a const posted interrupt descriptor. */
814	typedef const VMXPOSTEDINTRDESC *PCVMXPOSTEDINTRDESC;
815
816	/**
817	* VMX VMCS revision identifier.
818	* In accordance with the VT-x spec.
819	*/
820	typedef union
821	{
822	struct
823	{
824	/** Revision identifier. */
825	uint32_t u31RevisionId : 31;
826	/** Whether this is a shadow VMCS. */
827	uint32_t fIsShadowVmcs : 1;
828	} n;
829	/* The unsigned integer view. */
830	uint32_t u;
831	} VMXVMCSREVID;
832	AssertCompileSize(VMXVMCSREVID, 4);
833	/** Pointer to the VMXVMCSREVID union. */
834	typedef VMXVMCSREVID *PVMXVMCSREVID;
835	/** Pointer to a const VMXVMCSREVID union. */
836	typedef const VMXVMCSREVID *PCVMXVMCSREVID;
837
838	/**
839	* VMX VM-exit instruction information.
840	* In accordance with the VT-x spec.
841	*/
842	typedef union
843	{
844	/** Plain unsigned int representation. */
845	uint32_t u;
846
847	/** INS and OUTS information. */
848	struct
849	{
850	uint32_t u7Reserved0 : 7;
851	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
852	uint32_t u3AddrSize : 3;
853	uint32_t u5Reserved1 : 5;
854	/** The segment register (X86_SREG_XXX). */
855	uint32_t iSegReg : 3;
856	uint32_t uReserved2 : 14;
857	} StrIo;
858
859	/** INVEPT, INVPCID, INVVPID information. */
860	struct
861	{
862	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
863	uint32_t u2Scaling : 2;
864	uint32_t u5Undef0 : 5;
865	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
866	uint32_t u3AddrSize : 3;
867	/** Cleared to 0. */
868	uint32_t u1Cleared0 : 1;
869	uint32_t u4Undef0 : 4;
870	/** The segment register (X86_SREG_XXX). */
871	uint32_t iSegReg : 3;
872	/** The index register (X86_GREG_XXX). */
873	uint32_t iIdxReg : 4;
874	/** Set if index register is invalid. */
875	uint32_t fIdxRegInvalid : 1;
876	/** The base register (X86_GREG_XXX). */
877	uint32_t iBaseReg : 4;
878	/** Set if base register is invalid. */
879	uint32_t fBaseRegInvalid : 1;
880	/** Register 2 (X86_GREG_XXX). */
881	uint32_t iReg2 : 4;
882	} Inv;
883
884	/** VMCLEAR, VMPTRLD, VMPTRST, VMXON, XRSTORS, XSAVES information. */
885	struct
886	{
887	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
888	uint32_t u2Scaling : 2;
889	uint32_t u5Reserved0 : 5;
890	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
891	uint32_t u3AddrSize : 3;
892	/** Cleared to 0. */
893	uint32_t u1Cleared0 : 1;
894	uint32_t u4Reserved0 : 4;
895	/** The segment register (X86_SREG_XXX). */
896	uint32_t iSegReg : 3;
897	/** The index register (X86_GREG_XXX). */
898	uint32_t iIdxReg : 4;
899	/** Set if index register is invalid. */
900	uint32_t fIdxRegInvalid : 1;
901	/** The base register (X86_GREG_XXX). */
902	uint32_t iBaseReg : 4;
903	/** Set if base register is invalid. */
904	uint32_t fBaseRegInvalid : 1;
905	/** Register 2 (X86_GREG_XXX). */
906	uint32_t iReg2 : 4;
907	} VmxXsave;
908
909	/** LIDT, LGDT, SIDT, SGDT information. */
910	struct
911	{
912	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
913	uint32_t u2Scaling : 2;
914	uint32_t u5Undef0 : 5;
915	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
916	uint32_t u3AddrSize : 3;
917	/** Always cleared to 0. */
918	uint32_t u1Cleared0 : 1;
919	/** Operand size; 0=16-bit, 1=32-bit, undefined for 64-bit. */
920	uint32_t uOperandSize : 1;
921	uint32_t u3Undef0 : 3;
922	/** The segment register (X86_SREG_XXX). */
923	uint32_t iSegReg : 3;
924	/** The index register (X86_GREG_XXX). */
925	uint32_t iIdxReg : 4;
926	/** Set if index register is invalid. */
927	uint32_t fIdxRegInvalid : 1;
928	/** The base register (X86_GREG_XXX). */
929	uint32_t iBaseReg : 4;
930	/** Set if base register is invalid. */
931	uint32_t fBaseRegInvalid : 1;
932	/** Instruction identity (VMX_INSTR_ID_XXX). */
933	uint32_t u2InstrId : 2;
934	uint32_t u2Undef0 : 2;
935	} GdtIdt;
936
937	/** LLDT, LTR, SLDT, STR information. */
938	struct
939	{
940	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
941	uint32_t u2Scaling : 2;
942	uint32_t u1Undef0 : 1;
943	/** Register 1 (X86_GREG_XXX). */
944	uint32_t iReg1 : 4;
945	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
946	uint32_t u3AddrSize : 3;
947	/** Memory/Register - Always cleared to 0 to indicate memory operand. */
948	uint32_t fIsRegOperand : 1;
949	uint32_t u4Undef0 : 4;
950	/** The segment register (X86_SREG_XXX). */
951	uint32_t iSegReg : 3;
952	/** The index register (X86_GREG_XXX). */
953	uint32_t iIdxReg : 4;
954	/** Set if index register is invalid. */
955	uint32_t fIdxRegInvalid : 1;
956	/** The base register (X86_GREG_XXX). */
957	uint32_t iBaseReg : 4;
958	/** Set if base register is invalid. */
959	uint32_t fBaseRegInvalid : 1;
960	/** Instruction identity (VMX_INSTR_ID_XXX). */
961	uint32_t u2InstrId : 2;
962	uint32_t u2Undef0 : 2;
963	} LdtTr;
964
965	/** RDRAND, RDSEED information. */
966	struct
967	{
968	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
969	uint32_t u2Undef0 : 2;
970	/** Destination register (X86_GREG_XXX). */
971	uint32_t iReg1 : 4;
972	uint32_t u4Undef0 : 4;
973	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
974	uint32_t u2OperandSize : 2;
975	uint32_t u19Def0 : 20;
976	} RdrandRdseed;
977
978	/** VMREAD, VMWRITE information. */
979	struct
980	{
981	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
982	uint32_t u2Scaling : 2;
983	uint32_t u1Undef0 : 1;
984	/** Register 1 (X86_GREG_XXX). */
985	uint32_t iReg1 : 4;
986	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
987	uint32_t u3AddrSize : 3;
988	/** Memory or register operand. */
989	uint32_t fIsRegOperand : 1;
990	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
991	uint32_t u4Undef0 : 4;
992	/** The segment register (X86_SREG_XXX). */
993	uint32_t iSegReg : 3;
994	/** The index register (X86_GREG_XXX). */
995	uint32_t iIdxReg : 4;
996	/** Set if index register is invalid. */
997	uint32_t fIdxRegInvalid : 1;
998	/** The base register (X86_GREG_XXX). */
999	uint32_t iBaseReg : 4;
1000	/** Set if base register is invalid. */
1001	uint32_t fBaseRegInvalid : 1;
1002	/** Register 2 (X86_GREG_XXX). */
1003	uint32_t iReg2 : 4;
1004	} VmreadVmwrite;
1005
1006	/** This is a combination field of all instruction information. Note! Not all field
1007	* combinations are valid (e.g., iReg1 is undefined for memory operands) and
1008	* specialized fields are overwritten by their generic counterparts (e.g. no
1009	* instruction identity field). */
1010	struct
1011	{
1012	/** Scaling; 0=no scaling, 1=scale-by-2, 2=scale-by-4, 3=scale-by-8. */
1013	uint32_t u2Scaling : 2;
1014	uint32_t u1Undef0 : 1;
1015	/** Register 1 (X86_GREG_XXX). */
1016	uint32_t iReg1 : 4;
1017	/** The address size; 0=16-bit, 1=32-bit, 2=64-bit, rest undefined. */
1018	uint32_t u3AddrSize : 3;
1019	/** Memory/Register - Always cleared to 0 to indicate memory operand. */
1020	uint32_t fIsRegOperand : 1;
1021	/** Operand size; 0=16-bit, 1=32-bit, 2=64-bit, 3=unused. */
1022	uint32_t uOperandSize : 2;
1023	uint32_t u2Undef0 : 2;
1024	/** The segment register (X86_SREG_XXX). */
1025	uint32_t iSegReg : 3;
1026	/** The index register (X86_GREG_XXX). */
1027	uint32_t iIdxReg : 4;
1028	/** Set if index register is invalid. */
1029	uint32_t fIdxRegInvalid : 1;
1030	/** The base register (X86_GREG_XXX). */
1031	uint32_t iBaseReg : 4;
1032	/** Set if base register is invalid. */
1033	uint32_t fBaseRegInvalid : 1;
1034	/** Register 2 (X86_GREG_XXX) or instruction identity. */
1035	uint32_t iReg2 : 4;
1036	} All;
1037	} VMXEXITINSTRINFO;
1038	AssertCompileSize(VMXEXITINSTRINFO, 4);
1039	/** Pointer to a VMX VM-exit instruction info. struct. */
1040	typedef VMXEXITINSTRINFO *PVMXEXITINSTRINFO;
1041	/** Pointer to a const VMX VM-exit instruction info. struct. */
1042	typedef const VMXEXITINSTRINFO *PCVMXEXITINSTRINFO;
1043
1044
1045	/** @name VM-entry failure reported in Exit qualification.
1046	* See Intel spec. 26.7 "VM-entry failures during or after loading guest-state".
1047	* @{
1048	*/
1049	/** No errors during VM-entry. */
1050	#define VMX_ENTRY_FAIL_QUAL_NO_ERROR (0)
1051	/** Not used. */
1052	#define VMX_ENTRY_FAIL_QUAL_NOT_USED (1)
1053	/** Error while loading PDPTEs. */
1054	#define VMX_ENTRY_FAIL_QUAL_PDPTE (2)
1055	/** NMI injection when blocking-by-STI is set. */
1056	#define VMX_ENTRY_FAIL_QUAL_NMI_INJECT (3)
1057	/** Invalid VMCS link pointer. */
1058	#define VMX_ENTRY_FAIL_QUAL_VMCS_LINK_PTR (4)
1059	/** @} */
1060
1061
1062	/** @name VMXMSRPM_XXX - VMX MSR-bitmap permissions.
1063	* These are -not- specified by Intel but used internally by VirtualBox.
1064	* @{ */
1065	/** Guest software reads of this MSR must not cause a VM-exit. */
1066	#define VMXMSRPM_ALLOW_RD RT_BIT(0)
1067	/** Guest software reads of this MSR must cause a VM-exit. */
1068	#define VMXMSRPM_EXIT_RD RT_BIT(1)
1069	/** Guest software writes to this MSR must not cause a VM-exit. */
1070	#define VMXMSRPM_ALLOW_WR RT_BIT(2)
1071	/** Guest software writes to this MSR must cause a VM-exit. */
1072	#define VMXMSRPM_EXIT_WR RT_BIT(3)
1073	/** Guest software reads or writes of this MSR must not cause a VM-exit. */
1074	#define VMXMSRPM_ALLOW_RD_WR (VMXMSRPM_ALLOW_RD \| VMXMSRPM_ALLOW_WR)
1075	/** Guest software reads or writes of this MSR must cause a VM-exit. */
1076	#define VMXMSRPM_EXIT_RD_WR (VMXMSRPM_EXIT_RD \| VMXMSRPM_EXIT_WR)
1077	/** Mask of valid MSR read permissions. */
1078	#define VMXMSRPM_RD_MASK (VMXMSRPM_ALLOW_RD \| VMXMSRPM_EXIT_RD)
1079	/** Mask of valid MSR write permissions. */
1080	#define VMXMSRPM_WR_MASK (VMXMSRPM_ALLOW_WR \| VMXMSRPM_EXIT_WR)
1081	/** Mask of valid MSR permissions. */
1082	#define VMXMSRPM_MASK (VMXMSRPM_RD_MASK \| VMXMSRPM_WR_MASK)
1083	/** */
1084	/** Gets whether the MSR permission is valid or not. */
1085	#define VMXMSRPM_IS_FLAG_VALID(a_Msrpm) ( (a_Msrpm) != 0 \
1086	&& ((a_Msrpm) & ~VMXMSRPM_MASK) == 0 \
1087	&& ((a_Msrpm) & VMXMSRPM_RD_MASK) != VMXMSRPM_RD_MASK \
1088	&& ((a_Msrpm) & VMXMSRPM_WR_MASK) != VMXMSRPM_WR_MASK)
1089	/** @} */
1090
1091	/**
1092	* VMX MSR autoload/store slot.
1093	* In accordance with the VT-x spec.
1094	*/
1095	typedef struct VMXAUTOMSR
1096	{
1097	/** The MSR Id. */
1098	uint32_t u32Msr;
1099	/** Reserved (MBZ). */
1100	uint32_t u32Reserved;
1101	/** The MSR value. */
1102	uint64_t u64Value;
1103	} VMXAUTOMSR;
1104	AssertCompileSize(VMXAUTOMSR, 16);
1105	/** Pointer to an MSR load/store element. */
1106	typedef VMXAUTOMSR *PVMXAUTOMSR;
1107	/** Pointer to a const MSR load/store element. */
1108	typedef const VMXAUTOMSR *PCVMXAUTOMSR;
1109
1110	/** VMX auto load-store MSR (VMXAUTOMSR) offset mask. */
1111	#define VMX_AUTOMSR_OFFSET_MASK 0xf
1112
1113	/**
1114	* VMX tagged-TLB flush types.
1115	*/
1116	typedef enum
1117	{
1118	VMXTLBFLUSHTYPE_EPT,
1119	VMXTLBFLUSHTYPE_VPID,
1120	VMXTLBFLUSHTYPE_EPT_VPID,
1121	VMXTLBFLUSHTYPE_NONE
1122	} VMXTLBFLUSHTYPE;
1123	/** Pointer to a VMXTLBFLUSHTYPE enum. */
1124	typedef VMXTLBFLUSHTYPE *PVMXTLBFLUSHTYPE;
1125	/** Pointer to a const VMXTLBFLUSHTYPE enum. */
1126	typedef const VMXTLBFLUSHTYPE *PCVMXTLBFLUSHTYPE;
1127
1128	/**
1129	* VMX controls MSR.
1130	* In accordance with the VT-x spec.
1131	*/
1132	typedef union
1133	{
1134	struct
1135	{
1136	/** Bits set here -must- be set in the corresponding VM-execution controls. */
1137	uint32_t allowed0;
1138	/** Bits cleared here -must- be cleared in the corresponding VM-execution
1139	* controls. */
1140	uint32_t allowed1;
1141	} n;
1142	uint64_t u;
1143	} VMXCTLSMSR;
1144	AssertCompileSize(VMXCTLSMSR, 8);
1145	/** Pointer to a VMXCTLSMSR union. */
1146	typedef VMXCTLSMSR *PVMXCTLSMSR;
1147	/** Pointer to a const VMXCTLSMSR union. */
1148	typedef const VMXCTLSMSR *PCVMXCTLSMSR;
1149
1150	/**
1151	* VMX MSRs.
1152	*/
1153	typedef struct VMXMSRS
1154	{
1155	/** VMX/SMX Feature control. */
1156	uint64_t u64FeatCtrl;
1157	/** Basic information. */
1158	uint64_t u64Basic;
1159	/** Pin-based VM-execution controls. */
1160	VMXCTLSMSR PinCtls;
1161	/** Processor-based VM-execution controls. */
1162	VMXCTLSMSR ProcCtls;
1163	/** Secondary processor-based VM-execution controls. */
1164	VMXCTLSMSR ProcCtls2;
1165	/** VM-exit controls. */
1166	VMXCTLSMSR ExitCtls;
1167	/** VM-entry controls. */
1168	VMXCTLSMSR EntryCtls;
1169	/** True pin-based VM-execution controls. */
1170	VMXCTLSMSR TruePinCtls;
1171	/** True processor-based VM-execution controls. */
1172	VMXCTLSMSR TrueProcCtls;
1173	/** True VM-entry controls. */
1174	VMXCTLSMSR TrueEntryCtls;
1175	/** True VM-exit controls. */
1176	VMXCTLSMSR TrueExitCtls;
1177	/** Miscellaneous data. */
1178	uint64_t u64Misc;
1179	/** CR0 fixed-0 - bits set here must be set in VMX operation. */
1180	uint64_t u64Cr0Fixed0;
1181	/** CR0 fixed-1 - bits clear here must be clear in VMX operation. */
1182	uint64_t u64Cr0Fixed1;
1183	/** CR4 fixed-0 - bits set here must be set in VMX operation. */
1184	uint64_t u64Cr4Fixed0;
1185	/** CR4 fixed-1 - bits clear here must be clear in VMX operation. */
1186	uint64_t u64Cr4Fixed1;
1187	/** VMCS enumeration. */
1188	uint64_t u64VmcsEnum;
1189	/** VM Functions. */
1190	uint64_t u64VmFunc;
1191	/** EPT, VPID capabilities. */
1192	uint64_t u64EptVpidCaps;
1193	/** Reserved for future. */
1194	uint64_t a_u64Reserved[9];
1195	} VMXMSRS;
1196	AssertCompileSizeAlignment(VMXMSRS, 8);
1197	AssertCompileSize(VMXMSRS, 224);
1198	/** Pointer to a VMXMSRS struct. */
1199	typedef VMXMSRS *PVMXMSRS;
1200	/** Pointer to a const VMXMSRS struct. */
1201	typedef const VMXMSRS *PCVMXMSRS;
1202
1203
1204	/** @name VMX Basic Exit Reasons.
1205	* @{
1206	*/
1207	/** -1 Invalid exit code */
1208	#define VMX_EXIT_INVALID (-1)
1209	/** 0 Exception or non-maskable interrupt (NMI). */
1210	#define VMX_EXIT_XCPT_OR_NMI 0
1211	/** 1 External interrupt. */
1212	#define VMX_EXIT_EXT_INT 1
1213	/** 2 Triple fault. */
1214	#define VMX_EXIT_TRIPLE_FAULT 2
1215	/** 3 INIT signal. */
1216	#define VMX_EXIT_INIT_SIGNAL 3
1217	/** 4 Start-up IPI (SIPI). */
1218	#define VMX_EXIT_SIPI 4
1219	/** 5 I/O system-management interrupt (SMI). */
1220	#define VMX_EXIT_IO_SMI 5
1221	/** 6 Other SMI. */
1222	#define VMX_EXIT_SMI 6
1223	/** 7 Interrupt window exiting. */
1224	#define VMX_EXIT_INT_WINDOW 7
1225	/** 8 NMI window exiting. */
1226	#define VMX_EXIT_NMI_WINDOW 8
1227	/** 9 Task switch. */
1228	#define VMX_EXIT_TASK_SWITCH 9
1229	/** 10 Guest software attempted to execute CPUID. */
1230	#define VMX_EXIT_CPUID 10
1231	/** 11 Guest software attempted to execute GETSEC. */
1232	#define VMX_EXIT_GETSEC 11
1233	/** 12 Guest software attempted to execute HLT. */
1234	#define VMX_EXIT_HLT 12
1235	/** 13 Guest software attempted to execute INVD. */
1236	#define VMX_EXIT_INVD 13
1237	/** 14 Guest software attempted to execute INVLPG. */
1238	#define VMX_EXIT_INVLPG 14
1239	/** 15 Guest software attempted to execute RDPMC. */
1240	#define VMX_EXIT_RDPMC 15
1241	/** 16 Guest software attempted to execute RDTSC. */
1242	#define VMX_EXIT_RDTSC 16
1243	/** 17 Guest software attempted to execute RSM in SMM. */
1244	#define VMX_EXIT_RSM 17
1245	/** 18 Guest software executed VMCALL. */
1246	#define VMX_EXIT_VMCALL 18
1247	/** 19 Guest software executed VMCLEAR. */
1248	#define VMX_EXIT_VMCLEAR 19
1249	/** 20 Guest software executed VMLAUNCH. */
1250	#define VMX_EXIT_VMLAUNCH 20
1251	/** 21 Guest software executed VMPTRLD. */
1252	#define VMX_EXIT_VMPTRLD 21
1253	/** 22 Guest software executed VMPTRST. */
1254	#define VMX_EXIT_VMPTRST 22
1255	/** 23 Guest software executed VMREAD. */
1256	#define VMX_EXIT_VMREAD 23
1257	/** 24 Guest software executed VMRESUME. */
1258	#define VMX_EXIT_VMRESUME 24
1259	/** 25 Guest software executed VMWRITE. */
1260	#define VMX_EXIT_VMWRITE 25
1261	/** 26 Guest software executed VMXOFF. */
1262	#define VMX_EXIT_VMXOFF 26
1263	/** 27 Guest software executed VMXON. */
1264	#define VMX_EXIT_VMXON 27
1265	/** 28 Control-register accesses. */
1266	#define VMX_EXIT_MOV_CRX 28
1267	/** 29 Debug-register accesses. */
1268	#define VMX_EXIT_MOV_DRX 29
1269	/** 30 I/O instruction. */
1270	#define VMX_EXIT_IO_INSTR 30
1271	/** 31 RDMSR. Guest software attempted to execute RDMSR. */
1272	#define VMX_EXIT_RDMSR 31
1273	/** 32 WRMSR. Guest software attempted to execute WRMSR. */
1274	#define VMX_EXIT_WRMSR 32
1275	/** 33 VM-entry failure due to invalid guest state. */
1276	#define VMX_EXIT_ERR_INVALID_GUEST_STATE 33
1277	/** 34 VM-entry failure due to MSR loading. */
1278	#define VMX_EXIT_ERR_MSR_LOAD 34
1279	/** 36 Guest software executed MWAIT. */
1280	#define VMX_EXIT_MWAIT 36
1281	/** 37 VM-exit due to monitor trap flag. */
1282	#define VMX_EXIT_MTF 37
1283	/** 39 Guest software attempted to execute MONITOR. */
1284	#define VMX_EXIT_MONITOR 39
1285	/** 40 Guest software attempted to execute PAUSE. */
1286	#define VMX_EXIT_PAUSE 40
1287	/** 41 VM-entry failure due to machine-check. */
1288	#define VMX_EXIT_ERR_MACHINE_CHECK 41
1289	/** 43 TPR below threshold. Guest software executed MOV to CR8. */
1290	#define VMX_EXIT_TPR_BELOW_THRESHOLD 43
1291	/** 44 APIC access. Guest software attempted to access memory at a physical
1292	* address on the APIC-access page. */
1293	#define VMX_EXIT_APIC_ACCESS 44
1294	/** 45 Virtualized EOI. EOI virtualization was performed for a virtual
1295	* interrupt whose vector indexed a bit set in the EOI-exit bitmap. */
1296	#define VMX_EXIT_VIRTUALIZED_EOI 45
1297	/** 46 Access to GDTR or IDTR. Guest software attempted to execute LGDT, LIDT,
1298	* SGDT, or SIDT. */
1299	#define VMX_EXIT_GDTR_IDTR_ACCESS 46
1300	/** 47 Access to LDTR or TR. Guest software attempted to execute LLDT, LTR,
1301	* SLDT, or STR. */
1302	#define VMX_EXIT_LDTR_TR_ACCESS 47
1303	/** 48 EPT violation. An attempt to access memory with a guest-physical address
1304	* was disallowed by the configuration of the EPT paging structures. */
1305	#define VMX_EXIT_EPT_VIOLATION 48
1306	/** 49 EPT misconfiguration. An attempt to access memory with a guest-physical
1307	* address encountered a misconfigured EPT paging-structure entry. */
1308	#define VMX_EXIT_EPT_MISCONFIG 49
1309	/** 50 INVEPT. Guest software attempted to execute INVEPT. */
1310	#define VMX_EXIT_INVEPT 50
1311	/** 51 RDTSCP. Guest software attempted to execute RDTSCP. */
1312	#define VMX_EXIT_RDTSCP 51
1313	/** 52 VMX-preemption timer expired. The preemption timer counted down to zero. */
1314	#define VMX_EXIT_PREEMPT_TIMER 52
1315	/** 53 INVVPID. Guest software attempted to execute INVVPID. */
1316	#define VMX_EXIT_INVVPID 53
1317	/** 54 WBINVD. Guest software attempted to execute WBINVD. */
1318	#define VMX_EXIT_WBINVD 54
1319	/** 55 XSETBV. Guest software attempted to execute XSETBV. */
1320	#define VMX_EXIT_XSETBV 55
1321	/** 56 APIC write. Guest completed write to virtual-APIC. */
1322	#define VMX_EXIT_APIC_WRITE 56
1323	/** 57 RDRAND. Guest software attempted to execute RDRAND. */
1324	#define VMX_EXIT_RDRAND 57
1325	/** 58 INVPCID. Guest software attempted to execute INVPCID. */
1326	#define VMX_EXIT_INVPCID 58
1327	/** 59 VMFUNC. Guest software attempted to execute VMFUNC. */
1328	#define VMX_EXIT_VMFUNC 59
1329	/** 60 ENCLS. Guest software attempted to execute ENCLS. */
1330	#define VMX_EXIT_ENCLS 60
1331	/** 61 - RDSEED - Guest software attempted to executed RDSEED and exiting was
1332	* enabled. */
1333	#define VMX_EXIT_RDSEED 61
1334	/** 62 - Page-modification log full. */
1335	#define VMX_EXIT_PML_FULL 62
1336	/** 63 - XSAVES. Guest software attempted to execute XSAVES and exiting was
1337	* enabled (XSAVES/XRSTORS was enabled too, of course). */
1338	#define VMX_EXIT_XSAVES 63
1339	/** 64 - XRSTORS. Guest software attempted to execute XRSTORS and exiting
1340	* was enabled (XSAVES/XRSTORS was enabled too, of course). */
1341	#define VMX_EXIT_XRSTORS 64
1342	/** 66 - SPP-related event. Attempt to determine an access' sub-page write
1343	* permission encountered an SPP miss or misconfiguration. */
1344	#define VMX_EXIT_SPP_EVENT 66
1345	/* 67 - UMWAIT. Guest software attempted to execute UMWAIT and exiting was enabled. */
1346	#define VMX_EXIT_UMWAIT 67
1347	/** 68 - TPAUSE. Guest software attempted to execute TPAUSE and exiting was
1348	* enabled. */
1349	#define VMX_EXIT_TPAUSE 68
1350	/** The maximum exit value (inclusive). */
1351	#define VMX_EXIT_MAX (VMX_EXIT_TPAUSE)
1352	/** @} */
1353
1354
1355	/** @name VM Instruction Errors.
1356	* In accordance with the VT-x spec.
1357	* See Intel spec. "30.4 VM Instruction Error Numbers"
1358	* @{
1359	*/
1360	typedef enum
1361	{
1362	/** VMCALL executed in VMX root operation. */
1363	VMXINSTRERR_VMCALL_VMXROOTMODE = 1,
1364	/** VMCLEAR with invalid physical address. */
1365	VMXINSTRERR_VMCLEAR_INVALID_PHYSADDR = 2,
1366	/** VMCLEAR with VMXON pointer. */
1367	VMXINSTRERR_VMCLEAR_VMXON_PTR = 3,
1368	/** VMLAUNCH with non-clear VMCS. */
1369	VMXINSTRERR_VMLAUNCH_NON_CLEAR_VMCS = 4,
1370	/** VMRESUME with non-launched VMCS. */
1371	VMXINSTRERR_VMRESUME_NON_LAUNCHED_VMCS = 5,
1372	/** VMRESUME after VMXOFF (VMXOFF and VMXON between VMLAUNCH and VMRESUME). */
1373	VMXINSTRERR_VMRESUME_AFTER_VMXOFF = 6,
1374	/** VM-entry with invalid control field(s). */
1375	VMXINSTRERR_VMENTRY_INVALID_CTLS = 7,
1376	/** VM-entry with invalid host-state field(s). */
1377	VMXINSTRERR_VMENTRY_INVALID_HOST_STATE = 8,
1378	/** VMPTRLD with invalid physical address. */
1379	VMXINSTRERR_VMPTRLD_INVALID_PHYSADDR = 9,
1380	/** VMPTRLD with VMXON pointer. */
1381	VMXINSTRERR_VMPTRLD_VMXON_PTR = 10,
1382	/** VMPTRLD with incorrect VMCS revision identifier. */
1383	VMXINSTRERR_VMPTRLD_INCORRECT_VMCS_REV = 11,
1384	/** VMREAD from unsupported VMCS component. */
1385	VMXINSTRERR_VMREAD_INVALID_COMPONENT = 12,
1386	/** VMWRITE to unsupported VMCS component. */
1387	VMXINSTRERR_VMWRITE_INVALID_COMPONENT = 12,
1388	/** VMWRITE to read-only VMCS component. */
1389	VMXINSTRERR_VMWRITE_RO_COMPONENT = 13,
1390	/** VMXON executed in VMX root operation. */
1391	VMXINSTRERR_VMXON_IN_VMXROOTMODE = 15,
1392	/** VM-entry with invalid executive-VMCS pointer. */
1393	VMXINSTRERR_VMENTRY_EXEC_VMCS_INVALID_PTR = 16,
1394	/** VM-entry with non-launched executive VMCS. */
1395	VMXINSTRERR_VMENTRY_EXEC_VMCS_NON_LAUNCHED = 17,
1396	/** VM-entry with executive-VMCS pointer not VMXON pointer. */
1397	VMXINSTRERR_VMENTRY_EXEC_VMCS_PTR = 18,
1398	/** VMCALL with non-clear VMCS. */
1399	VMXINSTRERR_VMCALL_NON_CLEAR_VMCS = 19,
1400	/** VMCALL with invalid VM-exit control fields. */
1401	VMXINSTRERR_VMCALL_INVALID_EXITCTLS = 20,
1402	/** VMCALL with incorrect MSEG revision identifier. */
1403	VMXINSTRERR_VMCALL_INVALID_MSEG_ID = 22,
1404	/** VMXOFF under dual-monitor treatment of SMIs and SMM. */
1405	VMXINSTRERR_VMXOFF_DUAL_MON = 23,
1406	/** VMCALL with invalid SMM-monitor features. */
1407	VMXINSTRERR_VMCALL_INVALID_SMMCTLS = 24,
1408	/** VM-entry with invalid VM-execution control fields in executive VMCS. */
1409	VMXINSTRERR_VMENTRY_EXEC_VMCS_INVALID_CTLS = 25,
1410	/** VM-entry with events blocked by MOV SS. */
1411	VMXINSTRERR_VMENTRY_BLOCK_MOVSS = 26,
1412	/** Invalid operand to INVEPT/INVVPID. */
1413	VMXINSTRERR_INVEPT_INVVPID_INVALID_OPERAND = 28
1414	} VMXINSTRERR;
1415	/** @} */
1416
1417
1418	/** @name VMX abort reasons.
1419	* In accordance with the VT-x spec.
1420	* See Intel spec. "27.7 VMX Aborts".
1421	* Update HMGetVmxAbortDesc() if new reasons are added.
1422	* @{
1423	*/
1424	typedef enum
1425	{
1426	/** None - don't use this / uninitialized value. */
1427	VMXABORT_NONE = 0,
1428	/** VMX abort caused during saving of guest MSRs. */
1429	VMXABORT_SAVE_GUEST_MSRS = 1,
1430	/** VMX abort caused during host PDPTE checks. */
1431	VMXBOART_HOST_PDPTE = 2,
1432	/** VMX abort caused due to current VMCS being corrupted. */
1433	VMXABORT_CURRENT_VMCS_CORRUPT = 3,
1434	/** VMX abort caused during loading of host MSRs. */
1435	VMXABORT_LOAD_HOST_MSR = 4,
1436	/** VMX abort caused due to a machine-check exception during VM-exit. */
1437	VMXABORT_MACHINE_CHECK_XCPT = 5,
1438	/** VMX abort caused due to invalid return from long mode. */
1439	VMXABORT_HOST_NOT_IN_LONG_MODE = 6,
1440	/* Type size hack. */
1441	VMXABORT_32BIT_HACK = 0x7fffffff
1442	} VMXABORT;
1443	AssertCompileSize(VMXABORT, 4);
1444	/** @} */
1445
1446
1447	/** @name VMX MSR - Basic VMX information.
1448	* @{
1449	*/
1450	/** VMCS (and related regions) memory type - Uncacheable. */
1451	#define VMX_BASIC_MEM_TYPE_UC 0
1452	/** VMCS (and related regions) memory type - Write back. */
1453	#define VMX_BASIC_MEM_TYPE_WB 6
1454
1455	/** Bit fields for MSR_IA32_VMX_BASIC. */
1456	/** VMCS revision identifier used by the processor. */
1457	#define VMX_BF_BASIC_VMCS_ID_SHIFT 0
1458	#define VMX_BF_BASIC_VMCS_ID_MASK UINT64_C(0x000000007fffffff)
1459	/** Bit 31 is reserved and RAZ. */
1460	#define VMX_BF_BASIC_RSVD_32_SHIFT 31
1461	#define VMX_BF_BASIC_RSVD_32_MASK UINT64_C(0x0000000080000000)
1462	/** VMCS size in bytes. */
1463	#define VMX_BF_BASIC_VMCS_SIZE_SHIFT 32
1464	#define VMX_BF_BASIC_VMCS_SIZE_MASK UINT64_C(0x00001fff00000000)
1465	/** Bits 45:47 are reserved. */
1466	#define VMX_BF_BASIC_RSVD_45_47_SHIFT 45
1467	#define VMX_BF_BASIC_RSVD_45_47_MASK UINT64_C(0x0000e00000000000)
1468	/** Width of physical addresses used for the VMCS and associated memory regions
1469	* (always 0 on CPUs that support Intel 64 architecture). */
1470	#define VMX_BF_BASIC_PHYSADDR_WIDTH_SHIFT 48
1471	#define VMX_BF_BASIC_PHYSADDR_WIDTH_MASK UINT64_C(0x0001000000000000)
1472	/** Dual-monitor treatment of SMI and SMM supported. */
1473	#define VMX_BF_BASIC_DUAL_MON_SHIFT 49
1474	#define VMX_BF_BASIC_DUAL_MON_MASK UINT64_C(0x0002000000000000)
1475	/** Memory type that must be used for the VMCS and associated memory regions. */
1476	#define VMX_BF_BASIC_VMCS_MEM_TYPE_SHIFT 50
1477	#define VMX_BF_BASIC_VMCS_MEM_TYPE_MASK UINT64_C(0x003c000000000000)
1478	/** VM-exit instruction information for INS/OUTS. */
1479	#define VMX_BF_BASIC_VMCS_INS_OUTS_SHIFT 54
1480	#define VMX_BF_BASIC_VMCS_INS_OUTS_MASK UINT64_C(0x0040000000000000)
1481	/** Whether 'true' VMX controls MSRs are supported for handling of default1 class
1482	* bits in VMX control MSRs. */
1483	#define VMX_BF_BASIC_TRUE_CTLS_SHIFT 55
1484	#define VMX_BF_BASIC_TRUE_CTLS_MASK UINT64_C(0x0080000000000000)
1485	/** Bits 56:63 are reserved and RAZ. */
1486	#define VMX_BF_BASIC_RSVD_56_63_SHIFT 56
1487	#define VMX_BF_BASIC_RSVD_56_63_MASK UINT64_C(0xff00000000000000)
1488	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_BASIC_, UINT64_C(0), UINT64_MAX,
1489	(VMCS_ID, RSVD_32, VMCS_SIZE, RSVD_45_47, PHYSADDR_WIDTH, DUAL_MON, VMCS_MEM_TYPE,
1490	VMCS_INS_OUTS, TRUE_CTLS, RSVD_56_63));
1491	/** @} */
1492
1493
1494	/** @name VMX MSR - Miscellaneous data.
1495	* @{
1496	*/
1497	/** Whether VM-exit stores EFER.LMA into the "IA32e mode guest" field. */
1498	#define VMX_MISC_EXIT_SAVE_EFER_LMA RT_BIT(5)
1499	/** Whether Intel PT is supported in VMX operation. */
1500	#define VMX_MISC_INTEL_PT RT_BIT(14)
1501	/** Whether VMWRITE to any valid VMCS field incl. read-only fields, otherwise
1502	* VMWRITE cannot modify read-only VM-exit information fields. */
1503	#define VMX_MISC_VMWRITE_ALL RT_BIT(29)
1504	/** Whether VM-entry can inject software interrupts, INT1 (ICEBP) with 0-length
1505	* instructions. */
1506	#define VMX_MISC_ENTRY_INJECT_SOFT_INT RT_BIT(30)
1507	/** Maximum number of MSRs in the auto-load/store MSR areas, (n+1) * 512. */
1508	#define VMX_MISC_MAX_MSRS(a_MiscMsr) (512 * (RT_BF_GET((a_MiscMsr), VMX_BF_MISC_MAX_MSRS) + 1))
1509	/** Maximum CR3-target count supported by the CPU. */
1510	#define VMX_MISC_CR3_TARGET_COUNT(a_MiscMsr) (((a) >> 16) & 0xff)
1511
1512	/** Bit fields for MSR_IA32_VMX_MISC. */
1513	/** Relationship between the preemption timer and tsc. */
1514	#define VMX_BF_MISC_PREEMPT_TIMER_TSC_SHIFT 0
1515	#define VMX_BF_MISC_PREEMPT_TIMER_TSC_MASK UINT64_C(0x000000000000001f)
1516	/** Whether VM-exit stores EFER.LMA into the "IA32e mode guest" field. */
1517	#define VMX_BF_MISC_EXIT_SAVE_EFER_LMA_SHIFT 5
1518	#define VMX_BF_MISC_EXIT_SAVE_EFER_LMA_MASK UINT64_C(0x0000000000000020)
1519	/** Activity states supported by the implementation. */
1520	#define VMX_BF_MISC_ACTIVITY_STATES_SHIFT 6
1521	#define VMX_BF_MISC_ACTIVITY_STATES_MASK UINT64_C(0x00000000000001c0)
1522	/** Bits 9:13 is reserved and RAZ. */
1523	#define VMX_BF_MISC_RSVD_9_13_SHIFT 9
1524	#define VMX_BF_MISC_RSVD_9_13_MASK UINT64_C(0x0000000000003e00)
1525	/** Whether Intel PT (Processor Trace) can be used in VMX operation. */
1526	#define VMX_BF_MISC_INTEL_PT_SHIFT 14
1527	#define VMX_BF_MISC_INTEL_PT_MASK UINT64_C(0x0000000000004000)
1528	/** Whether RDMSR can be used to read IA32_SMBASE MSR in SMM. */
1529	#define VMX_BF_MISC_SMM_READ_SMBASE_MSR_SHIFT 15
1530	#define VMX_BF_MISC_SMM_READ_SMBASE_MSR_MASK UINT64_C(0x0000000000008000)
1531	/** Number of CR3 target values supported by the processor. (0-256) */
1532	#define VMX_BF_MISC_CR3_TARGET_SHIFT 16
1533	#define VMX_BF_MISC_CR3_TARGET_MASK UINT64_C(0x0000000001ff0000)
1534	/** Maximum number of MSRs in the VMCS. */
1535	#define VMX_BF_MISC_MAX_MSRS_SHIFT 25
1536	#define VMX_BF_MISC_MAX_MSRS_MASK UINT64_C(0x000000000e000000)
1537	/** Whether IA32_SMM_MONITOR_CTL MSR can be modified to allow VMXOFF to block
1538	* SMIs. */
1539	#define VMX_BF_MISC_VMXOFF_BLOCK_SMI_SHIFT 28
1540	#define VMX_BF_MISC_VMXOFF_BLOCK_SMI_MASK UINT64_C(0x0000000010000000)
1541	/** Whether VMWRITE to any valid VMCS field incl. read-only fields, otherwise
1542	* VMWRITE cannot modify read-only VM-exit information fields. */
1543	#define VMX_BF_MISC_VMWRITE_ALL_SHIFT 29
1544	#define VMX_BF_MISC_VMWRITE_ALL_MASK UINT64_C(0x0000000020000000)
1545	/** Whether VM-entry can inject software interrupts, INT1 (ICEBP) with 0-length
1546	* instructions. */
1547	#define VMX_BF_MISC_ENTRY_INJECT_SOFT_INT_SHIFT 30
1548	#define VMX_BF_MISC_ENTRY_INJECT_SOFT_INT_MASK UINT64_C(0x0000000040000000)
1549	/** Bit 31 is reserved and RAZ. */
1550	#define VMX_BF_MISC_RSVD_31_SHIFT 31
1551	#define VMX_BF_MISC_RSVD_31_MASK UINT64_C(0x0000000080000000)
1552	/** 32-bit MSEG revision ID used by the processor. */
1553	#define VMX_BF_MISC_MSEG_ID_SHIFT 32
1554	#define VMX_BF_MISC_MSEG_ID_MASK UINT64_C(0xffffffff00000000)
1555	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_MISC_, UINT64_C(0), UINT64_MAX,
1556	(PREEMPT_TIMER_TSC, EXIT_SAVE_EFER_LMA, ACTIVITY_STATES, RSVD_9_13, INTEL_PT, SMM_READ_SMBASE_MSR,
1557	CR3_TARGET, MAX_MSRS, VMXOFF_BLOCK_SMI, VMWRITE_ALL, ENTRY_INJECT_SOFT_INT, RSVD_31, MSEG_ID));
1558	/** @} */
1559
1560	/** @name VMX MSR - VMCS enumeration.
1561	* Bit fields for MSR_IA32_VMX_VMCS_ENUM.
1562	* @{
1563	*/
1564	/** Bit 0 is reserved and RAZ. */
1565	#define VMX_BF_VMCS_ENUM_RSVD_0_SHIFT 0
1566	#define VMX_BF_VMCS_ENUM_RSVD_0_MASK UINT64_C(0x0000000000000001)
1567	/** Highest index value used in VMCS field encoding. */
1568	#define VMX_BF_VMCS_ENUM_HIGHEST_IDX_SHIFT 1
1569	#define VMX_BF_VMCS_ENUM_HIGHEST_IDX_MASK UINT64_C(0x00000000000003fe)
1570	/** Bit 10:63 is reserved and RAZ. */
1571	#define VMX_BF_VMCS_ENUM_RSVD_10_63_SHIFT 10
1572	#define VMX_BF_VMCS_ENUM_RSVD_10_63_MASK UINT64_C(0xfffffffffffffc00)
1573	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCS_ENUM_, UINT64_C(0), UINT64_MAX,
1574	(RSVD_0, HIGHEST_IDX, RSVD_10_63));
1575	/** @} */
1576
1577
1578	/** @name VMX MSR - VM Functions.
1579	* Bit fields for MSR_IA32_VMX_VMFUNC.
1580	* @{
1581	*/
1582	/** EPTP-switching function changes the value of the EPTP to one chosen from the EPTP list. */
1583	#define VMX_BF_VMFUNC_EPTP_SWITCHING_SHIFT 0
1584	#define VMX_BF_VMFUNC_EPTP_SWITCHING_MASK UINT64_C(0x0000000000000001)
1585	/** Bits 1:63 are reserved and RAZ. */
1586	#define VMX_BF_VMFUNC_RSVD_1_63_SHIFT 1
1587	#define VMX_BF_VMFUNC_RSVD_1_63_MASK UINT64_C(0xfffffffffffffffe)
1588	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMFUNC_, UINT64_C(0), UINT64_MAX,
1589	(EPTP_SWITCHING, RSVD_1_63));
1590	/** @} */
1591
1592
1593	/** @name VMX MSR - EPT/VPID capabilities.
1594	* @{
1595	*/
1596	/** Supports execute-only translations by EPT. */
1597	#define MSR_IA32_VMX_EPT_VPID_CAP_RWX_X_ONLY RT_BIT_64(0)
1598	/** Supports page-walk length of 4. */
1599	#define MSR_IA32_VMX_EPT_VPID_CAP_PAGE_WALK_LENGTH_4 RT_BIT_64(6)
1600	/** Supports page-walk length of 5. */
1601	#define MSR_IA32_VMX_EPT_VPID_CAP_PAGE_WALK_LENGTH_5 RT_BIT_64(7)
1602	/** Supports EPT paging-structure memory type to be uncacheable. */
1603	#define MSR_IA32_VMX_EPT_VPID_CAP_EMT_UC RT_BIT_64(8)
1604	/** Supports EPT paging structure memory type to be write-back. */
1605	#define MSR_IA32_VMX_EPT_VPID_CAP_EMT_WB RT_BIT_64(14)
1606	/** Supports EPT PDE to map a 2 MB page. */
1607	#define MSR_IA32_VMX_EPT_VPID_CAP_PDE_2M RT_BIT_64(16)
1608	/** Supports EPT PDPTE to map a 1 GB page. */
1609	#define MSR_IA32_VMX_EPT_VPID_CAP_PDPTE_1G RT_BIT_64(17)
1610	/** Supports INVEPT instruction. */
1611	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT RT_BIT_64(20)
1612	/** Supports accessed and dirty flags for EPT. */
1613	#define MSR_IA32_VMX_EPT_VPID_CAP_EPT_ACCESS_DIRTY RT_BIT_64(21)
1614	/** Supports single-context INVEPT type. */
1615	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_SINGLE_CONTEXT RT_BIT_64(25)
1616	/** Supports all-context INVEPT type. */
1617	#define MSR_IA32_VMX_EPT_VPID_CAP_INVEPT_ALL_CONTEXTS RT_BIT_64(26)
1618	/** Supports INVVPID instruction. */
1619	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID RT_BIT_64(32)
1620	/** Supports individual-address INVVPID type. */
1621	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_INDIV_ADDR RT_BIT_64(40)
1622	/** Supports single-context INVVPID type. */
1623	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT RT_BIT_64(41)
1624	/** Supports all-context INVVPID type. */
1625	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_ALL_CONTEXTS RT_BIT_64(42)
1626	/** Supports singe-context-retaining-globals INVVPID type. */
1627	#define MSR_IA32_VMX_EPT_VPID_CAP_INVVPID_SINGLE_CONTEXT_RETAIN_GLOBALS RT_BIT_64(43)
1628
1629	/** Bit fields for MSR_IA32_VMX_EPT_VPID_CAP. */
1630	#define VMX_BF_EPT_VPID_CAP_RWX_X_ONLY_SHIFT 0
1631	#define VMX_BF_EPT_VPID_CAP_RWX_X_ONLY_MASK UINT64_C(0x0000000000000001)
1632	#define VMX_BF_EPT_VPID_CAP_RSVD_1_5_SHIFT 1
1633	#define VMX_BF_EPT_VPID_CAP_RSVD_1_5_MASK UINT64_C(0x000000000000003e)
1634	#define VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4_SHIFT 6
1635	#define VMX_BF_EPT_VPID_CAP_PAGE_WALK_LENGTH_4_MASK UINT64_C(0x0000000000000040)
1636	#define VMX_BF_EPT_VPID_CAP_RSVD_7_SHIFT 7
1637	#define VMX_BF_EPT_VPID_CAP_RSVD_7_MASK UINT64_C(0x0000000000000080)
1638	#define VMX_BF_EPT_VPID_CAP_EMT_UC_SHIFT 8
1639	#define VMX_BF_EPT_VPID_CAP_EMT_UC_MASK UINT64_C(0x0000000000000100)
1640	#define VMX_BF_EPT_VPID_CAP_RSVD_9_13_SHIFT 9
1641	#define VMX_BF_EPT_VPID_CAP_RSVD_9_13_MASK UINT64_C(0x0000000000003e00)
1642	#define VMX_BF_EPT_VPID_CAP_EMT_WB_SHIFT 14
1643	#define VMX_BF_EPT_VPID_CAP_EMT_WB_MASK UINT64_C(0x0000000000004000)
1644	#define VMX_BF_EPT_VPID_CAP_RSVD_15_SHIFT 15
1645	#define VMX_BF_EPT_VPID_CAP_RSVD_15_MASK UINT64_C(0x0000000000008000)
1646	#define VMX_BF_EPT_VPID_CAP_PDE_2M_SHIFT 16
1647	#define VMX_BF_EPT_VPID_CAP_PDE_2M_MASK UINT64_C(0x0000000000010000)
1648	#define VMX_BF_EPT_VPID_CAP_PDPTE_1G_SHIFT 17
1649	#define VMX_BF_EPT_VPID_CAP_PDPTE_1G_MASK UINT64_C(0x0000000000020000)
1650	#define VMX_BF_EPT_VPID_CAP_RSVD_18_19_SHIFT 18
1651	#define VMX_BF_EPT_VPID_CAP_RSVD_18_19_MASK UINT64_C(0x00000000000c0000)
1652	#define VMX_BF_EPT_VPID_CAP_INVEPT_SHIFT 20
1653	#define VMX_BF_EPT_VPID_CAP_INVEPT_MASK UINT64_C(0x0000000000100000)
1654	#define VMX_BF_EPT_VPID_CAP_EPT_ACCESS_DIRTY_SHIFT 21
1655	#define VMX_BF_EPT_VPID_CAP_EPT_ACCESS_DIRTY_MASK UINT64_C(0x0000000000200000)
1656	#define VMX_BF_EPT_VPID_CAP_RSVD_22_24_SHIFT 22
1657	#define VMX_BF_EPT_VPID_CAP_RSVD_22_24_MASK UINT64_C(0x0000000001c00000)
1658	#define VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX_SHIFT 25
1659	#define VMX_BF_EPT_VPID_CAP_INVEPT_SINGLE_CTX_MASK UINT64_C(0x0000000002000000)
1660	#define VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX_SHIFT 26
1661	#define VMX_BF_EPT_VPID_CAP_INVEPT_ALL_CTX_MASK UINT64_C(0x0000000004000000)
1662	#define VMX_BF_EPT_VPID_CAP_RSVD_27_31_SHIFT 27
1663	#define VMX_BF_EPT_VPID_CAP_RSVD_27_31_MASK UINT64_C(0x00000000f8000000)
1664	#define VMX_BF_EPT_VPID_CAP_INVVPID_SHIFT 32
1665	#define VMX_BF_EPT_VPID_CAP_INVVPID_MASK UINT64_C(0x0000000100000000)
1666	#define VMX_BF_EPT_VPID_CAP_RSVD_33_39_SHIFT 33
1667	#define VMX_BF_EPT_VPID_CAP_RSVD_33_39_MASK UINT64_C(0x000000fe00000000)
1668	#define VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR_SHIFT 40
1669	#define VMX_BF_EPT_VPID_CAP_INVVPID_INDIV_ADDR_MASK UINT64_C(0x0000010000000000)
1670	#define VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_SHIFT 41
1671	#define VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_MASK UINT64_C(0x0000020000000000)
1672	#define VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX_SHIFT 42
1673	#define VMX_BF_EPT_VPID_CAP_INVVPID_ALL_CTX_MASK UINT64_C(0x0000040000000000)
1674	#define VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS_SHIFT 43
1675	#define VMX_BF_EPT_VPID_CAP_INVVPID_SINGLE_CTX_RETAIN_GLOBALS_MASK UINT64_C(0x0000080000000000)
1676	#define VMX_BF_EPT_VPID_CAP_RSVD_44_63_SHIFT 44
1677	#define VMX_BF_EPT_VPID_CAP_RSVD_44_63_MASK UINT64_C(0xfffff00000000000)
1678	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EPT_VPID_CAP_, UINT64_C(0), UINT64_MAX,
1679	(RWX_X_ONLY, RSVD_1_5, PAGE_WALK_LENGTH_4, RSVD_7, EMT_UC, RSVD_9_13, EMT_WB, RSVD_15, PDE_2M,
1680	PDPTE_1G, RSVD_18_19, INVEPT, EPT_ACCESS_DIRTY, RSVD_22_24, INVEPT_SINGLE_CTX,
1681	INVEPT_ALL_CTX, RSVD_27_31, INVVPID, RSVD_33_39, INVVPID_INDIV_ADDR, INVVPID_SINGLE_CTX,
1682	INVVPID_ALL_CTX, INVVPID_SINGLE_CTX_RETAIN_GLOBALS, RSVD_44_63));
1683	/** @} */
1684
1685
1686	/** @name Extended Page Table Pointer (EPTP)
1687	* @{
1688	*/
1689	/** Uncachable EPT paging structure memory type. */
1690	#define VMX_EPT_MEMTYPE_UC 0
1691	/** Write-back EPT paging structure memory type. */
1692	#define VMX_EPT_MEMTYPE_WB 6
1693	/** Shift value to get the EPT page walk length (bits 5-3) */
1694	#define VMX_EPT_PAGE_WALK_LENGTH_SHIFT 3
1695	/** Mask value to get the EPT page walk length (bits 5-3) */
1696	#define VMX_EPT_PAGE_WALK_LENGTH_MASK 7
1697	/** Default EPT page-walk length (1 less than the actual EPT page-walk
1698	* length) */
1699	#define VMX_EPT_PAGE_WALK_LENGTH_DEFAULT 3
1700	/** @} */
1701
1702
1703	/** @name VMCS fields and encoding.
1704	*
1705	* When adding a new field:
1706	* - Always add it to g_aVmcsFields.
1707	* - Consider if it needs to be added to VMXVVMCS.
1708	* @{
1709	*/
1710	/** 16-bit control fields. */
1711	#define VMX_VMCS16_VPID 0x0000
1712	#define VMX_VMCS16_POSTED_INT_NOTIFY_VECTOR 0x0002
1713	#define VMX_VMCS16_EPTP_INDEX 0x0004
1714
1715	/** 16-bit guest-state fields. */
1716	#define VMX_VMCS16_GUEST_ES_SEL 0x0800
1717	#define VMX_VMCS16_GUEST_CS_SEL 0x0802
1718	#define VMX_VMCS16_GUEST_SS_SEL 0x0804
1719	#define VMX_VMCS16_GUEST_DS_SEL 0x0806
1720	#define VMX_VMCS16_GUEST_FS_SEL 0x0808
1721	#define VMX_VMCS16_GUEST_GS_SEL 0x080a
1722	#define VMX_VMCS16_GUEST_LDTR_SEL 0x080c
1723	#define VMX_VMCS16_GUEST_TR_SEL 0x080e
1724	#define VMX_VMCS16_GUEST_INTR_STATUS 0x0810
1725	#define VMX_VMCS16_GUEST_PML_INDEX 0x0812
1726
1727	/** 16-bits host-state fields. */
1728	#define VMX_VMCS16_HOST_ES_SEL 0x0c00
1729	#define VMX_VMCS16_HOST_CS_SEL 0x0c02
1730	#define VMX_VMCS16_HOST_SS_SEL 0x0c04
1731	#define VMX_VMCS16_HOST_DS_SEL 0x0c06
1732	#define VMX_VMCS16_HOST_FS_SEL 0x0c08
1733	#define VMX_VMCS16_HOST_GS_SEL 0x0c0a
1734	#define VMX_VMCS16_HOST_TR_SEL 0x0c0c
1735
1736	/** 64-bit control fields. */
1737	#define VMX_VMCS64_CTRL_IO_BITMAP_A_FULL 0x2000
1738	#define VMX_VMCS64_CTRL_IO_BITMAP_A_HIGH 0x2001
1739	#define VMX_VMCS64_CTRL_IO_BITMAP_B_FULL 0x2002
1740	#define VMX_VMCS64_CTRL_IO_BITMAP_B_HIGH 0x2003
1741	#define VMX_VMCS64_CTRL_MSR_BITMAP_FULL 0x2004
1742	#define VMX_VMCS64_CTRL_MSR_BITMAP_HIGH 0x2005
1743	#define VMX_VMCS64_CTRL_EXIT_MSR_STORE_FULL 0x2006
1744	#define VMX_VMCS64_CTRL_EXIT_MSR_STORE_HIGH 0x2007
1745	#define VMX_VMCS64_CTRL_EXIT_MSR_LOAD_FULL 0x2008
1746	#define VMX_VMCS64_CTRL_EXIT_MSR_LOAD_HIGH 0x2009
1747	#define VMX_VMCS64_CTRL_ENTRY_MSR_LOAD_FULL 0x200a
1748	#define VMX_VMCS64_CTRL_ENTRY_MSR_LOAD_HIGH 0x200b
1749	#define VMX_VMCS64_CTRL_EXEC_VMCS_PTR_FULL 0x200c
1750	#define VMX_VMCS64_CTRL_EXEC_VMCS_PTR_HIGH 0x200d
1751	#define VMX_VMCS64_CTRL_EXEC_PML_ADDR_FULL 0x200e
1752	#define VMX_VMCS64_CTRL_EXEC_PML_ADDR_HIGH 0x200f
1753	#define VMX_VMCS64_CTRL_TSC_OFFSET_FULL 0x2010
1754	#define VMX_VMCS64_CTRL_TSC_OFFSET_HIGH 0x2011
1755	#define VMX_VMCS64_CTRL_VIRT_APIC_PAGEADDR_FULL 0x2012
1756	#define VMX_VMCS64_CTRL_VIRT_APIC_PAGEADDR_HIGH 0x2013
1757	#define VMX_VMCS64_CTRL_APIC_ACCESSADDR_FULL 0x2014
1758	#define VMX_VMCS64_CTRL_APIC_ACCESSADDR_HIGH 0x2015
1759	#define VMX_VMCS64_CTRL_POSTED_INTR_DESC_FULL 0x2016
1760	#define VMX_VMCS64_CTRL_POSTED_INTR_DESC_HIGH 0x2017
1761	#define VMX_VMCS64_CTRL_VMFUNC_CTRLS_FULL 0x2018
1762	#define VMX_VMCS64_CTRL_VMFUNC_CTRLS_HIGH 0x2019
1763	#define VMX_VMCS64_CTRL_EPTP_FULL 0x201a
1764	#define VMX_VMCS64_CTRL_EPTP_HIGH 0x201b
1765	#define VMX_VMCS64_CTRL_EOI_BITMAP_0_FULL 0x201c
1766	#define VMX_VMCS64_CTRL_EOI_BITMAP_0_HIGH 0x201d
1767	#define VMX_VMCS64_CTRL_EOI_BITMAP_1_FULL 0x201e
1768	#define VMX_VMCS64_CTRL_EOI_BITMAP_1_HIGH 0x201f
1769	#define VMX_VMCS64_CTRL_EOI_BITMAP_2_FULL 0x2020
1770	#define VMX_VMCS64_CTRL_EOI_BITMAP_2_HIGH 0x2021
1771	#define VMX_VMCS64_CTRL_EOI_BITMAP_3_FULL 0x2022
1772	#define VMX_VMCS64_CTRL_EOI_BITMAP_3_HIGH 0x2023
1773	#define VMX_VMCS64_CTRL_EPTP_LIST_FULL 0x2024
1774	#define VMX_VMCS64_CTRL_EPTP_LIST_HIGH 0x2025
1775	#define VMX_VMCS64_CTRL_VMREAD_BITMAP_FULL 0x2026
1776	#define VMX_VMCS64_CTRL_VMREAD_BITMAP_HIGH 0x2027
1777	#define VMX_VMCS64_CTRL_VMWRITE_BITMAP_FULL 0x2028
1778	#define VMX_VMCS64_CTRL_VMWRITE_BITMAP_HIGH 0x2029
1779	#define VMX_VMCS64_CTRL_VIRTXCPT_INFO_ADDR_FULL 0x202a
1780	#define VMX_VMCS64_CTRL_VIRTXCPT_INFO_ADDR_HIGH 0x202b
1781	#define VMX_VMCS64_CTRL_XSS_EXITING_BITMAP_FULL 0x202c
1782	#define VMX_VMCS64_CTRL_XSS_EXITING_BITMAP_HIGH 0x202d
1783	#define VMX_VMCS64_CTRL_ENCLS_EXITING_BITMAP_FULL 0x202e
1784	#define VMX_VMCS64_CTRL_ENCLS_EXITING_BITMAP_HIGH 0x202f
1785	#define VMX_VMCS64_CTRL_TSC_MULTIPLIER_FULL 0x2032
1786	#define VMX_VMCS64_CTRL_TSC_MULTIPLIER_HIGH 0x2033
1787
1788	/** 64-bit read-only data fields. */
1789	#define VMX_VMCS64_RO_GUEST_PHYS_ADDR_FULL 0x2400
1790	#define VMX_VMCS64_RO_GUEST_PHYS_ADDR_HIGH 0x2401
1791
1792	/** 64-bit guest-state fields. */
1793	#define VMX_VMCS64_GUEST_VMCS_LINK_PTR_FULL 0x2800
1794	#define VMX_VMCS64_GUEST_VMCS_LINK_PTR_HIGH 0x2801
1795	#define VMX_VMCS64_GUEST_DEBUGCTL_FULL 0x2802
1796	#define VMX_VMCS64_GUEST_DEBUGCTL_HIGH 0x2803
1797	#define VMX_VMCS64_GUEST_PAT_FULL 0x2804
1798	#define VMX_VMCS64_GUEST_PAT_HIGH 0x2805
1799	#define VMX_VMCS64_GUEST_EFER_FULL 0x2806
1800	#define VMX_VMCS64_GUEST_EFER_HIGH 0x2807
1801	#define VMX_VMCS64_GUEST_PERF_GLOBAL_CTRL_FULL 0x2808
1802	#define VMX_VMCS64_GUEST_PERF_GLOBAL_CTRL_HIGH 0x2809
1803	#define VMX_VMCS64_GUEST_PDPTE0_FULL 0x280a
1804	#define VMX_VMCS64_GUEST_PDPTE0_HIGH 0x280b
1805	#define VMX_VMCS64_GUEST_PDPTE1_FULL 0x280c
1806	#define VMX_VMCS64_GUEST_PDPTE1_HIGH 0x280d
1807	#define VMX_VMCS64_GUEST_PDPTE2_FULL 0x280e
1808	#define VMX_VMCS64_GUEST_PDPTE2_HIGH 0x280f
1809	#define VMX_VMCS64_GUEST_PDPTE3_FULL 0x2810
1810	#define VMX_VMCS64_GUEST_PDPTE3_HIGH 0x2811
1811	#define VMX_VMCS64_GUEST_BNDCFGS_FULL 0x2812
1812	#define VMX_VMCS64_GUEST_BNDCFGS_HIGH 0x2813
1813
1814	/** 64-bit host-state fields. */
1815	#define VMX_VMCS64_HOST_PAT_FULL 0x2c00
1816	#define VMX_VMCS64_HOST_PAT_HIGH 0x2c01
1817	#define VMX_VMCS64_HOST_EFER_FULL 0x2c02
1818	#define VMX_VMCS64_HOST_EFER_HIGH 0x2c03
1819	#define VMX_VMCS64_HOST_PERF_GLOBAL_CTRL_FULL 0x2c04
1820	#define VMX_VMCS64_HOST_PERF_GLOBAL_CTRL_HIGH 0x2c05
1821
1822	/** 32-bit control fields. */
1823	#define VMX_VMCS32_CTRL_PIN_EXEC 0x4000
1824	#define VMX_VMCS32_CTRL_PROC_EXEC 0x4002
1825	#define VMX_VMCS32_CTRL_EXCEPTION_BITMAP 0x4004
1826	#define VMX_VMCS32_CTRL_PAGEFAULT_ERROR_MASK 0x4006
1827	#define VMX_VMCS32_CTRL_PAGEFAULT_ERROR_MATCH 0x4008
1828	#define VMX_VMCS32_CTRL_CR3_TARGET_COUNT 0x400a
1829	#define VMX_VMCS32_CTRL_EXIT 0x400c
1830	#define VMX_VMCS32_CTRL_EXIT_MSR_STORE_COUNT 0x400e
1831	#define VMX_VMCS32_CTRL_EXIT_MSR_LOAD_COUNT 0x4010
1832	#define VMX_VMCS32_CTRL_ENTRY 0x4012
1833	#define VMX_VMCS32_CTRL_ENTRY_MSR_LOAD_COUNT 0x4014
1834	#define VMX_VMCS32_CTRL_ENTRY_INTERRUPTION_INFO 0x4016
1835	#define VMX_VMCS32_CTRL_ENTRY_EXCEPTION_ERRCODE 0x4018
1836	#define VMX_VMCS32_CTRL_ENTRY_INSTR_LENGTH 0x401a
1837	#define VMX_VMCS32_CTRL_TPR_THRESHOLD 0x401c
1838	#define VMX_VMCS32_CTRL_PROC_EXEC2 0x401e
1839	#define VMX_VMCS32_CTRL_PLE_GAP 0x4020
1840	#define VMX_VMCS32_CTRL_PLE_WINDOW 0x4022
1841
1842	/** 32-bits read-only fields. */
1843	#define VMX_VMCS32_RO_VM_INSTR_ERROR 0x4400
1844	#define VMX_VMCS32_RO_EXIT_REASON 0x4402
1845	#define VMX_VMCS32_RO_EXIT_INTERRUPTION_INFO 0x4404
1846	#define VMX_VMCS32_RO_EXIT_INTERRUPTION_ERROR_CODE 0x4406
1847	#define VMX_VMCS32_RO_IDT_VECTORING_INFO 0x4408
1848	#define VMX_VMCS32_RO_IDT_VECTORING_ERROR_CODE 0x440a
1849	#define VMX_VMCS32_RO_EXIT_INSTR_LENGTH 0x440c
1850	#define VMX_VMCS32_RO_EXIT_INSTR_INFO 0x440e
1851
1852	/** 32-bit guest-state fields. */
1853	#define VMX_VMCS32_GUEST_ES_LIMIT 0x4800
1854	#define VMX_VMCS32_GUEST_CS_LIMIT 0x4802
1855	#define VMX_VMCS32_GUEST_SS_LIMIT 0x4804
1856	#define VMX_VMCS32_GUEST_DS_LIMIT 0x4806
1857	#define VMX_VMCS32_GUEST_FS_LIMIT 0x4808
1858	#define VMX_VMCS32_GUEST_GS_LIMIT 0x480a
1859	#define VMX_VMCS32_GUEST_LDTR_LIMIT 0x480c
1860	#define VMX_VMCS32_GUEST_TR_LIMIT 0x480e
1861	#define VMX_VMCS32_GUEST_GDTR_LIMIT 0x4810
1862	#define VMX_VMCS32_GUEST_IDTR_LIMIT 0x4812
1863	#define VMX_VMCS32_GUEST_ES_ACCESS_RIGHTS 0x4814
1864	#define VMX_VMCS32_GUEST_CS_ACCESS_RIGHTS 0x4816
1865	#define VMX_VMCS32_GUEST_SS_ACCESS_RIGHTS 0x4818
1866	#define VMX_VMCS32_GUEST_DS_ACCESS_RIGHTS 0x481a
1867	#define VMX_VMCS32_GUEST_FS_ACCESS_RIGHTS 0x481c
1868	#define VMX_VMCS32_GUEST_GS_ACCESS_RIGHTS 0x481e
1869	#define VMX_VMCS32_GUEST_LDTR_ACCESS_RIGHTS 0x4820
1870	#define VMX_VMCS32_GUEST_TR_ACCESS_RIGHTS 0x4822
1871	#define VMX_VMCS32_GUEST_INT_STATE 0x4824
1872	#define VMX_VMCS32_GUEST_ACTIVITY_STATE 0x4826
1873	#define VMX_VMCS32_GUEST_SMBASE 0x4828
1874	#define VMX_VMCS32_GUEST_SYSENTER_CS 0x482a
1875	#define VMX_VMCS32_PREEMPT_TIMER_VALUE 0x482e
1876
1877	/** 32-bit host-state fields. */
1878	#define VMX_VMCS32_HOST_SYSENTER_CS 0x4C00
1879
1880	/** Natural-width control fields. */
1881	#define VMX_VMCS_CTRL_CR0_MASK 0x6000
1882	#define VMX_VMCS_CTRL_CR4_MASK 0x6002
1883	#define VMX_VMCS_CTRL_CR0_READ_SHADOW 0x6004
1884	#define VMX_VMCS_CTRL_CR4_READ_SHADOW 0x6006
1885	#define VMX_VMCS_CTRL_CR3_TARGET_VAL0 0x6008
1886	#define VMX_VMCS_CTRL_CR3_TARGET_VAL1 0x600a
1887	#define VMX_VMCS_CTRL_CR3_TARGET_VAL2 0x600c
1888	#define VMX_VMCS_CTRL_CR3_TARGET_VAL3 0x600e
1889
1890	/** Natural-width read-only data fields. */
1891	#define VMX_VMCS_RO_EXIT_QUALIFICATION 0x6400
1892	#define VMX_VMCS_RO_IO_RCX 0x6402
1893	#define VMX_VMCS_RO_IO_RSI 0x6404
1894	#define VMX_VMCS_RO_IO_RDI 0x6406
1895	#define VMX_VMCS_RO_IO_RIP 0x6408
1896	#define VMX_VMCS_RO_GUEST_LINEAR_ADDR 0x640a
1897
1898	/** Natural-width guest-state fields. */
1899	#define VMX_VMCS_GUEST_CR0 0x6800
1900	#define VMX_VMCS_GUEST_CR3 0x6802
1901	#define VMX_VMCS_GUEST_CR4 0x6804
1902	#define VMX_VMCS_GUEST_ES_BASE 0x6806
1903	#define VMX_VMCS_GUEST_CS_BASE 0x6808
1904	#define VMX_VMCS_GUEST_SS_BASE 0x680a
1905	#define VMX_VMCS_GUEST_DS_BASE 0x680c
1906	#define VMX_VMCS_GUEST_FS_BASE 0x680e
1907	#define VMX_VMCS_GUEST_GS_BASE 0x6810
1908	#define VMX_VMCS_GUEST_LDTR_BASE 0x6812
1909	#define VMX_VMCS_GUEST_TR_BASE 0x6814
1910	#define VMX_VMCS_GUEST_GDTR_BASE 0x6816
1911	#define VMX_VMCS_GUEST_IDTR_BASE 0x6818
1912	#define VMX_VMCS_GUEST_DR7 0x681a
1913	#define VMX_VMCS_GUEST_RSP 0x681c
1914	#define VMX_VMCS_GUEST_RIP 0x681e
1915	#define VMX_VMCS_GUEST_RFLAGS 0x6820
1916	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPTS 0x6822
1917	#define VMX_VMCS_GUEST_SYSENTER_ESP 0x6824
1918	#define VMX_VMCS_GUEST_SYSENTER_EIP 0x6826
1919
1920	/** Natural-width host-state fields. */
1921	#define VMX_VMCS_HOST_CR0 0x6c00
1922	#define VMX_VMCS_HOST_CR3 0x6c02
1923	#define VMX_VMCS_HOST_CR4 0x6c04
1924	#define VMX_VMCS_HOST_FS_BASE 0x6c06
1925	#define VMX_VMCS_HOST_GS_BASE 0x6c08
1926	#define VMX_VMCS_HOST_TR_BASE 0x6c0a
1927	#define VMX_VMCS_HOST_GDTR_BASE 0x6c0c
1928	#define VMX_VMCS_HOST_IDTR_BASE 0x6c0e
1929	#define VMX_VMCS_HOST_SYSENTER_ESP 0x6c10
1930	#define VMX_VMCS_HOST_SYSENTER_EIP 0x6c12
1931	#define VMX_VMCS_HOST_RSP 0x6c14
1932	#define VMX_VMCS_HOST_RIP 0x6c16
1933
1934	/**
1935	* VMCS field.
1936	* In accordance with the VT-x spec.
1937	*/
1938	typedef union
1939	{
1940	struct
1941	{
1942	/** The access type; 0=full, 1=high of 64-bit fields. */
1943	uint32_t fAccessType : 1;
1944	/** The index. */
1945	uint32_t u8Index : 8;
1946	/** The type; 0=control, 1=VM-exit info, 2=guest-state, 3=host-state. */
1947	uint32_t u2Type : 2;
1948	/** Reserved (MBZ). */
1949	uint32_t u1Reserved0 : 1;
1950	/** The width; 0=16-bit, 1=64-bit, 2=32-bit, 3=natural-width. */
1951	uint32_t u2Width : 2;
1952	/** Reserved (MBZ). */
1953	uint32_t u18Reserved0 : 18;
1954	} n;
1955
1956	/* The unsigned integer view. */
1957	uint32_t u;
1958	} VMXVMCSFIELD;
1959	AssertCompileSize(VMXVMCSFIELD, 4);
1960	/** Pointer to a VMCS field. */
1961	typedef VMXVMCSFIELD *PVMXVMCSFIELD;
1962	/** Pointer to a const VMCS field. */
1963	typedef const VMXVMCSFIELD *PCVMXVMCSFIELD;
1964
1965	/** VMCS field: Mask of reserved bits (bits 63:15 MBZ), bit 12 is not included! */
1966	#define VMX_VMCSFIELD_RSVD_MASK UINT64_C(0xffffffffffff8000)
1967
1968	/** Bits fields for a VMCS field. */
1969	#define VMX_BF_VMCSFIELD_ACCESS_TYPE_SHIFT 0
1970	#define VMX_BF_VMCSFIELD_ACCESS_TYPE_MASK UINT32_C(0x00000001)
1971	#define VMX_BF_VMCSFIELD_INDEX_SHIFT 1
1972	#define VMX_BF_VMCSFIELD_INDEX_MASK UINT32_C(0x000003fe)
1973	#define VMX_BF_VMCSFIELD_TYPE_SHIFT 10
1974	#define VMX_BF_VMCSFIELD_TYPE_MASK UINT32_C(0x00000c00)
1975	#define VMX_BF_VMCSFIELD_RSVD_12_SHIFT 12
1976	#define VMX_BF_VMCSFIELD_RSVD_12_MASK UINT32_C(0x00001000)
1977	#define VMX_BF_VMCSFIELD_WIDTH_SHIFT 13
1978	#define VMX_BF_VMCSFIELD_WIDTH_MASK UINT32_C(0x00006000)
1979	#define VMX_BF_VMCSFIELD_RSVD_15_31_SHIFT 15
1980	#define VMX_BF_VMCSFIELD_RSVD_15_31_MASK UINT32_C(0xffff8000)
1981	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCSFIELD_, UINT32_C(0), UINT32_MAX,
1982	(ACCESS_TYPE, INDEX, TYPE, RSVD_12, WIDTH, RSVD_15_31));
1983
1984	/**
1985	* VMCS field encoding: Access type.
1986	* In accordance with the VT-x spec.
1987	*/
1988	typedef enum
1989	{
1990	VMXVMCSFIELDACCESS_FULL = 0,
1991	VMXVMCSFIELDACCESS_HIGH
1992	} VMXVMCSFIELDACCESS;
1993	AssertCompileSize(VMXVMCSFIELDACCESS, 4);
1994	/** VMCS field encoding type: Full. */
1995	#define VMX_VMCSFIELD_ACCESS_FULL 0
1996	/** VMCS field encoding type: High. */
1997	#define VMX_VMCSFIELD_ACCESS_HIGH 1
1998
1999	/**
2000	* VMCS field encoding: Type.
2001	* In accordance with the VT-x spec.
2002	*/
2003	typedef enum
2004	{
2005	VMXVMCSFIELDTYPE_CONTROL = 0,
2006	VMXVMCSFIELDTYPE_VMEXIT_INFO,
2007	VMXVMCSFIELDTYPE_GUEST_STATE,
2008	VMXVMCSFIELDTYPE_HOST_STATE
2009	} VMXVMCSFIELDTYPE;
2010	AssertCompileSize(VMXVMCSFIELDTYPE, 4);
2011	/** VMCS field encoding type: Control. */
2012	#define VMX_VMCSFIELD_TYPE_CONTROL 0
2013	/** VMCS field encoding type: VM-exit information / read-only fields. */
2014	#define VMX_VMCSFIELD_TYPE_VMEXIT_INFO 1
2015	/** VMCS field encoding type: Guest-state. */
2016	#define VMX_VMCSFIELD_TYPE_GUEST_STATE 2
2017	/** VMCS field encoding type: Host-state. */
2018	#define VMX_VMCSFIELD_TYPE_HOST_STATE 3
2019
2020	/**
2021	* VMCS field encoding: Width.
2022	* In accordance with the VT-x spec.
2023	*/
2024	typedef enum
2025	{
2026	VMXVMCSFIELDWIDTH_16BIT = 0,
2027	VMXVMCSFIELDWIDTH_64BIT,
2028	VMXVMCSFIELDWIDTH_32BIT,
2029	VMXVMCSFIELDWIDTH_NATURAL
2030	} VMXVMCSFIELDWIDTH;
2031	AssertCompileSize(VMXVMCSFIELDWIDTH, 4);
2032	/** VMCS field encoding width: 16-bit. */
2033	#define VMX_VMCSFIELD_WIDTH_16BIT 0
2034	/** VMCS field encoding width: 64-bit. */
2035	#define VMX_VMCSFIELD_WIDTH_64BIT 1
2036	/** VMCS field encoding width: 32-bit. */
2037	#define VMX_VMCSFIELD_WIDTH_32BIT 2
2038	/** VMCS field encoding width: Natural width. */
2039	#define VMX_VMCSFIELD_WIDTH_NATURAL 3
2040	/** @} */
2041
2042
2043	/** @name VM-entry instruction length.
2044	* @{ */
2045	/** The maximum valid value for VM-entry instruction length while injecting a
2046	* software interrupt, software exception or privileged software exception. */
2047	#define VMX_ENTRY_INSTR_LEN_MAX 15
2048	/** @} */
2049
2050
2051	/** @name VM-entry register masks.
2052	* @{ */
2053	/** CR0 bits ignored on VM-entry (ET, NW, CD and reserved bits bits 6:15, bit 17,
2054	* bits 19:28). */
2055	#define VMX_ENTRY_CR0_IGNORE_MASK UINT64_C(0x7ffaffd0)
2056	/** DR7 bits set here are always cleared on VM-entry (bit 12, bits 14:15). */
2057	#define VMX_ENTRY_DR7_MBZ_MASK UINT64_C(0xd000)
2058	/** DR7 bits set here are always set on VM-entry (bit 10). */
2059	#define VMX_ENTRY_DR7_MB1_MASK UINT64_C(0x400)
2060	/** @} */
2061
2062
2063	/** @name Pin-based VM-execution controls.
2064	* @{
2065	*/
2066	/** External interrupt exiting. */
2067	#define VMX_PIN_CTLS_EXT_INT_EXIT RT_BIT(0)
2068	/** NMI exiting. */
2069	#define VMX_PIN_CTLS_NMI_EXIT RT_BIT(3)
2070	/** Virtual NMIs. */
2071	#define VMX_PIN_CTLS_VIRT_NMI RT_BIT(5)
2072	/** Activate VMX preemption timer. */
2073	#define VMX_PIN_CTLS_PREEMPT_TIMER RT_BIT(6)
2074	/** Process interrupts with the posted-interrupt notification vector. */
2075	#define VMX_PIN_CTLS_POSTED_INT RT_BIT(7)
2076	/** Default1 class when true capability MSRs are not supported. */
2077	#define VMX_PIN_CTLS_DEFAULT1 UINT32_C(0x00000016)
2078
2079	/** Bit fields for MSR_IA32_VMX_PINBASED_CTLS and Pin-based VM-execution
2080	* controls field in the VMCS. */
2081	#define VMX_BF_PIN_CTLS_EXT_INT_EXIT_SHIFT 0
2082	#define VMX_BF_PIN_CTLS_EXT_INT_EXIT_MASK UINT32_C(0x00000001)
2083	#define VMX_BF_PIN_CTLS_UNDEF_1_2_SHIFT 1
2084	#define VMX_BF_PIN_CTLS_UNDEF_1_2_MASK UINT32_C(0x00000006)
2085	#define VMX_BF_PIN_CTLS_NMI_EXIT_SHIFT 3
2086	#define VMX_BF_PIN_CTLS_NMI_EXIT_MASK UINT32_C(0x00000008)
2087	#define VMX_BF_PIN_CTLS_UNDEF_4_SHIFT 4
2088	#define VMX_BF_PIN_CTLS_UNDEF_4_MASK UINT32_C(0x00000010)
2089	#define VMX_BF_PIN_CTLS_VIRT_NMI_SHIFT 5
2090	#define VMX_BF_PIN_CTLS_VIRT_NMI_MASK UINT32_C(0x00000020)
2091	#define VMX_BF_PIN_CTLS_PREEMPT_TIMER_SHIFT 6
2092	#define VMX_BF_PIN_CTLS_PREEMPT_TIMER_MASK UINT32_C(0x00000040)
2093	#define VMX_BF_PIN_CTLS_POSTED_INT_SHIFT 7
2094	#define VMX_BF_PIN_CTLS_POSTED_INT_MASK UINT32_C(0x00000080)
2095	#define VMX_BF_PIN_CTLS_UNDEF_8_31_SHIFT 8
2096	#define VMX_BF_PIN_CTLS_UNDEF_8_31_MASK UINT32_C(0xffffff00)
2097	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PIN_CTLS_, UINT32_C(0), UINT32_MAX,
2098	(EXT_INT_EXIT, UNDEF_1_2, NMI_EXIT, UNDEF_4, VIRT_NMI, PREEMPT_TIMER, POSTED_INT, UNDEF_8_31));
2099	/** @} */
2100
2101
2102	/** @name Processor-based VM-execution controls.
2103	* @{
2104	*/
2105	/** VM-exit as soon as RFLAGS.IF=1 and no blocking is active. */
2106	#define VMX_PROC_CTLS_INT_WINDOW_EXIT RT_BIT(2)
2107	/** Use timestamp counter offset. */
2108	#define VMX_PROC_CTLS_USE_TSC_OFFSETTING RT_BIT(3)
2109	/** VM-exit when executing the HLT instruction. */
2110	#define VMX_PROC_CTLS_HLT_EXIT RT_BIT(7)
2111	/** VM-exit when executing the INVLPG instruction. */
2112	#define VMX_PROC_CTLS_INVLPG_EXIT RT_BIT(9)
2113	/** VM-exit when executing the MWAIT instruction. */
2114	#define VMX_PROC_CTLS_MWAIT_EXIT RT_BIT(10)
2115	/** VM-exit when executing the RDPMC instruction. */
2116	#define VMX_PROC_CTLS_RDPMC_EXIT RT_BIT(11)
2117	/** VM-exit when executing the RDTSC/RDTSCP instruction. */
2118	#define VMX_PROC_CTLS_RDTSC_EXIT RT_BIT(12)
2119	/** VM-exit when executing the MOV to CR3 instruction. (forced to 1 on the
2120	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2121	#define VMX_PROC_CTLS_CR3_LOAD_EXIT RT_BIT(15)
2122	/** VM-exit when executing the MOV from CR3 instruction. (forced to 1 on the
2123	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2124	#define VMX_PROC_CTLS_CR3_STORE_EXIT RT_BIT(16)
2125	/** VM-exit on CR8 loads. */
2126	#define VMX_PROC_CTLS_CR8_LOAD_EXIT RT_BIT(19)
2127	/** VM-exit on CR8 stores. */
2128	#define VMX_PROC_CTLS_CR8_STORE_EXIT RT_BIT(20)
2129	/** Use TPR shadow. */
2130	#define VMX_PROC_CTLS_USE_TPR_SHADOW RT_BIT(21)
2131	/** VM-exit when virtual NMI blocking is disabled. */
2132	#define VMX_PROC_CTLS_NMI_WINDOW_EXIT RT_BIT(22)
2133	/** VM-exit when executing a MOV DRx instruction. */
2134	#define VMX_PROC_CTLS_MOV_DR_EXIT RT_BIT(23)
2135	/** VM-exit when executing IO instructions. */
2136	#define VMX_PROC_CTLS_UNCOND_IO_EXIT RT_BIT(24)
2137	/** Use IO bitmaps. */
2138	#define VMX_PROC_CTLS_USE_IO_BITMAPS RT_BIT(25)
2139	/** Monitor trap flag. */
2140	#define VMX_PROC_CTLS_MONITOR_TRAP_FLAG RT_BIT(27)
2141	/** Use MSR bitmaps. */
2142	#define VMX_PROC_CTLS_USE_MSR_BITMAPS RT_BIT(28)
2143	/** VM-exit when executing the MONITOR instruction. */
2144	#define VMX_PROC_CTLS_MONITOR_EXIT RT_BIT(29)
2145	/** VM-exit when executing the PAUSE instruction. */
2146	#define VMX_PROC_CTLS_PAUSE_EXIT RT_BIT(30)
2147	/** Whether the secondary processor based VM-execution controls are used. */
2148	#define VMX_PROC_CTLS_USE_SECONDARY_CTLS RT_BIT(31)
2149	/** Default1 class when true-capability MSRs are not supported. */
2150	#define VMX_PROC_CTLS_DEFAULT1 UINT32_C(0x0401e172)
2151
2152	/** Bit fields for MSR_IA32_VMX_PROCBASED_CTLS and Processor-based VM-execution
2153	* controls field in the VMCS. */
2154	#define VMX_BF_PROC_CTLS_UNDEF_0_1_SHIFT 0
2155	#define VMX_BF_PROC_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2156	#define VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_SHIFT 2
2157	#define VMX_BF_PROC_CTLS_INT_WINDOW_EXIT_MASK UINT32_C(0x00000004)
2158	#define VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_SHIFT 3
2159	#define VMX_BF_PROC_CTLS_USE_TSC_OFFSETTING_MASK UINT32_C(0x00000008)
2160	#define VMX_BF_PROC_CTLS_UNDEF_4_6_SHIFT 4
2161	#define VMX_BF_PROC_CTLS_UNDEF_4_6_MASK UINT32_C(0x00000070)
2162	#define VMX_BF_PROC_CTLS_HLT_EXIT_SHIFT 7
2163	#define VMX_BF_PROC_CTLS_HLT_EXIT_MASK UINT32_C(0x00000080)
2164	#define VMX_BF_PROC_CTLS_UNDEF_8_SHIFT 8
2165	#define VMX_BF_PROC_CTLS_UNDEF_8_MASK UINT32_C(0x00000100)
2166	#define VMX_BF_PROC_CTLS_INVLPG_EXIT_SHIFT 9
2167	#define VMX_BF_PROC_CTLS_INVLPG_EXIT_MASK UINT32_C(0x00000200)
2168	#define VMX_BF_PROC_CTLS_MWAIT_EXIT_SHIFT 10
2169	#define VMX_BF_PROC_CTLS_MWAIT_EXIT_MASK UINT32_C(0x00000400)
2170	#define VMX_BF_PROC_CTLS_RDPMC_EXIT_SHIFT 11
2171	#define VMX_BF_PROC_CTLS_RDPMC_EXIT_MASK UINT32_C(0x00000800)
2172	#define VMX_BF_PROC_CTLS_RDTSC_EXIT_SHIFT 12
2173	#define VMX_BF_PROC_CTLS_RDTSC_EXIT_MASK UINT32_C(0x00001000)
2174	#define VMX_BF_PROC_CTLS_UNDEF_13_14_SHIFT 13
2175	#define VMX_BF_PROC_CTLS_UNDEF_13_14_MASK UINT32_C(0x00006000)
2176	#define VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_SHIFT 15
2177	#define VMX_BF_PROC_CTLS_CR3_LOAD_EXIT_MASK UINT32_C(0x00008000)
2178	#define VMX_BF_PROC_CTLS_CR3_STORE_EXIT_SHIFT 16
2179	#define VMX_BF_PROC_CTLS_CR3_STORE_EXIT_MASK UINT32_C(0x00010000)
2180	#define VMX_BF_PROC_CTLS_UNDEF_17_18_SHIFT 17
2181	#define VMX_BF_PROC_CTLS_UNDEF_17_18_MASK UINT32_C(0x00060000)
2182	#define VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_SHIFT 19
2183	#define VMX_BF_PROC_CTLS_CR8_LOAD_EXIT_MASK UINT32_C(0x00080000)
2184	#define VMX_BF_PROC_CTLS_CR8_STORE_EXIT_SHIFT 20
2185	#define VMX_BF_PROC_CTLS_CR8_STORE_EXIT_MASK UINT32_C(0x00100000)
2186	#define VMX_BF_PROC_CTLS_USE_TPR_SHADOW_SHIFT 21
2187	#define VMX_BF_PROC_CTLS_USE_TPR_SHADOW_MASK UINT32_C(0x00200000)
2188	#define VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_SHIFT 22
2189	#define VMX_BF_PROC_CTLS_NMI_WINDOW_EXIT_MASK UINT32_C(0x00400000)
2190	#define VMX_BF_PROC_CTLS_MOV_DR_EXIT_SHIFT 23
2191	#define VMX_BF_PROC_CTLS_MOV_DR_EXIT_MASK UINT32_C(0x00800000)
2192	#define VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_SHIFT 24
2193	#define VMX_BF_PROC_CTLS_UNCOND_IO_EXIT_MASK UINT32_C(0x01000000)
2194	#define VMX_BF_PROC_CTLS_USE_IO_BITMAPS_SHIFT 25
2195	#define VMX_BF_PROC_CTLS_USE_IO_BITMAPS_MASK UINT32_C(0x02000000)
2196	#define VMX_BF_PROC_CTLS_UNDEF_26_SHIFT 26
2197	#define VMX_BF_PROC_CTLS_UNDEF_26_MASK UINT32_C(0x4000000)
2198	#define VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_SHIFT 27
2199	#define VMX_BF_PROC_CTLS_MONITOR_TRAP_FLAG_MASK UINT32_C(0x08000000)
2200	#define VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_SHIFT 28
2201	#define VMX_BF_PROC_CTLS_USE_MSR_BITMAPS_MASK UINT32_C(0x10000000)
2202	#define VMX_BF_PROC_CTLS_MONITOR_EXIT_SHIFT 29
2203	#define VMX_BF_PROC_CTLS_MONITOR_EXIT_MASK UINT32_C(0x20000000)
2204	#define VMX_BF_PROC_CTLS_PAUSE_EXIT_SHIFT 30
2205	#define VMX_BF_PROC_CTLS_PAUSE_EXIT_MASK UINT32_C(0x40000000)
2206	#define VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_SHIFT 31
2207	#define VMX_BF_PROC_CTLS_USE_SECONDARY_CTLS_MASK UINT32_C(0x80000000)
2208	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PROC_CTLS_, UINT32_C(0), UINT32_MAX,
2209	(UNDEF_0_1, INT_WINDOW_EXIT, USE_TSC_OFFSETTING, UNDEF_4_6, HLT_EXIT, UNDEF_8, INVLPG_EXIT,
2210	MWAIT_EXIT, RDPMC_EXIT, RDTSC_EXIT, UNDEF_13_14, CR3_LOAD_EXIT, CR3_STORE_EXIT, UNDEF_17_18,
2211	CR8_LOAD_EXIT, CR8_STORE_EXIT, USE_TPR_SHADOW, NMI_WINDOW_EXIT, MOV_DR_EXIT, UNCOND_IO_EXIT,
2212	USE_IO_BITMAPS, UNDEF_26, MONITOR_TRAP_FLAG, USE_MSR_BITMAPS, MONITOR_EXIT, PAUSE_EXIT,
2213	USE_SECONDARY_CTLS));
2214	/** @} */
2215
2216
2217	/** @name Secondary Processor-based VM-execution controls.
2218	* @{
2219	*/
2220	/** Virtualize APIC accesses. */
2221	#define VMX_PROC_CTLS2_VIRT_APIC_ACCESS RT_BIT(0)
2222	/** EPT supported/enabled. */
2223	#define VMX_PROC_CTLS2_EPT RT_BIT(1)
2224	/** Descriptor table instructions cause VM-exits. */
2225	#define VMX_PROC_CTLS2_DESC_TABLE_EXIT RT_BIT(2)
2226	/** RDTSCP supported/enabled. */
2227	#define VMX_PROC_CTLS2_RDTSCP RT_BIT(3)
2228	/** Virtualize x2APIC mode. */
2229	#define VMX_PROC_CTLS2_VIRT_X2APIC_MODE RT_BIT(4)
2230	/** VPID supported/enabled. */
2231	#define VMX_PROC_CTLS2_VPID RT_BIT(5)
2232	/** VM-exit when executing the WBINVD instruction. */
2233	#define VMX_PROC_CTLS2_WBINVD_EXIT RT_BIT(6)
2234	/** Unrestricted guest execution. */
2235	#define VMX_PROC_CTLS2_UNRESTRICTED_GUEST RT_BIT(7)
2236	/** APIC register virtualization. */
2237	#define VMX_PROC_CTLS2_APIC_REG_VIRT RT_BIT(8)
2238	/** Virtual-interrupt delivery. */
2239	#define VMX_PROC_CTLS2_VIRT_INT_DELIVERY RT_BIT(9)
2240	/** A specified number of pause loops cause a VM-exit. */
2241	#define VMX_PROC_CTLS2_PAUSE_LOOP_EXIT RT_BIT(10)
2242	/** VM-exit when executing RDRAND instructions. */
2243	#define VMX_PROC_CTLS2_RDRAND_EXIT RT_BIT(11)
2244	/** Enables INVPCID instructions. */
2245	#define VMX_PROC_CTLS2_INVPCID RT_BIT(12)
2246	/** Enables VMFUNC instructions. */
2247	#define VMX_PROC_CTLS2_VMFUNC RT_BIT(13)
2248	/** Enables VMCS shadowing. */
2249	#define VMX_PROC_CTLS2_VMCS_SHADOWING RT_BIT(14)
2250	/** Enables ENCLS VM-exits. */
2251	#define VMX_PROC_CTLS2_ENCLS_EXIT RT_BIT(15)
2252	/** VM-exit when executing RDSEED. */
2253	#define VMX_PROC_CTLS2_RDSEED_EXIT RT_BIT(16)
2254	/** Enables page-modification logging. */
2255	#define VMX_PROC_CTLS2_PML RT_BIT(17)
2256	/** Controls whether EPT-violations may cause \#VE instead of exits. */
2257	#define VMX_PROC_CTLS2_EPT_VE RT_BIT(18)
2258	/** Conceal VMX non-root operation from Intel processor trace (PT). */
2259	#define VMX_PROC_CTLS2_CONCEAL_VMX_FROM_PT RT_BIT(19)
2260	/** Enables XSAVES/XRSTORS instructions. */
2261	#define VMX_PROC_CTLS2_XSAVES_XRSTORS RT_BIT(20)
2262	/** Enables supervisor/user mode based EPT execute permission for linear
2263	* addresses. */
2264	#define VMX_PROC_CTLS2_MODE_BASED_EPT_PERM RT_BIT(22)
2265	/** Enables EPT permissions to be specified at granularity of 128 bytes. */
2266	#define VMX_PROC_CTLS2_SPPTP_EPT RT_BIT(23)
2267	/** Intel PT output addresses are treated as guest-physical addresses and
2268	* translated using EPT. */
2269	#define VMX_PROC_CTLS2_PT_EPT RT_BIT(24)
2270	/** Use TSC scaling. */
2271	#define VMX_PROC_CTLS2_TSC_SCALING RT_BIT(25)
2272	/** Enables TPAUSE, UMONITOR and UMWAIT instructions. */
2273	#define VMX_PROC_CTLS2_USER_WAIT_PAUSE RT_BIT(26)
2274	/** Enables consulting ENCLV-exiting bitmap when executing ENCLV. */
2275	#define VMX_PROC_CTLS2_ENCLV_EXIT RT_BIT(28)
2276
2277	/** Bit fields for MSR_IA32_VMX_PROCBASED_CTLS2 and Secondary processor-based
2278	* VM-execution controls field in the VMCS. */
2279	#define VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_SHIFT 0
2280	#define VMX_BF_PROC_CTLS2_VIRT_APIC_ACCESS_MASK UINT32_C(0x00000001)
2281	#define VMX_BF_PROC_CTLS2_EPT_SHIFT 1
2282	#define VMX_BF_PROC_CTLS2_EPT_MASK UINT32_C(0x00000002)
2283	#define VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_SHIFT 2
2284	#define VMX_BF_PROC_CTLS2_DESC_TABLE_EXIT_MASK UINT32_C(0x00000004)
2285	#define VMX_BF_PROC_CTLS2_RDTSCP_SHIFT 3
2286	#define VMX_BF_PROC_CTLS2_RDTSCP_MASK UINT32_C(0x00000008)
2287	#define VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_SHIFT 4
2288	#define VMX_BF_PROC_CTLS2_VIRT_X2APIC_MODE_MASK UINT32_C(0x00000010)
2289	#define VMX_BF_PROC_CTLS2_VPID_SHIFT 5
2290	#define VMX_BF_PROC_CTLS2_VPID_MASK UINT32_C(0x00000020)
2291	#define VMX_BF_PROC_CTLS2_WBINVD_EXIT_SHIFT 6
2292	#define VMX_BF_PROC_CTLS2_WBINVD_EXIT_MASK UINT32_C(0x00000040)
2293	#define VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_SHIFT 7
2294	#define VMX_BF_PROC_CTLS2_UNRESTRICTED_GUEST_MASK UINT32_C(0x00000080)
2295	#define VMX_BF_PROC_CTLS2_APIC_REG_VIRT_SHIFT 8
2296	#define VMX_BF_PROC_CTLS2_APIC_REG_VIRT_MASK UINT32_C(0x00000100)
2297	#define VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_SHIFT 9
2298	#define VMX_BF_PROC_CTLS2_VIRT_INT_DELIVERY_MASK UINT32_C(0x00000200)
2299	#define VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_SHIFT 10
2300	#define VMX_BF_PROC_CTLS2_PAUSE_LOOP_EXIT_MASK UINT32_C(0x00000400)
2301	#define VMX_BF_PROC_CTLS2_RDRAND_EXIT_SHIFT 11
2302	#define VMX_BF_PROC_CTLS2_RDRAND_EXIT_MASK UINT32_C(0x00000800)
2303	#define VMX_BF_PROC_CTLS2_INVPCID_SHIFT 12
2304	#define VMX_BF_PROC_CTLS2_INVPCID_MASK UINT32_C(0x00001000)
2305	#define VMX_BF_PROC_CTLS2_VMFUNC_SHIFT 13
2306	#define VMX_BF_PROC_CTLS2_VMFUNC_MASK UINT32_C(0x00002000)
2307	#define VMX_BF_PROC_CTLS2_VMCS_SHADOWING_SHIFT 14
2308	#define VMX_BF_PROC_CTLS2_VMCS_SHADOWING_MASK UINT32_C(0x00004000)
2309	#define VMX_BF_PROC_CTLS2_ENCLS_EXIT_SHIFT 15
2310	#define VMX_BF_PROC_CTLS2_ENCLS_EXIT_MASK UINT32_C(0x00008000)
2311	#define VMX_BF_PROC_CTLS2_RDSEED_EXIT_SHIFT 16
2312	#define VMX_BF_PROC_CTLS2_RDSEED_EXIT_MASK UINT32_C(0x00010000)
2313	#define VMX_BF_PROC_CTLS2_PML_SHIFT 17
2314	#define VMX_BF_PROC_CTLS2_PML_MASK UINT32_C(0x00020000)
2315	#define VMX_BF_PROC_CTLS2_EPT_VE_SHIFT 18
2316	#define VMX_BF_PROC_CTLS2_EPT_VE_MASK UINT32_C(0x00040000)
2317	#define VMX_BF_PROC_CTLS2_CONCEAL_VMX_FROM_PT_SHIFT 19
2318	#define VMX_BF_PROC_CTLS2_CONCEAL_VMX_FROM_PT_MASK UINT32_C(0x00080000)
2319	#define VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_SHIFT 20
2320	#define VMX_BF_PROC_CTLS2_XSAVES_XRSTORS_MASK UINT32_C(0x00100000)
2321	#define VMX_BF_PROC_CTLS2_UNDEF_21_SHIFT 21
2322	#define VMX_BF_PROC_CTLS2_UNDEF_21_MASK UINT32_C(0x00200000)
2323	#define VMX_BF_PROC_CTLS2_MODE_BASED_EPT_PERM_SHIFT 22
2324	#define VMX_BF_PROC_CTLS2_MODE_BASED_EPT_PERM_MASK UINT32_C(0x00400000)
2325	#define VMX_BF_PROC_CTLS2_SPPTP_EPT_SHIFT 23
2326	#define VMX_BF_PROC_CTLS2_SPPTP_EPT_MASK UINT32_C(0x00800000)
2327	#define VMX_BF_PROC_CTLS2_PT_EPT_SHIFT 24
2328	#define VMX_BF_PROC_CTLS2_PT_EPT_MASK UINT32_C(0x01000000)
2329	#define VMX_BF_PROC_CTLS2_TSC_SCALING_SHIFT 25
2330	#define VMX_BF_PROC_CTLS2_TSC_SCALING_MASK UINT32_C(0x02000000)
2331	#define VMX_BF_PROC_CTLS2_USER_WAIT_PAUSE_SHIFT 26
2332	#define VMX_BF_PROC_CTLS2_USER_WAIT_PAUSE_MASK UINT32_C(0x04000000)
2333	#define VMX_BF_PROC_CTLS2_UNDEF_27_SHIFT 27
2334	#define VMX_BF_PROC_CTLS2_UNDEF_27_MASK UINT32_C(0x08000000)
2335	#define VMX_BF_PROC_CTLS2_ENCLV_EXIT_SHIFT 28
2336	#define VMX_BF_PROC_CTLS2_ENCLV_EXIT_MASK UINT32_C(0x10000000)
2337	#define VMX_BF_PROC_CTLS2_UNDEF_29_31_SHIFT 29
2338	#define VMX_BF_PROC_CTLS2_UNDEF_29_31_MASK UINT32_C(0xe0000000)
2339
2340	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_PROC_CTLS2_, UINT32_C(0), UINT32_MAX,
2341	(VIRT_APIC_ACCESS, EPT, DESC_TABLE_EXIT, RDTSCP, VIRT_X2APIC_MODE, VPID, WBINVD_EXIT,
2342	UNRESTRICTED_GUEST, APIC_REG_VIRT, VIRT_INT_DELIVERY, PAUSE_LOOP_EXIT, RDRAND_EXIT, INVPCID, VMFUNC,
2343	VMCS_SHADOWING, ENCLS_EXIT, RDSEED_EXIT, PML, EPT_VE, CONCEAL_VMX_FROM_PT, XSAVES_XRSTORS, UNDEF_21,
2344	MODE_BASED_EPT_PERM, SPPTP_EPT, PT_EPT, TSC_SCALING, USER_WAIT_PAUSE, UNDEF_27, ENCLV_EXIT,
2345	UNDEF_29_31));
2346	/** @} */
2347
2348
2349	/** @name VM-entry controls.
2350	* @{
2351	*/
2352	/** Load guest debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the
2353	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2354	#define VMX_ENTRY_CTLS_LOAD_DEBUG RT_BIT(2)
2355	/** 64-bit guest mode. Must be 0 for CPUs that don't support AMD64. */
2356	#define VMX_ENTRY_CTLS_IA32E_MODE_GUEST RT_BIT(9)
2357	/** In SMM mode after VM-entry. */
2358	#define VMX_ENTRY_CTLS_ENTRY_TO_SMM RT_BIT(10)
2359	/** Disable dual treatment of SMI and SMM; must be zero for VM-entry outside of SMM. */
2360	#define VMX_ENTRY_CTLS_DEACTIVATE_DUAL_MON RT_BIT(11)
2361	/** Whether the guest IA32_PERF_GLOBAL_CTRL MSR is loaded on VM-entry. */
2362	#define VMX_ENTRY_CTLS_LOAD_PERF_MSR RT_BIT(13)
2363	/** Whether the guest IA32_PAT MSR is loaded on VM-entry. */
2364	#define VMX_ENTRY_CTLS_LOAD_PAT_MSR RT_BIT(14)
2365	/** Whether the guest IA32_EFER MSR is loaded on VM-entry. */
2366	#define VMX_ENTRY_CTLS_LOAD_EFER_MSR RT_BIT(15)
2367	/** Whether the guest IA32_BNDCFGS MSR is loaded on VM-entry. */
2368	#define VMX_ENTRY_CTLS_LOAD_BNDCFGS_MSR RT_BIT(16)
2369	/** Whether to conceal VMX from Intel PT (Processor Trace). */
2370	#define VMX_ENTRY_CTLS_CONCEAL_VMX_FROM_PT RT_BIT(17)
2371	/** Whether the guest IA32_RTIT MSR is loaded on VM-entry. */
2372	#define VMX_ENTRY_CTLS_LOAD_RTIT_CTL_MSR RT_BIT(18)
2373	/** Default1 class when true-capability MSRs are not supported. */
2374	#define VMX_ENTRY_CTLS_DEFAULT1 UINT32_C(0x000011ff)
2375
2376	/** Bit fields for MSR_IA32_VMX_ENTRY_CTLS and VM-entry controls field in the
2377	* VMCS. */
2378	#define VMX_BF_ENTRY_CTLS_UNDEF_0_1_SHIFT 0
2379	#define VMX_BF_ENTRY_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2380	#define VMX_BF_ENTRY_CTLS_LOAD_DEBUG_SHIFT 2
2381	#define VMX_BF_ENTRY_CTLS_LOAD_DEBUG_MASK UINT32_C(0x00000004)
2382	#define VMX_BF_ENTRY_CTLS_UNDEF_3_8_SHIFT 3
2383	#define VMX_BF_ENTRY_CTLS_UNDEF_3_8_MASK UINT32_C(0x000001f8)
2384	#define VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_SHIFT 9
2385	#define VMX_BF_ENTRY_CTLS_IA32E_MODE_GUEST_MASK UINT32_C(0x00000200)
2386	#define VMX_BF_ENTRY_CTLS_ENTRY_SMM_SHIFT 10
2387	#define VMX_BF_ENTRY_CTLS_ENTRY_SMM_MASK UINT32_C(0x00000400)
2388	#define VMX_BF_ENTRY_CTLS_DEACTIVATE_DUAL_MON_SHIFT 11
2389	#define VMX_BF_ENTRY_CTLS_DEACTIVATE_DUAL_MON_MASK UINT32_C(0x00000800)
2390	#define VMX_BF_ENTRY_CTLS_UNDEF_12_SHIFT 12
2391	#define VMX_BF_ENTRY_CTLS_UNDEF_12_MASK UINT32_C(0x00001000)
2392	#define VMX_BF_ENTRY_CTLS_LOAD_PERF_MSR_SHIFT 13
2393	#define VMX_BF_ENTRY_CTLS_LOAD_PERF_MSR_MASK UINT32_C(0x00002000)
2394	#define VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_SHIFT 14
2395	#define VMX_BF_ENTRY_CTLS_LOAD_PAT_MSR_MASK UINT32_C(0x00004000)
2396	#define VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_SHIFT 15
2397	#define VMX_BF_ENTRY_CTLS_LOAD_EFER_MSR_MASK UINT32_C(0x00008000)
2398	#define VMX_BF_ENTRY_CTLS_LOAD_BNDCFGS_MSR_SHIFT 16
2399	#define VMX_BF_ENTRY_CTLS_LOAD_BNDCFGS_MSR_MASK UINT32_C(0x00010000)
2400	#define VMX_BF_ENTRY_CTLS_CONCEAL_VMX_FROM_PT_SHIFT 17
2401	#define VMX_BF_ENTRY_CTLS_CONCEAL_VMX_FROM_PT_MASK UINT32_C(0x00020000)
2402	#define VMX_BF_ENTRY_CTLS_LOAD_RTIT_CTL_MSR_SHIFT 18
2403	#define VMX_BF_ENTRY_CTLS_LOAD_RTIT_CTL_MSR_MASK UINT32_C(0x00040000)
2404	#define VMX_BF_ENTRY_CTLS_UNDEF_19_31_SHIFT 19
2405	#define VMX_BF_ENTRY_CTLS_UNDEF_19_31_MASK UINT32_C(0xfff80000)
2406	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_ENTRY_CTLS_, UINT32_C(0), UINT32_MAX,
2407	(UNDEF_0_1, LOAD_DEBUG, UNDEF_3_8, IA32E_MODE_GUEST, ENTRY_SMM, DEACTIVATE_DUAL_MON, UNDEF_12,
2408	LOAD_PERF_MSR, LOAD_PAT_MSR, LOAD_EFER_MSR, LOAD_BNDCFGS_MSR, CONCEAL_VMX_FROM_PT,
2409	LOAD_RTIT_CTL_MSR, UNDEF_19_31));
2410	/** @} */
2411
2412
2413	/** @name VM-exit controls.
2414	* @{
2415	*/
2416	/** Save guest debug controls (dr7 & IA32_DEBUGCTL_MSR) (forced to 1 on the
2417	* 'first' VT-x capable CPUs; this actually includes the newest Nehalem CPUs) */
2418	#define VMX_EXIT_CTLS_SAVE_DEBUG RT_BIT(2)
2419	/** Return to long mode after a VM-exit. */
2420	#define VMX_EXIT_CTLS_HOST_ADDR_SPACE_SIZE RT_BIT(9)
2421	/** Whether the host IA32_PERF_GLOBAL_CTRL MSR is loaded on VM-exit. */
2422	#define VMX_EXIT_CTLS_LOAD_PERF_MSR RT_BIT(12)
2423	/** Acknowledge external interrupts with the irq controller if one caused a VM-exit. */
2424	#define VMX_EXIT_CTLS_ACK_EXT_INT RT_BIT(15)
2425	/** Whether the guest IA32_PAT MSR is saved on VM-exit. */
2426	#define VMX_EXIT_CTLS_SAVE_PAT_MSR RT_BIT(18)
2427	/** Whether the host IA32_PAT MSR is loaded on VM-exit. */
2428	#define VMX_EXIT_CTLS_LOAD_PAT_MSR RT_BIT(19)
2429	/** Whether the guest IA32_EFER MSR is saved on VM-exit. */
2430	#define VMX_EXIT_CTLS_SAVE_EFER_MSR RT_BIT(20)
2431	/** Whether the host IA32_EFER MSR is loaded on VM-exit. */
2432	#define VMX_EXIT_CTLS_LOAD_EFER_MSR RT_BIT(21)
2433	/** Whether the value of the VMX preemption timer is saved on every VM-exit. */
2434	#define VMX_EXIT_CTLS_SAVE_PREEMPT_TIMER RT_BIT(22)
2435	/** Whether IA32_BNDCFGS MSR is cleared on VM-exit. */
2436	#define VMX_EXIT_CTLS_CLEAR_BNDCFGS_MSR RT_BIT(23)
2437	/** Whether to conceal VMX from Intel PT. */
2438	#define VMX_EXIT_CTLS_CONCEAL_VMX_FROM_PT RT_BIT(24)
2439	/** Whether IA32_RTIT_CTL MSR is cleared on VM-exit. */
2440	#define VMX_EXIT_CTLS_CLEAR_RTIT_CTL_MSR RT_BIT(25)
2441	/** Default1 class when true-capability MSRs are not supported. */
2442	#define VMX_EXIT_CTLS_DEFAULT1 UINT32_C(0x00036dff)
2443
2444	/** Bit fields for MSR_IA32_VMX_EXIT_CTLS and VM-exit controls field in the
2445	* VMCS. */
2446	#define VMX_BF_EXIT_CTLS_UNDEF_0_1_SHIFT 0
2447	#define VMX_BF_EXIT_CTLS_UNDEF_0_1_MASK UINT32_C(0x00000003)
2448	#define VMX_BF_EXIT_CTLS_SAVE_DEBUG_SHIFT 2
2449	#define VMX_BF_EXIT_CTLS_SAVE_DEBUG_MASK UINT32_C(0x00000004)
2450	#define VMX_BF_EXIT_CTLS_UNDEF_3_8_SHIFT 3
2451	#define VMX_BF_EXIT_CTLS_UNDEF_3_8_MASK UINT32_C(0x000001f8)
2452	#define VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_SHIFT 9
2453	#define VMX_BF_EXIT_CTLS_HOST_ADDR_SPACE_SIZE_MASK UINT32_C(0x00000200)
2454	#define VMX_BF_EXIT_CTLS_UNDEF_10_11_SHIFT 10
2455	#define VMX_BF_EXIT_CTLS_UNDEF_10_11_MASK UINT32_C(0x00000c00)
2456	#define VMX_BF_EXIT_CTLS_LOAD_PERF_MSR_SHIFT 12
2457	#define VMX_BF_EXIT_CTLS_LOAD_PERF_MSR_MASK UINT32_C(0x00001000)
2458	#define VMX_BF_EXIT_CTLS_UNDEF_13_14_SHIFT 13
2459	#define VMX_BF_EXIT_CTLS_UNDEF_13_14_MASK UINT32_C(0x00006000)
2460	#define VMX_BF_EXIT_CTLS_ACK_EXT_INT_SHIFT 15
2461	#define VMX_BF_EXIT_CTLS_ACK_EXT_INT_MASK UINT32_C(0x00008000)
2462	#define VMX_BF_EXIT_CTLS_UNDEF_16_17_SHIFT 16
2463	#define VMX_BF_EXIT_CTLS_UNDEF_16_17_MASK UINT32_C(0x00030000)
2464	#define VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_SHIFT 18
2465	#define VMX_BF_EXIT_CTLS_SAVE_PAT_MSR_MASK UINT32_C(0x00040000)
2466	#define VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_SHIFT 19
2467	#define VMX_BF_EXIT_CTLS_LOAD_PAT_MSR_MASK UINT32_C(0x00080000)
2468	#define VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_SHIFT 20
2469	#define VMX_BF_EXIT_CTLS_SAVE_EFER_MSR_MASK UINT32_C(0x00100000)
2470	#define VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_SHIFT 21
2471	#define VMX_BF_EXIT_CTLS_LOAD_EFER_MSR_MASK UINT32_C(0x00200000)
2472	#define VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_SHIFT 22
2473	#define VMX_BF_EXIT_CTLS_SAVE_PREEMPT_TIMER_MASK UINT32_C(0x00400000)
2474	#define VMX_BF_EXIT_CTLS_CLEAR_BNDCFGS_MSR_SHIFT 23
2475	#define VMX_BF_EXIT_CTLS_CLEAR_BNDCFGS_MSR_MASK UINT32_C(0x00800000)
2476	#define VMX_BF_EXIT_CTLS_CONCEAL_VMX_FROM_PT_SHIFT 24
2477	#define VMX_BF_EXIT_CTLS_CONCEAL_VMX_FROM_PT_MASK UINT32_C(0x01000000)
2478	#define VMX_BF_EXIT_CTLS_CLEAR_RTIT_CTL_MSR_SHIFT 25
2479	#define VMX_BF_EXIT_CTLS_CLEAR_RTIT_CTL_MSR_MASK UINT32_C(0x02000000)
2480	#define VMX_BF_EXIT_CTLS_UNDEF_26_31_SHIFT 26
2481	#define VMX_BF_EXIT_CTLS_UNDEF_26_31_MASK UINT32_C(0xfc000000)
2482	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_CTLS_, UINT32_C(0), UINT32_MAX,
2483	(UNDEF_0_1, SAVE_DEBUG, UNDEF_3_8, HOST_ADDR_SPACE_SIZE, UNDEF_10_11, LOAD_PERF_MSR, UNDEF_13_14,
2484	ACK_EXT_INT, UNDEF_16_17, SAVE_PAT_MSR, LOAD_PAT_MSR, SAVE_EFER_MSR, LOAD_EFER_MSR,
2485	SAVE_PREEMPT_TIMER, CLEAR_BNDCFGS_MSR, CONCEAL_VMX_FROM_PT, CLEAR_RTIT_CTL_MSR, UNDEF_26_31));
2486	/** @} */
2487
2488
2489	/** @name VM-exit reason.
2490	* @{
2491	*/
2492	#define VMX_EXIT_REASON_BASIC(a) ((a) & 0xffff)
2493	#define VMX_EXIT_REASON_HAS_ENTRY_FAILED(a) (((a) >> 31) & 1)
2494	#define VMX_EXIT_REASON_ENTRY_FAILED RT_BIT(31)
2495
2496	/** Bit fields for VM-exit reason. */
2497	/** The exit reason. */
2498	#define VMX_BF_EXIT_REASON_BASIC_SHIFT 0
2499	#define VMX_BF_EXIT_REASON_BASIC_MASK UINT32_C(0x0000ffff)
2500	/** Bits 16:26 are reseved and MBZ. */
2501	#define VMX_BF_EXIT_REASON_RSVD_16_26_SHIFT 16
2502	#define VMX_BF_EXIT_REASON_RSVD_16_26_MASK UINT32_C(0x07ff0000)
2503	/** Whether the VM-exit was incident to enclave mode. */
2504	#define VMX_BF_EXIT_REASON_ENCLAVE_MODE_SHIFT 27
2505	#define VMX_BF_EXIT_REASON_ENCLAVE_MODE_MASK UINT32_C(0x08000000)
2506	/** Pending MTF (Monitor Trap Flag) during VM-exit (only applicable in SMM mode). */
2507	#define VMX_BF_EXIT_REASON_SMM_PENDING_MTF_SHIFT 28
2508	#define VMX_BF_EXIT_REASON_SMM_PENDING_MTF_MASK UINT32_C(0x10000000)
2509	/** VM-exit from VMX root operation (only possible with SMM). */
2510	#define VMX_BF_EXIT_REASON_VMX_ROOT_MODE_SHIFT 29
2511	#define VMX_BF_EXIT_REASON_VMX_ROOT_MODE_MASK UINT32_C(0x20000000)
2512	/** Bit 30 is reserved and MBZ. */
2513	#define VMX_BF_EXIT_REASON_RSVD_30_SHIFT 30
2514	#define VMX_BF_EXIT_REASON_RSVD_30_MASK UINT32_C(0x40000000)
2515	/** Whether VM-entry failed (currently only happens during loading guest-state
2516	* or MSRs or machine check exceptions). */
2517	#define VMX_BF_EXIT_REASON_ENTRY_FAILED_SHIFT 31
2518	#define VMX_BF_EXIT_REASON_ENTRY_FAILED_MASK UINT32_C(0x80000000)
2519	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_REASON_, UINT32_C(0), UINT32_MAX,
2520	(BASIC, RSVD_16_26, ENCLAVE_MODE, SMM_PENDING_MTF, VMX_ROOT_MODE, RSVD_30, ENTRY_FAILED));
2521	/** @} */
2522
2523
2524	/** @name VM-entry interruption information.
2525	* @{
2526	*/
2527	#define VMX_ENTRY_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2528	#define VMX_ENTRY_INT_INFO_VECTOR(a) ((a) & 0xff)
2529	#define VMX_ENTRY_INT_INFO_TYPE_SHIFT 8
2530	#define VMX_ENTRY_INT_INFO_TYPE(a) (((a) >> 8) & 7)
2531	#define VMX_ENTRY_INT_INFO_ERROR_CODE_VALID RT_BIT(11)
2532	#define VMX_ENTRY_INT_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2533	#define VMX_ENTRY_INT_INFO_NMI_UNBLOCK_IRET 12
2534	#define VMX_ENTRY_INT_INFO_IS_NMI_UNBLOCK_IRET(a) (((a) >> 12) & 1)
2535	#define VMX_ENTRY_INT_INFO_VALID RT_BIT(31)
2536	#define VMX_ENTRY_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2537	/** Construct an VM-entry interruption information field from a VM-exit interruption
2538	* info value (same except that bit 12 is reserved). */
2539	#define VMX_ENTRY_INT_INFO_FROM_EXIT_INT_INFO(a) ((a) & ~RT_BIT(12))
2540	/** Construct a VM-entry interruption information field from an IDT-vectoring
2541	* information field (same except that bit 12 is reserved). */
2542	#define VMX_ENTRY_INT_INFO_FROM_EXIT_IDT_INFO(a) ((a) & ~RT_BIT(12))
2543	/** If the VM-entry interruption information field indicates a page-fault. */
2544	#define VMX_ENTRY_INT_INFO_IS_XCPT_PF(a) (((a) & ( VMX_BF_ENTRY_INT_INFO_VALID_MASK \
2545	\| VMX_BF_ENTRY_INT_INFO_TYPE_MASK \
2546	\| VMX_BF_ENTRY_INT_INFO_VECTOR_MASK)) \
2547	== ( RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_VALID, 1) \
2548	\| RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_TYPE, VMX_ENTRY_INT_INFO_TYPE_HW_XCPT) \
2549	\| RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_VECTOR, X86_XCPT_PF)))
2550	/** If the VM-entry interruption information field indicates an external
2551	* interrupt. */
2552	#define VMX_ENTRY_INT_INFO_IS_EXT_INT(a) (((a) & ( VMX_BF_ENTRY_INT_INFO_VALID_MASK \
2553	\| VMX_BF_ENTRY_INT_INFO_TYPE_MASK)) \
2554	== ( RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_VALID, 1) \
2555	\| RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_TYPE, VMX_ENTRY_INT_INFO_TYPE_EXT_INT)))
2556	/** If the VM-entry interruption information field indicates an NMI. */
2557	#define VMX_ENTRY_INT_INFO_IS_XCPT_NMI(a) (((a) & ( VMX_BF_ENTRY_INT_INFO_VALID_MASK \
2558	\| VMX_BF_ENTRY_INT_INFO_TYPE_MASK \
2559	\| VMX_BF_ENTRY_INT_INFO_VECTOR_MASK)) \
2560	== ( RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_VALID, 1) \
2561	\| RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_TYPE, VMX_ENTRY_INT_INFO_TYPE_NMI) \
2562	\| RT_BF_MAKE(VMX_BF_ENTRY_INT_INFO_VECTOR, X86_XCPT_NMI)))
2563
2564	/** Bit fields for VM-entry interruption information. */
2565	/** The VM-entry interruption vector. */
2566	#define VMX_BF_ENTRY_INT_INFO_VECTOR_SHIFT 0
2567	#define VMX_BF_ENTRY_INT_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2568	/** The VM-entry interruption type (see VMX_ENTRY_INT_INFO_TYPE_XXX). */
2569	#define VMX_BF_ENTRY_INT_INFO_TYPE_SHIFT 8
2570	#define VMX_BF_ENTRY_INT_INFO_TYPE_MASK UINT32_C(0x00000700)
2571	/** Whether this event has an error code. */
2572	#define VMX_BF_ENTRY_INT_INFO_ERR_CODE_VALID_SHIFT 11
2573	#define VMX_BF_ENTRY_INT_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2574	/** Bits 12:30 are reserved and MBZ. */
2575	#define VMX_BF_ENTRY_INT_INFO_RSVD_12_30_SHIFT 12
2576	#define VMX_BF_ENTRY_INT_INFO_RSVD_12_30_MASK UINT32_C(0x7ffff000)
2577	/** Whether this VM-entry interruption info is valid. */
2578	#define VMX_BF_ENTRY_INT_INFO_VALID_SHIFT 31
2579	#define VMX_BF_ENTRY_INT_INFO_VALID_MASK UINT32_C(0x80000000)
2580	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_ENTRY_INT_INFO_, UINT32_C(0), UINT32_MAX,
2581	(VECTOR, TYPE, ERR_CODE_VALID, RSVD_12_30, VALID));
2582	/** @} */
2583
2584
2585	/** @name VM-entry exception error code.
2586	* @{ */
2587	/** Error code valid mask. */
2588	/** @todo r=ramshankar: Intel spec. 26.2.1.3 "VM-Entry Control Fields" states that
2589	* bits 31:15 MBZ. However, Intel spec. 6.13 "Error Code" states "To keep the
2590	* stack aligned for doubleword pushes, the upper half of the error code is
2591	* reserved" which implies bits 31:16 MBZ (and not 31:15) which is what we
2592	* use below. */
2593	#define VMX_ENTRY_INT_XCPT_ERR_CODE_VALID_MASK UINT32_C(0xffff)
2594	/** @} */
2595
2596	/** @name VM-entry interruption information types.
2597	* @{
2598	*/
2599	#define VMX_ENTRY_INT_INFO_TYPE_EXT_INT 0
2600	#define VMX_ENTRY_INT_INFO_TYPE_RSVD 1
2601	#define VMX_ENTRY_INT_INFO_TYPE_NMI 2
2602	#define VMX_ENTRY_INT_INFO_TYPE_HW_XCPT 3
2603	#define VMX_ENTRY_INT_INFO_TYPE_SW_INT 4
2604	#define VMX_ENTRY_INT_INFO_TYPE_PRIV_SW_XCPT 5
2605	#define VMX_ENTRY_INT_INFO_TYPE_SW_XCPT 6
2606	#define VMX_ENTRY_INT_INFO_TYPE_OTHER_EVENT 7
2607	/** @} */
2608
2609
2610	/** @name VM-entry interruption information vector types for
2611	* VMX_ENTRY_INT_INFO_TYPE_OTHER_EVENT.
2612	* @{ */
2613	#define VMX_ENTRY_INT_INFO_VECTOR_MTF 0
2614	/** @} */
2615
2616
2617	/** @name VM-exit interruption information.
2618	* @{
2619	*/
2620	#define VMX_EXIT_INT_INFO_VECTOR(a) ((a) & 0xff)
2621	#define VMX_EXIT_INT_INFO_TYPE_SHIFT 8
2622	#define VMX_EXIT_INT_INFO_TYPE(a) (((a) >> 8) & 7)
2623	#define VMX_EXIT_INT_INFO_ERROR_CODE_VALID RT_BIT(11)
2624	#define VMX_EXIT_INT_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2625	#define VMX_EXIT_INT_INFO_NMI_UNBLOCK_IRET 12
2626	#define VMX_EXIT_INT_INFO_IS_NMI_UNBLOCK_IRET(a) (((a) >> 12) & 1)
2627	#define VMX_EXIT_INT_INFO_VALID RT_BIT(31)
2628	#define VMX_EXIT_INT_INFO_IS_VALID(a) (((a) >> 31) & 1)
2629
2630	/** If the VM-exit interruption information field indicates an page-fault. */
2631	#define VMX_EXIT_INT_INFO_IS_XCPT_PF(a) (((a) & ( VMX_BF_EXIT_INT_INFO_VALID_MASK \
2632	\| VMX_BF_EXIT_INT_INFO_TYPE_MASK \
2633	\| VMX_BF_EXIT_INT_INFO_VECTOR_MASK)) \
2634	== ( RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VALID, 1) \
2635	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_TYPE, VMX_EXIT_INT_INFO_TYPE_HW_XCPT) \
2636	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VECTOR, X86_XCPT_PF)))
2637	/** If the VM-exit interruption information field indicates an double-fault. */
2638	#define VMX_EXIT_INT_INFO_IS_XCPT_DF(a) (((a) & ( VMX_BF_EXIT_INT_INFO_VALID_MASK \
2639	\| VMX_BF_EXIT_INT_INFO_TYPE_MASK \
2640	\| VMX_BF_EXIT_INT_INFO_VECTOR_MASK)) \
2641	== ( RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VALID, 1) \
2642	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_TYPE, VMX_EXIT_INT_INFO_TYPE_HW_XCPT) \
2643	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VECTOR, X86_XCPT_DF)))
2644	/** If the VM-exit interruption information field indicates an NMI. */
2645	#define VMX_EXIT_INT_INFO_IS_XCPT_NMI(a) (((a) & ( VMX_BF_EXIT_INT_INFO_VALID_MASK \
2646	\| VMX_BF_EXIT_INT_INFO_TYPE_MASK \
2647	\| VMX_BF_EXIT_INT_INFO_VECTOR_MASK)) \
2648	== ( RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VALID, 1) \
2649	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_TYPE, VMX_EXIT_INT_INFO_TYPE_NMI) \
2650	\| RT_BF_MAKE(VMX_BF_EXIT_INT_INFO_VECTOR, X86_XCPT_NMI)))
2651
2652
2653	/** Bit fields for VM-exit interruption infomration. */
2654	/** The VM-exit interruption vector. */
2655	#define VMX_BF_EXIT_INT_INFO_VECTOR_SHIFT 0
2656	#define VMX_BF_EXIT_INT_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2657	/** The VM-exit interruption type (see VMX_EXIT_INT_INFO_TYPE_XXX). */
2658	#define VMX_BF_EXIT_INT_INFO_TYPE_SHIFT 8
2659	#define VMX_BF_EXIT_INT_INFO_TYPE_MASK UINT32_C(0x00000700)
2660	/** Whether this event has an error code. */
2661	#define VMX_BF_EXIT_INT_INFO_ERR_CODE_VALID_SHIFT 11
2662	#define VMX_BF_EXIT_INT_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2663	/** Whether NMI-unblocking due to IRET is active. */
2664	#define VMX_BF_EXIT_INT_INFO_NMI_UNBLOCK_IRET_SHIFT 12
2665	#define VMX_BF_EXIT_INT_INFO_NMI_UNBLOCK_IRET_MASK UINT32_C(0x00001000)
2666	/** Bits 13:30 is reserved (MBZ). */
2667	#define VMX_BF_EXIT_INT_INFO_RSVD_13_30_SHIFT 13
2668	#define VMX_BF_EXIT_INT_INFO_RSVD_13_30_MASK UINT32_C(0x7fffe000)
2669	/** Whether this VM-exit interruption info is valid. */
2670	#define VMX_BF_EXIT_INT_INFO_VALID_SHIFT 31
2671	#define VMX_BF_EXIT_INT_INFO_VALID_MASK UINT32_C(0x80000000)
2672	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_INT_INFO_, UINT32_C(0), UINT32_MAX,
2673	(VECTOR, TYPE, ERR_CODE_VALID, NMI_UNBLOCK_IRET, RSVD_13_30, VALID));
2674	/** @} */
2675
2676
2677	/** @name VM-exit interruption information types.
2678	* @{
2679	*/
2680	#define VMX_EXIT_INT_INFO_TYPE_EXT_INT 0
2681	#define VMX_EXIT_INT_INFO_TYPE_NMI 2
2682	#define VMX_EXIT_INT_INFO_TYPE_HW_XCPT 3
2683	#define VMX_EXIT_INT_INFO_TYPE_SW_INT 4
2684	#define VMX_EXIT_INT_INFO_TYPE_PRIV_SW_XCPT 5
2685	#define VMX_EXIT_INT_INFO_TYPE_SW_XCPT 6
2686	#define VMX_EXIT_INT_INFO_TYPE_UNUSED 7
2687	/** @} */
2688
2689
2690	/** @name VM-exit instruction identity.
2691	*
2692	* These are found in VM-exit instruction information fields for certain
2693	* instructions.
2694	* @{ */
2695	typedef uint32_t VMXINSTRID;
2696	/** Whether the instruction ID field is valid. */
2697	#define VMXINSTRID_VALID RT_BIT_32(31)
2698	/** Whether the instruction's primary operand in the Mod R/M byte (bits 0:3) is a
2699	* read or write. */
2700	#define VMXINSTRID_MODRM_PRIMARY_OP_W RT_BIT_32(30)
2701	/** Gets whether the instruction ID is valid or not. */
2702	#define VMXINSTRID_IS_VALID(a) (((a) >> 31) & 1)
2703	#define VMXINSTRID_IS_MODRM_PRIMARY_OP_W(a) (((a) >> 30) & 1)
2704	/** Gets the instruction ID. */
2705	#define VMXINSTRID_GET_ID(a) ((a) & ~(VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W))
2706	/** No instruction ID info. */
2707	#define VMXINSTRID_NONE 0
2708
2709	/** The OR'd rvalues are from the VT-x spec (valid bit is VBox specific): */
2710	#define VMXINSTRID_SGDT (0x0 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2711	#define VMXINSTRID_SIDT (0x1 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2712	#define VMXINSTRID_LGDT (0x2 \| VMXINSTRID_VALID)
2713	#define VMXINSTRID_LIDT (0x3 \| VMXINSTRID_VALID)
2714
2715	#define VMXINSTRID_SLDT (0x0 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2716	#define VMXINSTRID_STR (0x1 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2717	#define VMXINSTRID_LLDT (0x2 \| VMXINSTRID_VALID)
2718	#define VMXINSTRID_LTR (0x3 \| VMXINSTRID_VALID)
2719
2720	/** The following IDs are used internally (some for logging, others for conveying
2721	* the ModR/M primary operand write bit): */
2722	#define VMXINSTRID_VMLAUNCH (0x10 \| VMXINSTRID_VALID)
2723	#define VMXINSTRID_VMRESUME (0x11 \| VMXINSTRID_VALID)
2724	#define VMXINSTRID_VMREAD (0x12 \| VMXINSTRID_VALID)
2725	#define VMXINSTRID_VMWRITE (0x13 \| VMXINSTRID_VALID \| VMXINSTRID_MODRM_PRIMARY_OP_W)
2726	#define VMXINSTRID_IO_IN (0x14 \| VMXINSTRID_VALID)
2727	#define VMXINSTRID_IO_INS (0x15 \| VMXINSTRID_VALID)
2728	#define VMXINSTRID_IO_OUT (0x16 \| VMXINSTRID_VALID)
2729	#define VMXINSTRID_IO_OUTS (0x17 \| VMXINSTRID_VALID)
2730	#define VMXINSTRID_MOV_TO_DRX (0x18 \| VMXINSTRID_VALID)
2731	#define VMXINSTRID_MOV_FROM_DRX (0x19 \| VMXINSTRID_VALID)
2732	/** @} */
2733
2734
2735	/** @name IDT-vectoring information.
2736	* @{
2737	*/
2738	#define VMX_IDT_VECTORING_INFO_VECTOR(a) ((a) & 0xff)
2739	#define VMX_IDT_VECTORING_INFO_TYPE_SHIFT 8
2740	#define VMX_IDT_VECTORING_INFO_TYPE(a) (((a) >> 8) & 7)
2741	#define VMX_IDT_VECTORING_INFO_ERROR_CODE_VALID RT_BIT(11)
2742	#define VMX_IDT_VECTORING_INFO_IS_ERROR_CODE_VALID(a) (((a) >> 11) & 1)
2743	#define VMX_IDT_VECTORING_INFO_IS_VALID(a) (((a) >> 31) & 1)
2744	#define VMX_IDT_VECTORING_INFO_VALID RT_BIT(31)
2745
2746	/** Construct an IDT-vectoring information field from an VM-entry interruption
2747	* information field (same except that bit 12 is reserved). */
2748	#define VMX_IDT_VECTORING_INFO_FROM_ENTRY_INT_INFO(a) ((a) & ~RT_BIT(12))
2749	/** If the IDT-vectoring information field indicates a page-fault. */
2750	#define VMX_IDT_VECTORING_INFO_IS_XCPT_PF(a) (((a) & ( VMX_BF_IDT_VECTORING_INFO_VALID_MASK \
2751	\| VMX_BF_IDT_VECTORING_INFO_TYPE_MASK \
2752	\| VMX_BF_IDT_VECTORING_INFO_VECTOR_MASK)) \
2753	== ( RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_VALID, 1) \
2754	\| RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_TYPE, VMX_IDT_VECTORING_INFO_TYPE_HW_XCPT) \
2755	\| RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_VECTOR, X86_XCPT_PF)))
2756	/** If the IDT-vectoring information field indicates an NMI. */
2757	#define VMX_IDT_VECTORING_INFO_IS_XCPT_NMI(a) (((a) & ( VMX_BF_IDT_VECTORING_INFO_VALID_MASK \
2758	\| VMX_BF_IDT_VECTORING_INFO_TYPE_MASK \
2759	\| VMX_BF_IDT_VECTORING_INFO_VECTOR_MASK)) \
2760	== ( RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_VALID, 1) \
2761	\| RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_TYPE, VMX_IDT_VECTORING_INFO_TYPE_NMI) \
2762	\| RT_BF_MAKE(VMX_BF_IDT_VECTORING_INFO_VECTOR, X86_XCPT_NMI)))
2763
2764
2765	/** Bit fields for IDT-vectoring information. */
2766	/** The IDT-vectoring info vector. */
2767	#define VMX_BF_IDT_VECTORING_INFO_VECTOR_SHIFT 0
2768	#define VMX_BF_IDT_VECTORING_INFO_VECTOR_MASK UINT32_C(0x000000ff)
2769	/** The IDT-vectoring info type (see VMX_IDT_VECTORING_INFO_TYPE_XXX). */
2770	#define VMX_BF_IDT_VECTORING_INFO_TYPE_SHIFT 8
2771	#define VMX_BF_IDT_VECTORING_INFO_TYPE_MASK UINT32_C(0x00000700)
2772	/** Whether the event has an error code. */
2773	#define VMX_BF_IDT_VECTORING_INFO_ERR_CODE_VALID_SHIFT 11
2774	#define VMX_BF_IDT_VECTORING_INFO_ERR_CODE_VALID_MASK UINT32_C(0x00000800)
2775	/** Bit 12 is undefined. */
2776	#define VMX_BF_IDT_VECTORING_INFO_UNDEF_12_SHIFT 12
2777	#define VMX_BF_IDT_VECTORING_INFO_UNDEF_12_MASK UINT32_C(0x00001000)
2778	/** Bits 13:30 is reserved (MBZ). */
2779	#define VMX_BF_IDT_VECTORING_INFO_RSVD_13_30_SHIFT 13
2780	#define VMX_BF_IDT_VECTORING_INFO_RSVD_13_30_MASK UINT32_C(0x7fffe000)
2781	/** Whether this IDT-vectoring info is valid. */
2782	#define VMX_BF_IDT_VECTORING_INFO_VALID_SHIFT 31
2783	#define VMX_BF_IDT_VECTORING_INFO_VALID_MASK UINT32_C(0x80000000)
2784	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_IDT_VECTORING_INFO_, UINT32_C(0), UINT32_MAX,
2785	(VECTOR, TYPE, ERR_CODE_VALID, UNDEF_12, RSVD_13_30, VALID));
2786	/** @} */
2787
2788
2789	/** @name IDT-vectoring information vector types.
2790	* @{
2791	*/
2792	#define VMX_IDT_VECTORING_INFO_TYPE_EXT_INT 0
2793	#define VMX_IDT_VECTORING_INFO_TYPE_NMI 2
2794	#define VMX_IDT_VECTORING_INFO_TYPE_HW_XCPT 3
2795	#define VMX_IDT_VECTORING_INFO_TYPE_SW_INT 4
2796	#define VMX_IDT_VECTORING_INFO_TYPE_PRIV_SW_XCPT 5
2797	#define VMX_IDT_VECTORING_INFO_TYPE_SW_XCPT 6
2798	#define VMX_IDT_VECTORING_INFO_TYPE_UNUSED 7
2799	/** @} */
2800
2801
2802	/** @name TPR threshold.
2803	* @{ */
2804	/** Mask of the TPR threshold field (bits 31:4 MBZ). */
2805	#define VMX_TPR_THRESHOLD_MASK UINT32_C(0xf)
2806
2807	/** Bit fields for TPR threshold. */
2808	#define VMX_BF_TPR_THRESHOLD_TPR_SHIFT 0
2809	#define VMX_BF_TPR_THRESHOLD_TPR_MASK UINT32_C(0x0000000f)
2810	#define VMX_BF_TPR_THRESHOLD_RSVD_4_31_SHIFT 4
2811	#define VMX_BF_TPR_THRESHOLD_RSVD_4_31_MASK UINT32_C(0xfffffff0)
2812	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_TPR_THRESHOLD_, UINT32_C(0), UINT32_MAX,
2813	(TPR, RSVD_4_31));
2814	/** @} */
2815
2816
2817	/** @name Guest-activity states.
2818	* @{
2819	*/
2820	/** The logical processor is active. */
2821	#define VMX_VMCS_GUEST_ACTIVITY_ACTIVE 0x0
2822	/** The logical processor is inactive, because it executed a HLT instruction. */
2823	#define VMX_VMCS_GUEST_ACTIVITY_HLT 0x1
2824	/** The logical processor is inactive, because of a triple fault or other serious error. */
2825	#define VMX_VMCS_GUEST_ACTIVITY_SHUTDOWN 0x2
2826	/** The logical processor is inactive, because it's waiting for a startup-IPI */
2827	#define VMX_VMCS_GUEST_ACTIVITY_SIPI_WAIT 0x3
2828	/** @} */
2829
2830
2831	/** @name Guest-interruptibility states.
2832	* @{
2833	*/
2834	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_STI RT_BIT(0)
2835	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_MOVSS RT_BIT(1)
2836	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_SMI RT_BIT(2)
2837	#define VMX_VMCS_GUEST_INT_STATE_BLOCK_NMI RT_BIT(3)
2838	#define VMX_VMCS_GUEST_INT_STATE_ENCLAVE RT_BIT(4)
2839
2840	/** Mask of the guest-interruptibility state field (bits 31:5 MBZ). */
2841	#define VMX_VMCS_GUEST_INT_STATE_MASK UINT32_C(0x1f)
2842	/** @} */
2843
2844
2845	/** @name Exit qualification for debug exceptions.
2846	* @{
2847	*/
2848	/** Hardware breakpoint 0 was met. */
2849	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP0 RT_BIT_64(0)
2850	/** Hardware breakpoint 1 was met. */
2851	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP1 RT_BIT_64(1)
2852	/** Hardware breakpoint 2 was met. */
2853	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP2 RT_BIT_64(2)
2854	/** Hardware breakpoint 3 was met. */
2855	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP3 RT_BIT_64(3)
2856	/** Debug register access detected. */
2857	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BD RT_BIT_64(13)
2858	/** A debug exception would have been triggered by single-step execution mode. */
2859	#define VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BS RT_BIT_64(14)
2860	/** Mask of all valid bits. */
2861	#define VMX_VMCS_EXIT_QUAL_VALID_MASK ( VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP0 \
2862	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP1 \
2863	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP2 \
2864	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BP3 \
2865	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BD \
2866	\| VMX_VMCS_EXIT_QUAL_DEBUG_XCPT_BS)
2867
2868	/** Bit fields for Exit qualifications due to debug exceptions. */
2869	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP0_SHIFT 0
2870	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP0_MASK UINT64_C(0x0000000000000001)
2871	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP1_SHIFT 1
2872	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP1_MASK UINT64_C(0x0000000000000002)
2873	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP2_SHIFT 2
2874	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP2_MASK UINT64_C(0x0000000000000004)
2875	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP3_SHIFT 3
2876	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BP3_MASK UINT64_C(0x0000000000000008)
2877	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_4_12_SHIFT 4
2878	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_4_12_MASK UINT64_C(0x0000000000001ff0)
2879	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BD_SHIFT 13
2880	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BD_MASK UINT64_C(0x0000000000002000)
2881	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BS_SHIFT 14
2882	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_BS_MASK UINT64_C(0x0000000000004000)
2883	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_15_63_SHIFT 15
2884	#define VMX_BF_EXIT_QUAL_DEBUG_XCPT_RSVD_15_63_MASK UINT64_C(0xffffffffffff8000)
2885	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_DEBUG_XCPT_, UINT64_C(0), UINT64_MAX,
2886	(BP0, BP1, BP2, BP3, RSVD_4_12, BD, BS, RSVD_15_63));
2887	/** @} */
2888
2889	/** @name Exit qualification for Mov DRx.
2890	* @{
2891	*/
2892	/** 0-2: Debug register number */
2893	#define VMX_EXIT_QUAL_DRX_REGISTER(a) ((a) & 7)
2894	/** 3: Reserved; cleared to 0. */
2895	#define VMX_EXIT_QUAL_DRX_RES1(a) (((a) >> 3) & 1)
2896	/** 4: Direction of move (0 = write, 1 = read) */
2897	#define VMX_EXIT_QUAL_DRX_DIRECTION(a) (((a) >> 4) & 1)
2898	/** 5-7: Reserved; cleared to 0. */
2899	#define VMX_EXIT_QUAL_DRX_RES2(a) (((a) >> 5) & 7)
2900	/** 8-11: General purpose register number. */
2901	#define VMX_EXIT_QUAL_DRX_GENREG(a) (((a) >> 8) & 0xf)
2902
2903	/** Bit fields for Exit qualification due to Mov DRx. */
2904	#define VMX_BF_EXIT_QUAL_DRX_REGISTER_SHIFT 0
2905	#define VMX_BF_EXIT_QUAL_DRX_REGISTER_MASK UINT64_C(0x0000000000000007)
2906	#define VMX_BF_EXIT_QUAL_DRX_RSVD_1_SHIFT 3
2907	#define VMX_BF_EXIT_QUAL_DRX_RSVD_1_MASK UINT64_C(0x0000000000000008)
2908	#define VMX_BF_EXIT_QUAL_DRX_DIRECTION_SHIFT 4
2909	#define VMX_BF_EXIT_QUAL_DRX_DIRECTION_MASK UINT64_C(0x0000000000000010)
2910	#define VMX_BF_EXIT_QUAL_DRX_RSVD_5_7_SHIFT 5
2911	#define VMX_BF_EXIT_QUAL_DRX_RSVD_5_7_MASK UINT64_C(0x00000000000000e0)
2912	#define VMX_BF_EXIT_QUAL_DRX_GENREG_SHIFT 8
2913	#define VMX_BF_EXIT_QUAL_DRX_GENREG_MASK UINT64_C(0x0000000000000f00)
2914	#define VMX_BF_EXIT_QUAL_DRX_RSVD_12_63_SHIFT 12
2915	#define VMX_BF_EXIT_QUAL_DRX_RSVD_12_63_MASK UINT64_C(0xfffffffffffff000)
2916	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_DRX_, UINT64_C(0), UINT64_MAX,
2917	(REGISTER, RSVD_1, DIRECTION, RSVD_5_7, GENREG, RSVD_12_63));
2918	/** @} */
2919
2920
2921	/** @name Exit qualification for debug exceptions types.
2922	* @{
2923	*/
2924	#define VMX_EXIT_QUAL_DRX_DIRECTION_WRITE 0
2925	#define VMX_EXIT_QUAL_DRX_DIRECTION_READ 1
2926	/** @} */
2927
2928
2929	/** @name Exit qualification for control-register accesses.
2930	* @{
2931	*/
2932	/** 0-3: Control register number (0 for CLTS & LMSW) */
2933	#define VMX_EXIT_QUAL_CRX_REGISTER(a) ((a) & 0xf)
2934	/** 4-5: Access type. */
2935	#define VMX_EXIT_QUAL_CRX_ACCESS(a) (((a) >> 4) & 3)
2936	/** 6: LMSW operand type memory (1 for memory, 0 for register). */
2937	#define VMX_EXIT_QUAL_CRX_LMSW_OP_MEM(a) (((a) >> 6) & 1)
2938	/** 7: Reserved; cleared to 0. */
2939	#define VMX_EXIT_QUAL_CRX_RES1(a) (((a) >> 7) & 1)
2940	/** 8-11: General purpose register number (0 for CLTS & LMSW). */
2941	#define VMX_EXIT_QUAL_CRX_GENREG(a) (((a) >> 8) & 0xf)
2942	/** 12-15: Reserved; cleared to 0. */
2943	#define VMX_EXIT_QUAL_CRX_RES2(a) (((a) >> 12) & 0xf)
2944	/** 16-31: LMSW source data (else 0). */
2945	#define VMX_EXIT_QUAL_CRX_LMSW_DATA(a) (((a) >> 16) & 0xffff)
2946
2947	/** Bit fields for Exit qualification for control-register accesses. */
2948	#define VMX_BF_EXIT_QUAL_CRX_REGISTER_SHIFT 0
2949	#define VMX_BF_EXIT_QUAL_CRX_REGISTER_MASK UINT64_C(0x000000000000000f)
2950	#define VMX_BF_EXIT_QUAL_CRX_ACCESS_SHIFT 4
2951	#define VMX_BF_EXIT_QUAL_CRX_ACCESS_MASK UINT64_C(0x0000000000000030)
2952	#define VMX_BF_EXIT_QUAL_CRX_LMSW_OP_SHIFT 6
2953	#define VMX_BF_EXIT_QUAL_CRX_LMSW_OP_MASK UINT64_C(0x0000000000000040)
2954	#define VMX_BF_EXIT_QUAL_CRX_RSVD_7_SHIFT 7
2955	#define VMX_BF_EXIT_QUAL_CRX_RSVD_7_MASK UINT64_C(0x0000000000000080)
2956	#define VMX_BF_EXIT_QUAL_CRX_GENREG_SHIFT 8
2957	#define VMX_BF_EXIT_QUAL_CRX_GENREG_MASK UINT64_C(0x0000000000000f00)
2958	#define VMX_BF_EXIT_QUAL_CRX_RSVD_12_15_SHIFT 12
2959	#define VMX_BF_EXIT_QUAL_CRX_RSVD_12_15_MASK UINT64_C(0x000000000000f000)
2960	#define VMX_BF_EXIT_QUAL_CRX_LMSW_DATA_SHIFT 16
2961	#define VMX_BF_EXIT_QUAL_CRX_LMSW_DATA_MASK UINT64_C(0x00000000ffff0000)
2962	#define VMX_BF_EXIT_QUAL_CRX_RSVD_32_63_SHIFT 32
2963	#define VMX_BF_EXIT_QUAL_CRX_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
2964	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_CRX_, UINT64_C(0), UINT64_MAX,
2965	(REGISTER, ACCESS, LMSW_OP, RSVD_7, GENREG, RSVD_12_15, LMSW_DATA, RSVD_32_63));
2966	/** @} */
2967
2968
2969	/** @name Exit qualification for control-register access types.
2970	* @{
2971	*/
2972	#define VMX_EXIT_QUAL_CRX_ACCESS_WRITE 0
2973	#define VMX_EXIT_QUAL_CRX_ACCESS_READ 1
2974	#define VMX_EXIT_QUAL_CRX_ACCESS_CLTS 2
2975	#define VMX_EXIT_QUAL_CRX_ACCESS_LMSW 3
2976	/** @} */
2977
2978
2979	/** @name Exit qualification for task switch.
2980	* @{
2981	*/
2982	#define VMX_EXIT_QUAL_TASK_SWITCH_SELECTOR(a) ((a) & 0xffff)
2983	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE(a) (((a) >> 30) & 0x3)
2984	/** Task switch caused by a call instruction. */
2985	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_CALL 0
2986	/** Task switch caused by an iret instruction. */
2987	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_IRET 1
2988	/** Task switch caused by a jmp instruction. */
2989	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_JMP 2
2990	/** Task switch caused by an interrupt gate. */
2991	#define VMX_EXIT_QUAL_TASK_SWITCH_TYPE_IDT 3
2992
2993	/** Bit fields for Exit qualification for task switches. */
2994	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_NEW_TSS_SHIFT 0
2995	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_NEW_TSS_MASK UINT64_C(0x000000000000ffff)
2996	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_16_29_SHIFT 16
2997	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_16_29_MASK UINT64_C(0x000000003fff0000)
2998	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_SOURCE_SHIFT 30
2999	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_SOURCE_MASK UINT64_C(0x00000000c0000000)
3000	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_32_63_SHIFT 32
3001	#define VMX_BF_EXIT_QUAL_TASK_SWITCH_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
3002	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_TASK_SWITCH_, UINT64_C(0), UINT64_MAX,
3003	(NEW_TSS, RSVD_16_29, SOURCE, RSVD_32_63));
3004	/** @} */
3005
3006
3007	/** @name Exit qualification for EPT violations.
3008	* @{
3009	*/
3010	/** Set if the violation was caused by a data read. */
3011	#define VMX_EXIT_QUAL_EPT_DATA_READ RT_BIT(0)
3012	/** Set if the violation was caused by a data write. */
3013	#define VMX_EXIT_QUAL_EPT_DATA_WRITE RT_BIT(1)
3014	/** Set if the violation was caused by an instruction fetch. */
3015	#define VMX_EXIT_QUAL_EPT_INSTR_FETCH RT_BIT(2)
3016	/** AND of the present bit of all EPT structures. */
3017	#define VMX_EXIT_QUAL_EPT_ENTRY_PRESENT RT_BIT(3)
3018	/** AND of the write bit of all EPT structures. */
3019	#define VMX_EXIT_QUAL_EPT_ENTRY_WRITE RT_BIT(4)
3020	/** AND of the execute bit of all EPT structures. */
3021	#define VMX_EXIT_QUAL_EPT_ENTRY_EXECUTE RT_BIT(5)
3022	/** Set if the guest linear address field contains the faulting address. */
3023	#define VMX_EXIT_QUAL_EPT_GUEST_ADDR_VALID RT_BIT(7)
3024	/** If bit 7 is one: (reserved otherwise)
3025	* 1 - violation due to physical address access.
3026	* 0 - violation caused by page walk or access/dirty bit updates
3027	*/
3028	#define VMX_EXIT_QUAL_EPT_TRANSLATED_ACCESS RT_BIT(8)
3029	/** NMI unblocking due to IRET. */
3030	#define VMX_EXIT_QUAL_EPT_IS_NMI_UNBLOCK_IRET(a) (((a) >> 12) & 1)
3031	/** @} */
3032
3033
3034	/** @name Exit qualification for I/O instructions.
3035	* @{
3036	*/
3037	/** 0-2: IO operation size 0(=1 byte), 1(=2 bytes) and 3(=4 bytes). */
3038	#define VMX_EXIT_QUAL_IO_SIZE(a) ((a) & 7)
3039	/** 3: IO operation direction. */
3040	#define VMX_EXIT_QUAL_IO_DIRECTION(a) (((a) >> 3) & 1)
3041	/** 4: String IO operation (INS / OUTS). */
3042	#define VMX_EXIT_QUAL_IO_IS_STRING(a) (((a) >> 4) & 1)
3043	/** 5: Repeated IO operation. */
3044	#define VMX_EXIT_QUAL_IO_IS_REP(a) (((a) >> 5) & 1)
3045	/** 6: Operand encoding. */
3046	#define VMX_EXIT_QUAL_IO_ENCODING(a) (((a) >> 6) & 1)
3047	/** 16-31: IO Port (0-0xffff). */
3048	#define VMX_EXIT_QUAL_IO_PORT(a) (((a) >> 16) & 0xffff)
3049
3050	/** Bit fields for Exit qualification for I/O instructions. */
3051	#define VMX_BF_EXIT_QUAL_IO_WIDTH_SHIFT 0
3052	#define VMX_BF_EXIT_QUAL_IO_WIDTH_MASK UINT64_C(0x0000000000000007)
3053	#define VMX_BF_EXIT_QUAL_IO_DIRECTION_SHIFT 3
3054	#define VMX_BF_EXIT_QUAL_IO_DIRECTION_MASK UINT64_C(0x0000000000000008)
3055	#define VMX_BF_EXIT_QUAL_IO_IS_STRING_SHIFT 4
3056	#define VMX_BF_EXIT_QUAL_IO_IS_STRING_MASK UINT64_C(0x0000000000000010)
3057	#define VMX_BF_EXIT_QUAL_IO_IS_REP_SHIFT 5
3058	#define VMX_BF_EXIT_QUAL_IO_IS_REP_MASK UINT64_C(0x0000000000000020)
3059	#define VMX_BF_EXIT_QUAL_IO_ENCODING_SHIFT 6
3060	#define VMX_BF_EXIT_QUAL_IO_ENCODING_MASK UINT64_C(0x0000000000000040)
3061	#define VMX_BF_EXIT_QUAL_IO_RSVD_7_15_SHIFT 7
3062	#define VMX_BF_EXIT_QUAL_IO_RSVD_7_15_MASK UINT64_C(0x000000000000ff80)
3063	#define VMX_BF_EXIT_QUAL_IO_PORT_SHIFT 16
3064	#define VMX_BF_EXIT_QUAL_IO_PORT_MASK UINT64_C(0x00000000ffff0000)
3065	#define VMX_BF_EXIT_QUAL_IO_RSVD_32_63_SHIFT 32
3066	#define VMX_BF_EXIT_QUAL_IO_RSVD_32_63_MASK UINT64_C(0xffffffff00000000)
3067	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_IO_, UINT64_C(0), UINT64_MAX,
3068	(WIDTH, DIRECTION, IS_STRING, IS_REP, ENCODING, RSVD_7_15, PORT, RSVD_32_63));
3069	/** @} */
3070
3071
3072	/** @name Exit qualification for I/O instruction types.
3073	* @{
3074	*/
3075	#define VMX_EXIT_QUAL_IO_DIRECTION_OUT 0
3076	#define VMX_EXIT_QUAL_IO_DIRECTION_IN 1
3077	/** @} */
3078
3079
3080	/** @name Exit qualification for I/O instruction encoding.
3081	* @{
3082	*/
3083	#define VMX_EXIT_QUAL_IO_ENCODING_DX 0
3084	#define VMX_EXIT_QUAL_IO_ENCODING_IMM 1
3085	/** @} */
3086
3087
3088	/** @name Exit qualification for APIC-access VM-exits from linear and
3089	* guest-physical accesses.
3090	* @{
3091	*/
3092	/** 0-11: If the APIC-access VM-exit is due to a linear access, the offset of
3093	* access within the APIC page. */
3094	#define VMX_EXIT_QUAL_APIC_ACCESS_OFFSET(a) ((a) & 0xfff)
3095	/** 12-15: Access type. */
3096	#define VMX_EXIT_QUAL_APIC_ACCESS_TYPE(a) (((a) & 0xf000) >> 12)
3097	/* Rest reserved. */
3098
3099	/** Bit fields for Exit qualification for APIC-access VM-exits. */
3100	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_OFFSET_SHIFT 0
3101	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_OFFSET_MASK UINT64_C(0x0000000000000fff)
3102	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_TYPE_SHIFT 12
3103	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_TYPE_MASK UINT64_C(0x000000000000f000)
3104	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_RSVD_16_63_SHIFT 16
3105	#define VMX_BF_EXIT_QUAL_APIC_ACCESS_RSVD_16_63_MASK UINT64_C(0xffffffffffff0000)
3106	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_EXIT_QUAL_APIC_ACCESS_, UINT64_C(0), UINT64_MAX,
3107	(OFFSET, TYPE, RSVD_16_63));
3108	/** @} */
3109
3110
3111	/** @name Exit qualification for linear address APIC-access types.
3112	* @{
3113	*/
3114	/** Linear access for a data read during instruction execution. */
3115	#define VMX_APIC_ACCESS_TYPE_LINEAR_READ 0
3116	/** Linear access for a data write during instruction execution. */
3117	#define VMX_APIC_ACCESS_TYPE_LINEAR_WRITE 1
3118	/** Linear access for an instruction fetch. */
3119	#define VMX_APIC_ACCESS_TYPE_LINEAR_INSTR_FETCH 2
3120	/** Linear read/write access during event delivery. */
3121	#define VMX_APIC_ACCESS_TYPE_LINEAR_EVENT_DELIVERY 3
3122	/** Physical read/write access during event delivery. */
3123	#define VMX_APIC_ACCESS_TYPE_PHYSICAL_EVENT_DELIVERY 10
3124	/** Physical access for an instruction fetch or during instruction execution. */
3125	#define VMX_APIC_ACCESS_TYPE_PHYSICAL_INSTR 15
3126
3127	/**
3128	* APIC-access type.
3129	* In accordance with the VT-x spec.
3130	*/
3131	typedef enum
3132	{
3133	VMXAPICACCESS_LINEAR_READ = VMX_APIC_ACCESS_TYPE_LINEAR_READ,
3134	VMXAPICACCESS_LINEAR_WRITE = VMX_APIC_ACCESS_TYPE_LINEAR_WRITE,
3135	VMXAPICACCESS_LINEAR_INSTR_FETCH = VMX_APIC_ACCESS_TYPE_LINEAR_INSTR_FETCH,
3136	VMXAPICACCESS_LINEAR_EVENT_DELIVERY = VMX_APIC_ACCESS_TYPE_LINEAR_EVENT_DELIVERY,
3137	VMXAPICACCESS_PHYSICAL_EVENT_DELIVERY = VMX_APIC_ACCESS_TYPE_PHYSICAL_EVENT_DELIVERY,
3138	VMXAPICACCESS_PHYSICAL_INSTR = VMX_APIC_ACCESS_TYPE_PHYSICAL_INSTR
3139	} VMXAPICACCESS;
3140	AssertCompileSize(VMXAPICACCESS, 4);
3141	/** @} */
3142
3143
3144	/** @name VMX_BF_XXTR_INSINFO_XXX - VMX_EXIT_XDTR_ACCESS instruction information.
3145	* Found in VMX_VMCS32_RO_EXIT_INSTR_INFO.
3146	* @{
3147	*/
3148	/** Address calculation scaling field (powers of two). */
3149	#define VMX_BF_XDTR_INSINFO_SCALE_SHIFT 0
3150	#define VMX_BF_XDTR_INSINFO_SCALE_MASK UINT32_C(0x00000003)
3151	/** Bits 2 thru 6 are undefined. */
3152	#define VMX_BF_XDTR_INSINFO_UNDEF_2_6_SHIFT 2
3153	#define VMX_BF_XDTR_INSINFO_UNDEF_2_6_MASK UINT32_C(0x0000007c)
3154	/** Address size, only 0(=16), 1(=32) and 2(=64) are defined.
3155	* @remarks anyone's guess why this is a 3 bit field... */
3156	#define VMX_BF_XDTR_INSINFO_ADDR_SIZE_SHIFT 7
3157	#define VMX_BF_XDTR_INSINFO_ADDR_SIZE_MASK UINT32_C(0x00000380)
3158	/** Bit 10 is defined as zero. */
3159	#define VMX_BF_XDTR_INSINFO_ZERO_10_SHIFT 10
3160	#define VMX_BF_XDTR_INSINFO_ZERO_10_MASK UINT32_C(0x00000400)
3161	/** Operand size, either (1=)32-bit or (0=)16-bit, but get this, it's undefined
3162	* for exits from 64-bit code as the operand size there is fixed. */
3163	#define VMX_BF_XDTR_INSINFO_OP_SIZE_SHIFT 11
3164	#define VMX_BF_XDTR_INSINFO_OP_SIZE_MASK UINT32_C(0x00000800)
3165	/** Bits 12 thru 14 are undefined. */
3166	#define VMX_BF_XDTR_INSINFO_UNDEF_12_14_SHIFT 12
3167	#define VMX_BF_XDTR_INSINFO_UNDEF_12_14_MASK UINT32_C(0x00007000)
3168	/** Applicable segment register (X86_SREG_XXX values). */
3169	#define VMX_BF_XDTR_INSINFO_SREG_SHIFT 15
3170	#define VMX_BF_XDTR_INSINFO_SREG_MASK UINT32_C(0x00038000)
3171	/** Index register (X86_GREG_XXX values). Undefined if HAS_INDEX_REG is clear. */
3172	#define VMX_BF_XDTR_INSINFO_INDEX_REG_SHIFT 18
3173	#define VMX_BF_XDTR_INSINFO_INDEX_REG_MASK UINT32_C(0x003c0000)
3174	/** Is VMX_BF_XDTR_INSINFO_INDEX_REG_XXX valid (=1) or not (=0). */
3175	#define VMX_BF_XDTR_INSINFO_HAS_INDEX_REG_SHIFT 22
3176	#define VMX_BF_XDTR_INSINFO_HAS_INDEX_REG_MASK UINT32_C(0x00400000)
3177	/** Base register (X86_GREG_XXX values). Undefined if HAS_BASE_REG is clear. */
3178	#define VMX_BF_XDTR_INSINFO_BASE_REG_SHIFT 23
3179	#define VMX_BF_XDTR_INSINFO_BASE_REG_MASK UINT32_C(0x07800000)
3180	/** Is VMX_XDTR_INSINFO_BASE_REG_XXX valid (=1) or not (=0). */
3181	#define VMX_BF_XDTR_INSINFO_HAS_BASE_REG_SHIFT 27
3182	#define VMX_BF_XDTR_INSINFO_HAS_BASE_REG_MASK UINT32_C(0x08000000)
3183	/** The instruction identity (VMX_XDTR_INSINFO_II_XXX values). */
3184	#define VMX_BF_XDTR_INSINFO_INSTR_ID_SHIFT 28
3185	#define VMX_BF_XDTR_INSINFO_INSTR_ID_MASK UINT32_C(0x30000000)
3186	#define VMX_XDTR_INSINFO_II_SGDT 0 /*< Instruction ID: SGDT /
3187	#define VMX_XDTR_INSINFO_II_SIDT 1 /*< Instruction ID: SIDT /
3188	#define VMX_XDTR_INSINFO_II_LGDT 2 /*< Instruction ID: LGDT /
3189	#define VMX_XDTR_INSINFO_II_LIDT 3 /*< Instruction ID: LIDT /
3190	/** Bits 30 & 31 are undefined. */
3191	#define VMX_BF_XDTR_INSINFO_UNDEF_30_31_SHIFT 30
3192	#define VMX_BF_XDTR_INSINFO_UNDEF_30_31_MASK UINT32_C(0xc0000000)
3193	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_XDTR_INSINFO_, UINT32_C(0), UINT32_MAX,
3194	(SCALE, UNDEF_2_6, ADDR_SIZE, ZERO_10, OP_SIZE, UNDEF_12_14, SREG, INDEX_REG, HAS_INDEX_REG,
3195	BASE_REG, HAS_BASE_REG, INSTR_ID, UNDEF_30_31));
3196	/** @} */
3197
3198
3199	/** @name VMX_BF_YYTR_INSINFO_XXX - VMX_EXIT_TR_ACCESS instruction information.
3200	* Found in VMX_VMCS32_RO_EXIT_INSTR_INFO.
3201	* This is similar to VMX_BF_XDTR_INSINFO_XXX.
3202	* @{
3203	*/
3204	/** Address calculation scaling field (powers of two). */
3205	#define VMX_BF_YYTR_INSINFO_SCALE_SHIFT 0
3206	#define VMX_BF_YYTR_INSINFO_SCALE_MASK UINT32_C(0x00000003)
3207	/** Bit 2 is undefined. */
3208	#define VMX_BF_YYTR_INSINFO_UNDEF_2_SHIFT 2
3209	#define VMX_BF_YYTR_INSINFO_UNDEF_2_MASK UINT32_C(0x00000004)
3210	/** Register operand 1. Undefined if VMX_YYTR_INSINFO_HAS_REG1 is clear. */
3211	#define VMX_BF_YYTR_INSINFO_REG1_SHIFT 3
3212	#define VMX_BF_YYTR_INSINFO_REG1_MASK UINT32_C(0x00000078)
3213	/** Address size, only 0(=16), 1(=32) and 2(=64) are defined.
3214	* @remarks anyone's guess why this is a 3 bit field... */
3215	#define VMX_BF_YYTR_INSINFO_ADDR_SIZE_SHIFT 7
3216	#define VMX_BF_YYTR_INSINFO_ADDR_SIZE_MASK UINT32_C(0x00000380)
3217	/** Is VMX_YYTR_INSINFO_REG1_XXX valid (=1) or not (=0). */
3218	#define VMX_BF_YYTR_INSINFO_HAS_REG1_SHIFT 10
3219	#define VMX_BF_YYTR_INSINFO_HAS_REG1_MASK UINT32_C(0x00000400)
3220	/** Bits 11 thru 14 are undefined. */
3221	#define VMX_BF_YYTR_INSINFO_UNDEF_11_14_SHIFT 11
3222	#define VMX_BF_YYTR_INSINFO_UNDEF_11_14_MASK UINT32_C(0x00007800)
3223	/** Applicable segment register (X86_SREG_XXX values). */
3224	#define VMX_BF_YYTR_INSINFO_SREG_SHIFT 15
3225	#define VMX_BF_YYTR_INSINFO_SREG_MASK UINT32_C(0x00038000)
3226	/** Index register (X86_GREG_XXX values). Undefined if HAS_INDEX_REG is clear. */
3227	#define VMX_BF_YYTR_INSINFO_INDEX_REG_SHIFT 18
3228	#define VMX_BF_YYTR_INSINFO_INDEX_REG_MASK UINT32_C(0x003c0000)
3229	/** Is VMX_YYTR_INSINFO_INDEX_REG_XXX valid (=1) or not (=0). */
3230	#define VMX_BF_YYTR_INSINFO_HAS_INDEX_REG_SHIFT 22
3231	#define VMX_BF_YYTR_INSINFO_HAS_INDEX_REG_MASK UINT32_C(0x00400000)
3232	/** Base register (X86_GREG_XXX values). Undefined if HAS_BASE_REG is clear. */
3233	#define VMX_BF_YYTR_INSINFO_BASE_REG_SHIFT 23
3234	#define VMX_BF_YYTR_INSINFO_BASE_REG_MASK UINT32_C(0x07800000)
3235	/** Is VMX_YYTR_INSINFO_BASE_REG_XXX valid (=1) or not (=0). */
3236	#define VMX_BF_YYTR_INSINFO_HAS_BASE_REG_SHIFT 27
3237	#define VMX_BF_YYTR_INSINFO_HAS_BASE_REG_MASK UINT32_C(0x08000000)
3238	/** The instruction identity (VMX_YYTR_INSINFO_II_XXX values) */
3239	#define VMX_BF_YYTR_INSINFO_INSTR_ID_SHIFT 28
3240	#define VMX_BF_YYTR_INSINFO_INSTR_ID_MASK UINT32_C(0x30000000)
3241	#define VMX_YYTR_INSINFO_II_SLDT 0 /*< Instruction ID: SLDT /
3242	#define VMX_YYTR_INSINFO_II_STR 1 /*< Instruction ID: STR /
3243	#define VMX_YYTR_INSINFO_II_LLDT 2 /*< Instruction ID: LLDT /
3244	#define VMX_YYTR_INSINFO_II_LTR 3 /*< Instruction ID: LTR /
3245	/** Bits 30 & 31 are undefined. */
3246	#define VMX_BF_YYTR_INSINFO_UNDEF_30_31_SHIFT 30
3247	#define VMX_BF_YYTR_INSINFO_UNDEF_30_31_MASK UINT32_C(0xc0000000)
3248	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_YYTR_INSINFO_, UINT32_C(0), UINT32_MAX,
3249	(SCALE, UNDEF_2, REG1, ADDR_SIZE, HAS_REG1, UNDEF_11_14, SREG, INDEX_REG, HAS_INDEX_REG,
3250	BASE_REG, HAS_BASE_REG, INSTR_ID, UNDEF_30_31));
3251	/** @} */
3252
3253
3254	/** @name Format of Pending-Debug-Exceptions.
3255	* Bits 4-11, 13, 15 and 17-63 are reserved.
3256	* Similar to DR6 except bit 12 (breakpoint enabled) and bit 16 (RTM) are both
3257	* possibly valid here but not in DR6.
3258	* @{
3259	*/
3260	/** Hardware breakpoint 0 was met. */
3261	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP0 RT_BIT_64(0)
3262	/** Hardware breakpoint 1 was met. */
3263	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP1 RT_BIT_64(1)
3264	/** Hardware breakpoint 2 was met. */
3265	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP2 RT_BIT_64(2)
3266	/** Hardware breakpoint 3 was met. */
3267	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP3 RT_BIT_64(3)
3268	/** At least one data or IO breakpoint was hit. */
3269	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP RT_BIT_64(12)
3270	/** A debug exception would have been triggered by single-step execution mode. */
3271	#define VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS RT_BIT_64(14)
3272	/** A debug exception occurred inside an RTM region. */
3273	#define VMX_VMCS_GUEST_PENDING_DEBUG_RTM RT_BIT_64(16)
3274	/** Mask of valid bits. */
3275	#define VMX_VMCS_GUEST_PENDING_DEBUG_VALID_MASK ( VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP0 \
3276	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP1 \
3277	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP2 \
3278	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BP3 \
3279	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP \
3280	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS \
3281	\| VMX_VMCS_GUEST_PENDING_DEBUG_RTM)
3282	#define VMX_VMCS_GUEST_PENDING_DEBUG_RTM_MASK ( VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_EN_BP \
3283	\| VMX_VMCS_GUEST_PENDING_DEBUG_XCPT_BS \
3284	\| VMX_VMCS_GUEST_PENDING_DEBUG_RTM)
3285	/** Bit fields for Pending debug exceptions. */
3286	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP0_SHIFT 0
3287	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP0_MASK UINT64_C(0x0000000000000001)
3288	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP1_SHIFT 1
3289	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP1_MASK UINT64_C(0x0000000000000002)
3290	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP2_SHIFT 2
3291	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP2_MASK UINT64_C(0x0000000000000004)
3292	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP3_SHIFT 3
3293	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BP3_MASK UINT64_C(0x0000000000000008)
3294	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_4_11_SHIFT 4
3295	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_4_11_MASK UINT64_C(0x0000000000000ff0)
3296	#define VMX_BF_VMCS_PENDING_DBG_XCPT_EN_BP_SHIFT 12
3297	#define VMX_BF_VMCS_PENDING_DBG_XCPT_EN_BP_MASK UINT64_C(0x0000000000001000)
3298	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_13_SHIFT 13
3299	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_13_MASK UINT64_C(0x0000000000002000)
3300	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BS_SHIFT 14
3301	#define VMX_BF_VMCS_PENDING_DBG_XCPT_BS_MASK UINT64_C(0x0000000000004000)
3302	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_15_SHIFT 15
3303	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_15_MASK UINT64_C(0x0000000000008000)
3304	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RTM_SHIFT 16
3305	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RTM_MASK UINT64_C(0x0000000000010000)
3306	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_17_63_SHIFT 17
3307	#define VMX_BF_VMCS_PENDING_DBG_XCPT_RSVD_17_63_MASK UINT64_C(0xfffffffffffe0000)
3308	RT_BF_ASSERT_COMPILE_CHECKS(VMX_BF_VMCS_PENDING_DBG_XCPT_, UINT64_C(0), UINT64_MAX,
3309	(BP0, BP1, BP2, BP3, RSVD_4_11, EN_BP, RSVD_13, BS, RSVD_15, RTM, RSVD_17_63));
3310	/** @} */
3311
3312
3313	/** @defgroup grp_hm_vmx_virt VMX virtualization.
3314	* @{
3315	*/
3316
3317	/** @name Virtual VMX MSR - Miscellaneous data.
3318	* @{ */
3319	/** Number of CR3-target values supported. */
3320	#define VMX_V_CR3_TARGET_COUNT 4
3321	/** Activity states supported. */
3322	#define VMX_V_GUEST_ACTIVITY_STATE_MASK (VMX_VMCS_GUEST_ACTIVITY_HLT \| VMX_VMCS_GUEST_ACTIVITY_SHUTDOWN)
3323	/** VMX preemption-timer shift (Core i7-2600 taken as reference). */
3324	#define VMX_V_PREEMPT_TIMER_SHIFT 5
3325	/** Maximum number of MSRs in the auto-load/store MSR areas, (n+1) * 512. */
3326	#define VMX_V_AUTOMSR_COUNT_MAX 0
3327	/** SMM MSEG revision ID. */
3328	#define VMX_V_MSEG_REV_ID 0
3329	/** @} */
3330
3331	/** @name VMX_V_VMCS_STATE_XXX - Virtual VMCS launch state.
3332	* @{ */
3333	/** VMCS launch state clear. */
3334	#define VMX_V_VMCS_LAUNCH_STATE_CLEAR RT_BIT(0)
3335	/** VMCS launch state active. */
3336	#define VMX_V_VMCS_LAUNCH_STATE_ACTIVE RT_BIT(1)
3337	/** VMCS launch state current. */
3338	#define VMX_V_VMCS_LAUNCH_STATE_CURRENT RT_BIT(2)
3339	/** VMCS launch state launched. */
3340	#define VMX_V_VMCS_LAUNCH_STATE_LAUNCHED RT_BIT(3)
3341	/** The mask of valid VMCS launch states. */
3342	#define VMX_V_VMCS_LAUNCH_STATE_MASK ( VMX_V_VMCS_LAUNCH_STATE_CLEAR \
3343	\| VMX_V_VMCS_LAUNCH_STATE_ACTIVE \
3344	\| VMX_V_VMCS_LAUNCH_STATE_CURRENT \
3345	\| VMX_V_VMCS_LAUNCH_STATE_LAUNCHED)
3346	/** @} */
3347
3348	/** CR0 bits set here must always be set when in VMX operation. */
3349	#define VMX_V_CR0_FIXED0 (X86_CR0_PE \| X86_CR0_NE \| X86_CR0_PG)
3350	/** VMX_V_CR0_FIXED0 when unrestricted-guest execution is supported for the guest. */
3351	#define VMX_V_CR0_FIXED0_UX (VMX_V_CR0_FIXED0 & ~(X86_CR0_PE \| X86_CR0_PG))
3352	/** CR4 bits set here must always be set when in VMX operation. */
3353	#define VMX_V_CR4_FIXED0 (X86_CR4_VMXE)
3354
3355	/** Virtual VMCS revision ID. Bump this arbitarily chosen identifier if incompatible
3356	* changes to the layout of VMXVVMCS is done. Bit 31 MBZ. */
3357	#define VMX_V_VMCS_REVISION_ID UINT32_C(0x40000001)
3358	AssertCompile(!(VMX_V_VMCS_REVISION_ID & RT_BIT(31)));
3359
3360	/** The size of the virtual VMCS region (we use the maximum allowed size to avoid
3361	* complications when teleporation may be implemented). */
3362	#define VMX_V_VMCS_SIZE X86_PAGE_4K_SIZE
3363	/** The size of the virtual VMCS region (in pages). */
3364	#define VMX_V_VMCS_PAGES 1
3365
3366	/** The size of the virtual shadow VMCS region. */
3367	#define VMX_V_SHADOW_VMCS_SIZE VMX_V_VMCS_SIZE
3368	/** The size of the virtual shadow VMCS region (in pages). */
3369	#define VMX_V_SHADOW_VMCS_PAGES VMX_V_VMCS_PAGES
3370
3371	/** The size of the Virtual-APIC page (in bytes). */
3372	#define VMX_V_VIRT_APIC_SIZE X86_PAGE_4K_SIZE
3373	/** The size of the Virtual-APIC page (in pages). */
3374	#define VMX_V_VIRT_APIC_PAGES 1
3375
3376	/** Virtual X2APIC MSR range start. */
3377	#define VMX_V_VIRT_APIC_MSR_START 0x800
3378	/** Virtual X2APIC MSR range end. */
3379	#define VMX_V_VIRT_APIC_MSR_END 0x8ff
3380
3381	/** The size of the VMREAD/VMWRITE bitmap (in bytes). */
3382	#define VMX_V_VMREAD_VMWRITE_BITMAP_SIZE X86_PAGE_4K_SIZE
3383	/** The size of the VMREAD/VMWRITE-bitmap (in pages). */
3384	#define VMX_V_VMREAD_VMWRITE_BITMAP_PAGES 1
3385
3386	/** The size of the MSR bitmap (in bytes). */
3387	#define VMX_V_MSR_BITMAP_SIZE X86_PAGE_4K_SIZE
3388	/** The size of the MSR bitmap (in pages). */
3389	#define VMX_V_MSR_BITMAP_PAGES 1
3390
3391	/** The size of I/O bitmap A (in bytes). */
3392	#define VMX_V_IO_BITMAP_A_SIZE X86_PAGE_4K_SIZE
3393	/** The size of I/O bitmap A (in pages). */
3394	#define VMX_V_IO_BITMAP_A_PAGES 1
3395
3396	/** The size of I/O bitmap B (in bytes). */
3397	#define VMX_V_IO_BITMAP_B_SIZE X86_PAGE_4K_SIZE
3398	/** The size of I/O bitmap B (in pages). */
3399	#define VMX_V_IO_BITMAP_B_PAGES 1
3400
3401	/** The size of the auto-load/store MSR area (in bytes). */
3402	#define VMX_V_AUTOMSR_AREA_SIZE ((512 * (VMX_V_AUTOMSR_COUNT_MAX + 1)) * sizeof(VMXAUTOMSR))
3403	/* Assert that the size is page aligned or adjust the VMX_V_AUTOMSR_AREA_PAGES macro below. */
3404	AssertCompile(RT_ALIGN_Z(VMX_V_AUTOMSR_AREA_SIZE, X86_PAGE_4K_SIZE) == VMX_V_AUTOMSR_AREA_SIZE);
3405	/** The size of the auto-load/store MSR area (in pages). */
3406	#define VMX_V_AUTOMSR_AREA_PAGES ((VMX_V_AUTOMSR_AREA_SIZE) >> X86_PAGE_4K_SHIFT)
3407
3408	/** The highest index value used for supported virtual VMCS field encoding. */
3409	#define VMX_V_VMCS_MAX_INDEX RT_BF_GET(VMX_VMCS64_CTRL_TSC_MULTIPLIER_HIGH, VMX_BF_VMCSFIELD_INDEX)
3410
3411	/**
3412	* Virtual VM-exit information.
3413	*
3414	* This is a convenience structure that bundles some VM-exit information related
3415	* fields together.
3416	*/
3417	typedef struct
3418	{
3419	/** The VM-exit reason. */
3420	uint32_t uReason;
3421	/** The VM-exit instruction length. */
3422	uint32_t cbInstr;
3423	/** The VM-exit instruction information. */
3424	VMXEXITINSTRINFO InstrInfo;
3425	/** The VM-exit instruction ID. */
3426	VMXINSTRID uInstrId;
3427
3428	/** The Exit qualification field. */
3429	uint64_t u64Qual;
3430	/** The Guest-linear address field. */
3431	uint64_t u64GuestLinearAddr;
3432	/** The Guest-physical address field. */
3433	uint64_t u64GuestPhysAddr;
3434	/** The guest pending-debug exceptions. */
3435	uint64_t u64GuestPendingDbgXcpts;
3436	/** The effective guest-linear address if @a InstrInfo indicates a memory-based
3437	* instruction VM-exit. */
3438	RTGCPTR GCPtrEffAddr;
3439	} VMXVEXITINFO;
3440	/** Pointer to the VMXVEXITINFO struct. */
3441	typedef VMXVEXITINFO *PVMXVEXITINFO;
3442	/** Pointer to a const VMXVEXITINFO struct. */
3443	typedef const VMXVEXITINFO *PCVMXVEXITINFO;
3444	AssertCompileMemberAlignment(VMXVEXITINFO, u64Qual, 8);
3445
3446	/**
3447	* Virtual VM-exit information for events.
3448	*
3449	* This is a convenience structure that bundles some event-based VM-exit information
3450	* related fields together that are not included in VMXVEXITINFO.
3451	*
3452	* This is kept as a separate structure and not included in VMXVEXITINFO, to make it
3453	* easier to distinguish that IEM VM-exit handlers will set one or more of the
3454	* following fields in the virtual VMCS. Including it in the VMXVEXITINFO will not
3455	* make it ovbious which fields may get set (or cleared).
3456	*/
3457	typedef struct
3458	{
3459	/** VM-exit interruption information. */
3460	uint32_t uExitIntInfo;
3461	/** VM-exit interruption error code. */
3462	uint32_t uExitIntErrCode;
3463	/** IDT-vectoring information. */
3464	uint32_t uIdtVectoringInfo;
3465	/** IDT-vectoring error code. */
3466	uint32_t uIdtVectoringErrCode;
3467	} VMXVEXITEVENTINFO;
3468	/** Pointer to the VMXVEXITINFO2 struct. */
3469	typedef VMXVEXITEVENTINFO *PVMXVEXITEVENTINFO;
3470	/** Pointer to a const VMXVEXITINFO2 struct. */
3471	typedef const VMXVEXITEVENTINFO *PCVMXVEXITEVENTINFO;
3472
3473	/**
3474	* Virtual VMCS.
3475	*
3476	* This is our custom format. Relevant fields from this VMCS will be merged into the
3477	* actual/shadow VMCS when we execute nested-guest code using hardware-assisted
3478	* VMX.
3479	*
3480	* The first 8 bytes must be in accordance with the Intel VT-x spec.
3481	* See Intel spec. 24.2 "Format of the VMCS Region".
3482	*
3483	* The offset and size of the VMCS state field (@a fVmcsState) is also fixed (not by
3484	* the Intel spec. but for our own requirements) as we use it to offset into guest
3485	* memory.
3486	*
3487	* Although the guest is supposed to access the VMCS only through the execution of
3488	* VMX instructions (VMREAD, VMWRITE etc.), since the VMCS may reside in guest
3489	* memory (e.g, active but not current VMCS), for saved-states compatibility, and
3490	* for teleportation purposes, any newly added fields should be added to the
3491	* appropriate reserved sections or at the end of the structure.
3492	*
3493	* We always treat natural-width fields as 64-bit in our implementation since
3494	* it's easier, allows for teleporation in the future and does not affect guest
3495	* software.
3496	*
3497	* Note! Any fields that are added or modified here, make sure to update the
3498	* corresponding fields in IEM (g_aoffVmcsMap), the corresponding saved
3499	* state structure in CPUM (g_aVmxHwvirtVmcs) and bump the SSM version.
3500	*/
3501	#pragma pack(1)
3502	typedef struct
3503	{
3504	/** 0x0 - VMX VMCS revision identifier. */
3505	VMXVMCSREVID u32VmcsRevId;
3506	/** 0x4 - VMX-abort indicator. */
3507	VMXABORT enmVmxAbort;
3508	/** 0x8 - VMCS launch state, see VMX_V_VMCS_LAUNCH_STATE_XXX. */
3509	uint8_t fVmcsState;
3510	/** 0x9 - Reserved for future. */
3511	uint8_t au8Padding0[3];
3512	/** 0xc - Reserved for future. */
3513	uint32_t au32Reserved0[7];
3514
3515	/** @name 16-bit control fields.
3516	* @{ */
3517	/** 0x28 - Virtual processor ID. */
3518	uint16_t u16Vpid;
3519	/** 0x2a - Posted interrupt notify vector. */
3520	uint16_t u16PostIntNotifyVector;
3521	/** 0x2c - EPTP index. */
3522	uint16_t u16EptpIndex;
3523	/** 0x2e - Reserved for future. */
3524	uint16_t au16Reserved0[8];
3525	/** @} */
3526
3527	/** @name 16-bit Guest-state fields.
3528	* Order of [ES..GS] must match [X86_SREG_ES..X86_SREG_GS]!
3529	* @{ */
3530	/** 0x3e - Guest ES selector. */
3531	RTSEL GuestEs;
3532	/** 0x40 - Guest ES selector. */
3533	RTSEL GuestCs;
3534	/** 0x42 - Guest ES selector. */
3535	RTSEL GuestSs;
3536	/** 0x44 - Guest ES selector. */
3537	RTSEL GuestDs;
3538	/** 0x46 - Guest ES selector. */
3539	RTSEL GuestFs;
3540	/** 0x48 - Guest ES selector. */
3541	RTSEL GuestGs;
3542	/** 0x4a - Guest LDTR selector. */
3543	RTSEL GuestLdtr;
3544	/** 0x4c - Guest TR selector. */
3545	RTSEL GuestTr;
3546	/** 0x4e - Guest interrupt status (virtual-interrupt delivery). */
3547	uint16_t u16GuestIntStatus;
3548	/** 0x50 - PML index. */
3549	uint16_t u16PmlIndex;
3550	/** 0x52 - Reserved for future. */
3551	uint16_t au16Reserved1[8];
3552	/** @} */
3553
3554	/** @name 16-bit Host-state fields.
3555	* Order of [ES..GS] must match [X86_SREG_ES..X86_SREG_GS]!
3556	* @{ */
3557	/** 0x62 - Host ES selector. */
3558	RTSEL HostEs;
3559	/** 0x64 - Host CS selector. */
3560	RTSEL HostCs;
3561	/** 0x66 - Host SS selector. */
3562	RTSEL HostSs;
3563	/** 0x68 - Host DS selector. */
3564	RTSEL HostDs;
3565	/** 0x6a - Host FS selector. */
3566	RTSEL HostFs;
3567	/** 0x6c - Host GS selector. */
3568	RTSEL HostGs;
3569	/** 0x6e - Host TR selector. */
3570	RTSEL HostTr;
3571	/** 0x70 - Reserved for future. */
3572	uint16_t au16Reserved2[10];
3573	/** @} */
3574
3575	/** @name 32-bit Control fields.
3576	* @{ */
3577	/** 0x84 - Pin-based VM-execution controls. */
3578	uint32_t u32PinCtls;
3579	/** 0x88 - Processor-based VM-execution controls. */
3580	uint32_t u32ProcCtls;
3581	/** 0x8c - Exception bitmap. */
3582	uint32_t u32XcptBitmap;
3583	/** 0x90 - Page-fault exception error mask. */
3584	uint32_t u32XcptPFMask;
3585	/** 0x94 - Page-fault exception error match. */
3586	uint32_t u32XcptPFMatch;
3587	/** 0x98 - CR3-target count. */
3588	uint32_t u32Cr3TargetCount;
3589	/** 0x9c - VM-exit controls. */
3590	uint32_t u32ExitCtls;
3591	/** 0xa0 - VM-exit MSR store count. */
3592	uint32_t u32ExitMsrStoreCount;
3593	/** 0xa4 - VM-exit MSR load count. */
3594	uint32_t u32ExitMsrLoadCount;
3595	/** 0xa8 - VM-entry controls. */
3596	uint32_t u32EntryCtls;
3597	/** 0xac - VM-entry MSR load count. */
3598	uint32_t u32EntryMsrLoadCount;
3599	/** 0xb0 - VM-entry interruption information. */
3600	uint32_t u32EntryIntInfo;
3601	/** 0xb4 - VM-entry exception error code. */
3602	uint32_t u32EntryXcptErrCode;
3603	/** 0xb8 - VM-entry instruction length. */
3604	uint32_t u32EntryInstrLen;
3605	/** 0xbc - TPR-threshold. */
3606	uint32_t u32TprThreshold;
3607	/** 0xc0 - Secondary-processor based VM-execution controls. */
3608	uint32_t u32ProcCtls2;
3609	/** 0xc4 - Pause-loop exiting Gap. */
3610	uint32_t u32PleGap;
3611	/** 0xc8 - Pause-loop exiting Window. */
3612	uint32_t u32PleWindow;
3613	/** 0xcc - Reserved for future. */
3614	uint32_t au32Reserved1[8];
3615	/** @} */
3616
3617	/** @name 32-bit Read-only Data fields.
3618	* @{ */
3619	/** 0xec - VM-instruction error. */
3620	uint32_t u32RoVmInstrError;
3621	/** 0xf0 - VM-exit reason. */
3622	uint32_t u32RoExitReason;
3623	/** 0xf4 - VM-exit interruption information. */
3624	uint32_t u32RoExitIntInfo;
3625	/** 0xf8 - VM-exit interruption error code. */
3626	uint32_t u32RoExitIntErrCode;
3627	/** 0xfc - IDT-vectoring information. */
3628	uint32_t u32RoIdtVectoringInfo;
3629	/** 0x100 - IDT-vectoring error code. */
3630	uint32_t u32RoIdtVectoringErrCode;
3631	/** 0x104 - VM-exit instruction length. */
3632	uint32_t u32RoExitInstrLen;
3633	/** 0x108 - VM-exit instruction information. */
3634	uint32_t u32RoExitInstrInfo;
3635	/** 0x10c - Reserved for future. */
3636	uint32_t au32RoReserved2[8];
3637	/** @} */
3638
3639	/** @name 32-bit Guest-state fields.
3640	* Order of [ES..GS] limit & attributes must match [X86_SREG_ES..X86_SREG_GS]!
3641	* @{ */
3642	/** 0x12c - Guest ES limit. */
3643	uint32_t u32GuestEsLimit;
3644	/** 0x130 - Guest CS limit. */
3645	uint32_t u32GuestCsLimit;
3646	/** 0x134 - Guest SS limit. */
3647	uint32_t u32GuestSsLimit;
3648	/** 0x138 - Guest DS limit. */
3649	uint32_t u32GuestDsLimit;
3650	/** 0x13c - Guest FS limit. */
3651	uint32_t u32GuestFsLimit;
3652	/** 0x140 - Guest GS limit. */
3653	uint32_t u32GuestGsLimit;
3654	/** 0x144 - Guest LDTR limit. */
3655	uint32_t u32GuestLdtrLimit;
3656	/** 0x148 - Guest TR limit. */
3657	uint32_t u32GuestTrLimit;
3658	/** 0x14c - Guest GDTR limit. */
3659	uint32_t u32GuestGdtrLimit;
3660	/** 0x150 - Guest IDTR limit. */
3661	uint32_t u32GuestIdtrLimit;
3662	/** 0x154 - Guest ES attributes. */
3663	uint32_t u32GuestEsAttr;
3664	/** 0x158 - Guest CS attributes. */
3665	uint32_t u32GuestCsAttr;
3666	/** 0x15c - Guest SS attributes. */
3667	uint32_t u32GuestSsAttr;
3668	/** 0x160 - Guest DS attributes. */
3669	uint32_t u32GuestDsAttr;
3670	/** 0x164 - Guest FS attributes. */
3671	uint32_t u32GuestFsAttr;
3672	/** 0x168 - Guest GS attributes. */
3673	uint32_t u32GuestGsAttr;
3674	/** 0x16c - Guest LDTR attributes. */
3675	uint32_t u32GuestLdtrAttr;
3676	/** 0x170 - Guest TR attributes. */
3677	uint32_t u32GuestTrAttr;
3678	/** 0x174 - Guest interruptibility state. */
3679	uint32_t u32GuestIntrState;
3680	/** 0x178 - Guest activity state. */
3681	uint32_t u32GuestActivityState;
3682	/** 0x17c - Guest SMBASE. */
3683	uint32_t u32GuestSmBase;
3684	/** 0x180 - Guest SYSENTER CS. */
3685	uint32_t u32GuestSysenterCS;
3686	/** 0x184 - Preemption timer value. */
3687	uint32_t u32PreemptTimer;
3688	/** 0x188 - Reserved for future. */
3689	uint32_t au32Reserved3[8];
3690	/** @} */
3691
3692	/** @name 32-bit Host-state fields.
3693	* @{ */
3694	/** 0x1a8 - Host SYSENTER CS. */
3695	uint32_t u32HostSysenterCs;
3696	/** 0x1ac - Reserved for future. */
3697	uint32_t au32Reserved4[11];
3698	/** @} */
3699
3700	/** @name 64-bit Control fields.
3701	* @{ */
3702	/** 0x1d8 - I/O bitmap A address. */
3703	RTUINT64U u64AddrIoBitmapA;
3704	/** 0x1e0 - I/O bitmap B address. */
3705	RTUINT64U u64AddrIoBitmapB;
3706	/** 0x1e8 - MSR bitmap address. */
3707	RTUINT64U u64AddrMsrBitmap;
3708	/** 0x1f0 - VM-exit MSR-store area address. */
3709	RTUINT64U u64AddrExitMsrStore;
3710	/** 0x1f8 - VM-exit MSR-load area address. */
3711	RTUINT64U u64AddrExitMsrLoad;
3712	/** 0x200 - VM-entry MSR-load area address. */
3713	RTUINT64U u64AddrEntryMsrLoad;
3714	/** 0x208 - Executive-VMCS pointer. */
3715	RTUINT64U u64ExecVmcsPtr;
3716	/** 0x210 - PML address. */
3717	RTUINT64U u64AddrPml;
3718	/** 0x218 - TSC offset. */
3719	RTUINT64U u64TscOffset;
3720	/** 0x220 - Virtual-APIC address. */
3721	RTUINT64U u64AddrVirtApic;
3722	/** 0x228 - APIC-access address. */
3723	RTUINT64U u64AddrApicAccess;
3724	/** 0x230 - Posted-interrupt descriptor address. */
3725	RTUINT64U u64AddrPostedIntDesc;
3726	/** 0x238 - VM-functions control. */
3727	RTUINT64U u64VmFuncCtls;
3728	/** 0x240 - EPTP pointer. */
3729	RTUINT64U u64EptpPtr;
3730	/** 0x248 - EOI-exit bitmap 0. */
3731	RTUINT64U u64EoiExitBitmap0;
3732	/** 0x250 - EOI-exit bitmap 1. */
3733	RTUINT64U u64EoiExitBitmap1;
3734	/** 0x258 - EOI-exit bitmap 2. */
3735	RTUINT64U u64EoiExitBitmap2;
3736	/** 0x260 - EOI-exit bitmap 3. */
3737	RTUINT64U u64EoiExitBitmap3;
3738	/** 0x268 - EPTP-list address. */
3739	RTUINT64U u64AddrEptpList;
3740	/** 0x270 - VMREAD-bitmap address. */
3741	RTUINT64U u64AddrVmreadBitmap;
3742	/** 0x278 - VMWRITE-bitmap address. */
3743	RTUINT64U u64AddrVmwriteBitmap;
3744	/** 0x280 - Virtualization-exception information address. */
3745	RTUINT64U u64AddrXcptVeInfo;
3746	/** 0x288 - XSS-exiting bitmap. */
3747	RTUINT64U u64XssBitmap;
3748	/** 0x290 - ENCLS-exiting bitmap address. */
3749	RTUINT64U u64EnclsBitmap;
3750	/** 0x298 - Sub-page-permission-table pointer. */
3751	RTUINT64U u64SpptPtr;
3752	/** 0x2a0 - TSC multiplier. */
3753	RTUINT64U u64TscMultiplier;
3754	/** 0x2a8 - Reserved for future. */
3755	RTUINT64U au64Reserved0[15];
3756	/** @} */
3757
3758	/** @name 64-bit Read-only Data fields.
3759	* @{ */
3760	/** 0x320 - Guest-physical address. */
3761	RTUINT64U u64RoGuestPhysAddr;
3762	/** 0x328 - Reserved for future. */
3763	RTUINT64U au64Reserved1[8];
3764	/** @} */
3765
3766	/** @name 64-bit Guest-state fields.
3767	* @{ */
3768	/** 0x368 - VMCS link pointer. */
3769	RTUINT64U u64VmcsLinkPtr;
3770	/** 0x370 - Guest debug-control MSR. */
3771	RTUINT64U u64GuestDebugCtlMsr;
3772	/** 0x378 - Guest PAT MSR. */
3773	RTUINT64U u64GuestPatMsr;
3774	/** 0x380 - Guest EFER MSR. */
3775	RTUINT64U u64GuestEferMsr;
3776	/** 0x388 - Guest global performance-control MSR. */
3777	RTUINT64U u64GuestPerfGlobalCtlMsr;
3778	/** 0x390 - Guest PDPTE 0. */
3779	RTUINT64U u64GuestPdpte0;
3780	/** 0x398 - Guest PDPTE 0. */
3781	RTUINT64U u64GuestPdpte1;
3782	/** 0x3a0 - Guest PDPTE 1. */
3783	RTUINT64U u64GuestPdpte2;
3784	/** 0x3a8 - Guest PDPTE 2. */
3785	RTUINT64U u64GuestPdpte3;
3786	/** 0x3b0 - Guest Bounds-config MSR (Intel MPX - Memory Protection Extensions). */
3787	RTUINT64U u64GuestBndcfgsMsr;
3788	/** 0x3b8 - Guest RTIT control MSR (Intel Real Time Instruction Trace). */
3789	RTUINT64U u64GuestRtitCtlMsr;
3790	/** 0x3c0 - Reserved for future. */
3791	RTUINT64U au64Reserved2[15];
3792	/** @} */
3793
3794	/** @name 64-bit Host-state Fields.
3795	* @{ */
3796	/** 0x438 - Host PAT MSR. */
3797	RTUINT64U u64HostPatMsr;
3798	/** 0x440 - Host EFER MSR. */
3799	RTUINT64U u64HostEferMsr;
3800	/** 0x448 - Host global performance-control MSR. */
3801	RTUINT64U u64HostPerfGlobalCtlMsr;
3802	/** 0x450 - Reserved for future. */
3803	RTUINT64U au64Reserved3[16];
3804	/** @} */
3805
3806	/** @name Natural-width Control fields.
3807	* @{ */
3808	/** 0x4d0 - CR0 guest/host Mask. */
3809	RTUINT64U u64Cr0Mask;
3810	/** 0x4d8 - CR4 guest/host Mask. */
3811	RTUINT64U u64Cr4Mask;
3812	/** 0x4e0 - CR0 read shadow. */
3813	RTUINT64U u64Cr0ReadShadow;
3814	/** 0x4e8 - CR4 read shadow. */
3815	RTUINT64U u64Cr4ReadShadow;
3816	/** 0x4f0 - CR3-target value 0. */
3817	RTUINT64U u64Cr3Target0;
3818	/** 0x4f8 - CR3-target value 1. */
3819	RTUINT64U u64Cr3Target1;
3820	/** 0x500 - CR3-target value 2. */
3821	RTUINT64U u64Cr3Target2;
3822	/** 0x508 - CR3-target value 3. */
3823	RTUINT64U u64Cr3Target3;
3824	/** 0x510 - Reserved for future. */
3825	RTUINT64U au64Reserved4[32];
3826	/** @} */
3827
3828	/** @name Natural-width Read-only Data fields.
3829	* @{ */
3830	/** 0x610 - Exit qualification. */
3831	RTUINT64U u64RoExitQual;
3832	/** 0x618 - I/O RCX. */
3833	RTUINT64U u64RoIoRcx;
3834	/** 0x620 - I/O RSI. */
3835	RTUINT64U u64RoIoRsi;
3836	/** 0x628 - I/O RDI. */
3837	RTUINT64U u64RoIoRdi;
3838	/** 0x630 - I/O RIP. */
3839	RTUINT64U u64RoIoRip;
3840	/** 0x638 - Guest-linear address. */
3841	RTUINT64U u64RoGuestLinearAddr;
3842	/** 0x640 - Reserved for future. */
3843	RTUINT64U au64Reserved5[16];
3844	/** @} */
3845
3846	/** @name Natural-width Guest-state Fields.
3847	* Order of [ES..GS] base is important, must match X86_SREG_XXX.
3848	* @{ */
3849	/** 0x6c0 - Guest CR0. */
3850	RTUINT64U u64GuestCr0;
3851	/** 0x6c8 - Guest CR3. */
3852	RTUINT64U u64GuestCr3;
3853	/** 0x6d0 - Guest CR4. */
3854	RTUINT64U u64GuestCr4;
3855	/** 0x6d8 - Guest ES base. */
3856	RTUINT64U u64GuestEsBase;
3857	/** 0x6e0 - Guest CS base. */
3858	RTUINT64U u64GuestCsBase;
3859	/** 0x6e8 - Guest SS base. */
3860	RTUINT64U u64GuestSsBase;
3861	/** 0x6f0 - Guest DS base. */
3862	RTUINT64U u64GuestDsBase;
3863	/** 0x6f8 - Guest FS base. */
3864	RTUINT64U u64GuestFsBase;
3865	/** 0x700 - Guest GS base. */
3866	RTUINT64U u64GuestGsBase;
3867	/** 0x708 - Guest LDTR base. */
3868	RTUINT64U u64GuestLdtrBase;
3869	/** 0x710 - Guest TR base. */
3870	RTUINT64U u64GuestTrBase;
3871	/** 0x718 - Guest GDTR base. */
3872	RTUINT64U u64GuestGdtrBase;
3873	/** 0x720 - Guest IDTR base. */
3874	RTUINT64U u64GuestIdtrBase;
3875	/** 0x728 - Guest DR7. */
3876	RTUINT64U u64GuestDr7;
3877	/** 0x730 - Guest RSP. */
3878	RTUINT64U u64GuestRsp;
3879	/** 0x738 - Guest RIP. */
3880	RTUINT64U u64GuestRip;
3881	/** 0x740 - Guest RFLAGS. */
3882	RTUINT64U u64GuestRFlags;
3883	/** 0x748 - Guest pending debug exceptions. */
3884	RTUINT64U u64GuestPendingDbgXcpts;
3885	/** 0x750 - Guest SYSENTER ESP. */
3886	RTUINT64U u64GuestSysenterEsp;
3887	/** 0x758 - Guest SYSENTER EIP. */
3888	RTUINT64U u64GuestSysenterEip;
3889	/** 0x760 - Reserved for future. */
3890	RTUINT64U au64Reserved6[32];
3891	/** @} */
3892
3893	/** @name Natural-width Host-state fields.
3894	* @{ */
3895	/** 0x860 - Host CR0. */
3896	RTUINT64U u64HostCr0;
3897	/** 0x868 - Host CR3. */
3898	RTUINT64U u64HostCr3;
3899	/** 0x870 - Host CR4. */
3900	RTUINT64U u64HostCr4;
3901	/** 0x878 - Host FS base. */
3902	RTUINT64U u64HostFsBase;
3903	/** 0x880 - Host GS base. */
3904	RTUINT64U u64HostGsBase;
3905	/** 0x888 - Host TR base. */
3906	RTUINT64U u64HostTrBase;
3907	/** 0x890 - Host GDTR base. */
3908	RTUINT64U u64HostGdtrBase;
3909	/** 0x898 - Host IDTR base. */
3910	RTUINT64U u64HostIdtrBase;
3911	/** 0x8a0 - Host SYSENTER ESP base. */
3912	RTUINT64U u64HostSysenterEsp;
3913	/** 0x8a8 - Host SYSENTER ESP base. */
3914	RTUINT64U u64HostSysenterEip;
3915	/** 0x8b0 - Host RSP. */
3916	RTUINT64U u64HostRsp;
3917	/** 0x8b8 - Host RIP. */
3918	RTUINT64U u64HostRip;
3919	/** 0x8c0 - Reserved for future. */
3920	RTUINT64U au64Reserved7[32];
3921	/** @} */
3922
3923	/** 0x9c0 - Padding. */
3924	uint8_t abPadding[X86_PAGE_4K_SIZE - 0x9c0];
3925	} VMXVVMCS;
3926	#pragma pack()
3927	/** Pointer to the VMXVVMCS struct. */
3928	typedef VMXVVMCS *PVMXVVMCS;
3929	/** Pointer to a const VMXVVMCS struct. */
3930	typedef const VMXVVMCS *PCVMXVVMCS;
3931	AssertCompileSize(VMXVVMCS, X86_PAGE_4K_SIZE);
3932	AssertCompileMemberSize(VMXVVMCS, fVmcsState, sizeof(uint8_t));
3933	AssertCompileMemberOffset(VMXVVMCS, enmVmxAbort, 0x004);
3934	AssertCompileMemberOffset(VMXVVMCS, fVmcsState, 0x008);
3935	AssertCompileMemberOffset(VMXVVMCS, u16Vpid, 0x028);
3936	AssertCompileMemberOffset(VMXVVMCS, GuestEs, 0x03e);
3937	AssertCompileMemberOffset(VMXVVMCS, HostEs, 0x062);
3938	AssertCompileMemberOffset(VMXVVMCS, u32PinCtls, 0x084);
3939	AssertCompileMemberOffset(VMXVVMCS, u32RoVmInstrError, 0x0ec);
3940	AssertCompileMemberOffset(VMXVVMCS, u32GuestEsLimit, 0x12c);
3941	AssertCompileMemberOffset(VMXVVMCS, u32HostSysenterCs, 0x1a8);
3942	AssertCompileMemberOffset(VMXVVMCS, u64AddrIoBitmapA, 0x1d8);
3943	AssertCompileMemberOffset(VMXVVMCS, u64RoGuestPhysAddr, 0x320);
3944	AssertCompileMemberOffset(VMXVVMCS, u64VmcsLinkPtr, 0x368);
3945	AssertCompileMemberOffset(VMXVVMCS, u64HostPatMsr, 0x438);
3946	AssertCompileMemberOffset(VMXVVMCS, u64Cr0Mask, 0x4d0);
3947	AssertCompileMemberOffset(VMXVVMCS, u64RoExitQual, 0x610);
3948	AssertCompileMemberOffset(VMXVVMCS, u64GuestCr0, 0x6c0);
3949	AssertCompileMemberOffset(VMXVVMCS, u64HostCr0, 0x860);
3950
3951	/**
3952	* Virtual VMX-instruction and VM-exit diagnostics.
3953	*
3954	* These are not the same as VM instruction errors that are enumerated in the Intel
3955	* spec. These are purely internal, fine-grained definitions used for diagnostic
3956	* purposes and are not reported to guest software under the VM-instruction error
3957	* field in its VMCS.
3958	*
3959	* @note Members of this enum are used as array indices, so no gaps are allowed.
3960	* Please update g_apszVmxVDiagDesc when you add new fields to this enum.
3961	*/
3962	typedef enum
3963	{
3964	/* Internal processing errors. */
3965	kVmxVDiag_None = 0,
3966	kVmxVDiag_Ipe_1,
3967	kVmxVDiag_Ipe_2,
3968	kVmxVDiag_Ipe_3,
3969	kVmxVDiag_Ipe_4,
3970	kVmxVDiag_Ipe_5,
3971	kVmxVDiag_Ipe_6,
3972	kVmxVDiag_Ipe_7,
3973	kVmxVDiag_Ipe_8,
3974	kVmxVDiag_Ipe_9,
3975	kVmxVDiag_Ipe_10,
3976	kVmxVDiag_Ipe_11,
3977	kVmxVDiag_Ipe_12,
3978	kVmxVDiag_Ipe_13,
3979	kVmxVDiag_Ipe_14,
3980	kVmxVDiag_Ipe_15,
3981	kVmxVDiag_Ipe_16,
3982	/* VMXON. */
3983	kVmxVDiag_Vmxon_A20M,
3984	kVmxVDiag_Vmxon_Cpl,
3985	kVmxVDiag_Vmxon_Cr0Fixed0,
3986	kVmxVDiag_Vmxon_Cr0Fixed1,
3987	kVmxVDiag_Vmxon_Cr4Fixed0,
3988	kVmxVDiag_Vmxon_Cr4Fixed1,
3989	kVmxVDiag_Vmxon_Intercept,
3990	kVmxVDiag_Vmxon_LongModeCS,
3991	kVmxVDiag_Vmxon_MsrFeatCtl,
3992	kVmxVDiag_Vmxon_PtrAbnormal,
3993	kVmxVDiag_Vmxon_PtrAlign,
3994	kVmxVDiag_Vmxon_PtrMap,
3995	kVmxVDiag_Vmxon_PtrReadPhys,
3996	kVmxVDiag_Vmxon_PtrWidth,
3997	kVmxVDiag_Vmxon_RealOrV86Mode,
3998	kVmxVDiag_Vmxon_ShadowVmcs,
3999	kVmxVDiag_Vmxon_VmxAlreadyRoot,
4000	kVmxVDiag_Vmxon_Vmxe,
4001	kVmxVDiag_Vmxon_VmcsRevId,
4002	kVmxVDiag_Vmxon_VmxRootCpl,
4003	/* VMXOFF. */
4004	kVmxVDiag_Vmxoff_Cpl,
4005	kVmxVDiag_Vmxoff_Intercept,
4006	kVmxVDiag_Vmxoff_LongModeCS,
4007	kVmxVDiag_Vmxoff_RealOrV86Mode,
4008	kVmxVDiag_Vmxoff_Vmxe,
4009	kVmxVDiag_Vmxoff_VmxRoot,
4010	/* VMPTRLD. */
4011	kVmxVDiag_Vmptrld_Cpl,
4012	kVmxVDiag_Vmptrld_LongModeCS,
4013	kVmxVDiag_Vmptrld_PtrAbnormal,
4014	kVmxVDiag_Vmptrld_PtrAlign,
4015	kVmxVDiag_Vmptrld_PtrMap,
4016	kVmxVDiag_Vmptrld_PtrReadPhys,
4017	kVmxVDiag_Vmptrld_PtrVmxon,
4018	kVmxVDiag_Vmptrld_PtrWidth,
4019	kVmxVDiag_Vmptrld_RealOrV86Mode,
4020	kVmxVDiag_Vmptrld_RevPtrReadPhys,
4021	kVmxVDiag_Vmptrld_ShadowVmcs,
4022	kVmxVDiag_Vmptrld_VmcsRevId,
4023	kVmxVDiag_Vmptrld_VmxRoot,
4024	/* VMPTRST. */
4025	kVmxVDiag_Vmptrst_Cpl,
4026	kVmxVDiag_Vmptrst_LongModeCS,
4027	kVmxVDiag_Vmptrst_PtrMap,
4028	kVmxVDiag_Vmptrst_RealOrV86Mode,
4029	kVmxVDiag_Vmptrst_VmxRoot,
4030	/* VMCLEAR. */
4031	kVmxVDiag_Vmclear_Cpl,
4032	kVmxVDiag_Vmclear_LongModeCS,
4033	kVmxVDiag_Vmclear_PtrAbnormal,
4034	kVmxVDiag_Vmclear_PtrAlign,
4035	kVmxVDiag_Vmclear_PtrMap,
4036	kVmxVDiag_Vmclear_PtrReadPhys,
4037	kVmxVDiag_Vmclear_PtrVmxon,
4038	kVmxVDiag_Vmclear_PtrWidth,
4039	kVmxVDiag_Vmclear_RealOrV86Mode,
4040	kVmxVDiag_Vmclear_VmxRoot,
4041	/* VMWRITE. */
4042	kVmxVDiag_Vmwrite_Cpl,
4043	kVmxVDiag_Vmwrite_FieldInvalid,
4044	kVmxVDiag_Vmwrite_FieldRo,
4045	kVmxVDiag_Vmwrite_LinkPtrInvalid,
4046	kVmxVDiag_Vmwrite_LongModeCS,
4047	kVmxVDiag_Vmwrite_PtrInvalid,
4048	kVmxVDiag_Vmwrite_PtrMap,
4049	kVmxVDiag_Vmwrite_RealOrV86Mode,
4050	kVmxVDiag_Vmwrite_VmxRoot,
4051	/* VMREAD. */
4052	kVmxVDiag_Vmread_Cpl,
4053	kVmxVDiag_Vmread_FieldInvalid,
4054	kVmxVDiag_Vmread_LinkPtrInvalid,
4055	kVmxVDiag_Vmread_LongModeCS,
4056	kVmxVDiag_Vmread_PtrInvalid,
4057	kVmxVDiag_Vmread_PtrMap,
4058	kVmxVDiag_Vmread_RealOrV86Mode,
4059	kVmxVDiag_Vmread_VmxRoot,
4060	/* INVVPID. */
4061	kVmxVDiag_Invvpid_Cpl,
4062	kVmxVDiag_Invvpid_DescRsvd,
4063	kVmxVDiag_Invvpid_LongModeCS,
4064	kVmxVDiag_Invvpid_RealOrV86Mode,
4065	kVmxVDiag_Invvpid_TypeInvalid,
4066	kVmxVDiag_Invvpid_Type0InvalidAddr,
4067	kVmxVDiag_Invvpid_Type0InvalidVpid,
4068	kVmxVDiag_Invvpid_Type1InvalidVpid,
4069	kVmxVDiag_Invvpid_Type3InvalidVpid,
4070	kVmxVDiag_Invvpid_VmxRoot,
4071	/* VMLAUNCH/VMRESUME. */
4072	kVmxVDiag_Vmentry_AddrApicAccess,
4073	kVmxVDiag_Vmentry_AddrApicAccessEqVirtApic,
4074	kVmxVDiag_Vmentry_AddrApicAccessHandlerReg,
4075	kVmxVDiag_Vmentry_AddrEntryMsrLoad,
4076	kVmxVDiag_Vmentry_AddrExitMsrLoad,
4077	kVmxVDiag_Vmentry_AddrExitMsrStore,
4078	kVmxVDiag_Vmentry_AddrIoBitmapA,
4079	kVmxVDiag_Vmentry_AddrIoBitmapB,
4080	kVmxVDiag_Vmentry_AddrMsrBitmap,
4081	kVmxVDiag_Vmentry_AddrVirtApicPage,
4082	kVmxVDiag_Vmentry_AddrVmcsLinkPtr,
4083	kVmxVDiag_Vmentry_AddrVmreadBitmap,
4084	kVmxVDiag_Vmentry_AddrVmwriteBitmap,
4085	kVmxVDiag_Vmentry_ApicRegVirt,
4086	kVmxVDiag_Vmentry_BlocKMovSS,
4087	kVmxVDiag_Vmentry_Cpl,
4088	kVmxVDiag_Vmentry_Cr3TargetCount,
4089	kVmxVDiag_Vmentry_EntryCtlsAllowed1,
4090	kVmxVDiag_Vmentry_EntryCtlsDisallowed0,
4091	kVmxVDiag_Vmentry_EntryInstrLen,
4092	kVmxVDiag_Vmentry_EntryInstrLenZero,
4093	kVmxVDiag_Vmentry_EntryIntInfoErrCodePe,
4094	kVmxVDiag_Vmentry_EntryIntInfoErrCodeVec,
4095	kVmxVDiag_Vmentry_EntryIntInfoTypeVecRsvd,
4096	kVmxVDiag_Vmentry_EntryXcptErrCodeRsvd,
4097	kVmxVDiag_Vmentry_ExitCtlsAllowed1,
4098	kVmxVDiag_Vmentry_ExitCtlsDisallowed0,
4099	kVmxVDiag_Vmentry_GuestActStateHlt,
4100	kVmxVDiag_Vmentry_GuestActStateRsvd,
4101	kVmxVDiag_Vmentry_GuestActStateShutdown,
4102	kVmxVDiag_Vmentry_GuestActStateSsDpl,
4103	kVmxVDiag_Vmentry_GuestActStateStiMovSs,
4104	kVmxVDiag_Vmentry_GuestCr0Fixed0,
4105	kVmxVDiag_Vmentry_GuestCr0Fixed1,
4106	kVmxVDiag_Vmentry_GuestCr0PgPe,
4107	kVmxVDiag_Vmentry_GuestCr3,
4108	kVmxVDiag_Vmentry_GuestCr4Fixed0,
4109	kVmxVDiag_Vmentry_GuestCr4Fixed1,
4110	kVmxVDiag_Vmentry_GuestDebugCtl,
4111	kVmxVDiag_Vmentry_GuestDr7,
4112	kVmxVDiag_Vmentry_GuestEferMsr,
4113	kVmxVDiag_Vmentry_GuestEferMsrRsvd,
4114	kVmxVDiag_Vmentry_GuestGdtrBase,
4115	kVmxVDiag_Vmentry_GuestGdtrLimit,
4116	kVmxVDiag_Vmentry_GuestIdtrBase,
4117	kVmxVDiag_Vmentry_GuestIdtrLimit,
4118	kVmxVDiag_Vmentry_GuestIntStateEnclave,
4119	kVmxVDiag_Vmentry_GuestIntStateExtInt,
4120	kVmxVDiag_Vmentry_GuestIntStateNmi,
4121	kVmxVDiag_Vmentry_GuestIntStateRFlagsSti,
4122	kVmxVDiag_Vmentry_GuestIntStateRsvd,
4123	kVmxVDiag_Vmentry_GuestIntStateSmi,
4124	kVmxVDiag_Vmentry_GuestIntStateStiMovSs,
4125	kVmxVDiag_Vmentry_GuestIntStateVirtNmi,
4126	kVmxVDiag_Vmentry_GuestPae,
4127	kVmxVDiag_Vmentry_GuestPatMsr,
4128	kVmxVDiag_Vmentry_GuestPcide,
4129	kVmxVDiag_Vmentry_GuestPdpteCr3ReadPhys,
4130	kVmxVDiag_Vmentry_GuestPdpte0Rsvd,
4131	kVmxVDiag_Vmentry_GuestPdpte1Rsvd,
4132	kVmxVDiag_Vmentry_GuestPdpte2Rsvd,
4133	kVmxVDiag_Vmentry_GuestPdpte3Rsvd,
4134	kVmxVDiag_Vmentry_GuestPndDbgXcptBsNoTf,
4135	kVmxVDiag_Vmentry_GuestPndDbgXcptBsTf,
4136	kVmxVDiag_Vmentry_GuestPndDbgXcptRsvd,
4137	kVmxVDiag_Vmentry_GuestPndDbgXcptRtm,
4138	kVmxVDiag_Vmentry_GuestRip,
4139	kVmxVDiag_Vmentry_GuestRipRsvd,
4140	kVmxVDiag_Vmentry_GuestRFlagsIf,
4141	kVmxVDiag_Vmentry_GuestRFlagsRsvd,
4142	kVmxVDiag_Vmentry_GuestRFlagsVm,
4143	kVmxVDiag_Vmentry_GuestSegAttrCsDefBig,
4144	kVmxVDiag_Vmentry_GuestSegAttrCsDplEqSs,
4145	kVmxVDiag_Vmentry_GuestSegAttrCsDplLtSs,
4146	kVmxVDiag_Vmentry_GuestSegAttrCsDplZero,
4147	kVmxVDiag_Vmentry_GuestSegAttrCsType,
4148	kVmxVDiag_Vmentry_GuestSegAttrCsTypeRead,
4149	kVmxVDiag_Vmentry_GuestSegAttrDescTypeCs,
4150	kVmxVDiag_Vmentry_GuestSegAttrDescTypeDs,
4151	kVmxVDiag_Vmentry_GuestSegAttrDescTypeEs,
4152	kVmxVDiag_Vmentry_GuestSegAttrDescTypeFs,
4153	kVmxVDiag_Vmentry_GuestSegAttrDescTypeGs,
4154	kVmxVDiag_Vmentry_GuestSegAttrDescTypeSs,
4155	kVmxVDiag_Vmentry_GuestSegAttrDplRplCs,
4156	kVmxVDiag_Vmentry_GuestSegAttrDplRplDs,
4157	kVmxVDiag_Vmentry_GuestSegAttrDplRplEs,
4158	kVmxVDiag_Vmentry_GuestSegAttrDplRplFs,
4159	kVmxVDiag_Vmentry_GuestSegAttrDplRplGs,
4160	kVmxVDiag_Vmentry_GuestSegAttrDplRplSs,
4161	kVmxVDiag_Vmentry_GuestSegAttrGranCs,
4162	kVmxVDiag_Vmentry_GuestSegAttrGranDs,
4163	kVmxVDiag_Vmentry_GuestSegAttrGranEs,
4164	kVmxVDiag_Vmentry_GuestSegAttrGranFs,
4165	kVmxVDiag_Vmentry_GuestSegAttrGranGs,
4166	kVmxVDiag_Vmentry_GuestSegAttrGranSs,
4167	kVmxVDiag_Vmentry_GuestSegAttrLdtrDescType,
4168	kVmxVDiag_Vmentry_GuestSegAttrLdtrGran,
4169	kVmxVDiag_Vmentry_GuestSegAttrLdtrPresent,
4170	kVmxVDiag_Vmentry_GuestSegAttrLdtrRsvd,
4171	kVmxVDiag_Vmentry_GuestSegAttrLdtrType,
4172	kVmxVDiag_Vmentry_GuestSegAttrPresentCs,
4173	kVmxVDiag_Vmentry_GuestSegAttrPresentDs,
4174	kVmxVDiag_Vmentry_GuestSegAttrPresentEs,
4175	kVmxVDiag_Vmentry_GuestSegAttrPresentFs,
4176	kVmxVDiag_Vmentry_GuestSegAttrPresentGs,
4177	kVmxVDiag_Vmentry_GuestSegAttrPresentSs,
4178	kVmxVDiag_Vmentry_GuestSegAttrRsvdCs,
4179	kVmxVDiag_Vmentry_GuestSegAttrRsvdDs,
4180	kVmxVDiag_Vmentry_GuestSegAttrRsvdEs,
4181	kVmxVDiag_Vmentry_GuestSegAttrRsvdFs,
4182	kVmxVDiag_Vmentry_GuestSegAttrRsvdGs,
4183	kVmxVDiag_Vmentry_GuestSegAttrRsvdSs,
4184	kVmxVDiag_Vmentry_GuestSegAttrSsDplEqRpl,
4185	kVmxVDiag_Vmentry_GuestSegAttrSsDplZero,
4186	kVmxVDiag_Vmentry_GuestSegAttrSsType,
4187	kVmxVDiag_Vmentry_GuestSegAttrTrDescType,
4188	kVmxVDiag_Vmentry_GuestSegAttrTrGran,
4189	kVmxVDiag_Vmentry_GuestSegAttrTrPresent,
4190	kVmxVDiag_Vmentry_GuestSegAttrTrRsvd,
4191	kVmxVDiag_Vmentry_GuestSegAttrTrType,
4192	kVmxVDiag_Vmentry_GuestSegAttrTrUnusable,
4193	kVmxVDiag_Vmentry_GuestSegAttrTypeAccCs,
4194	kVmxVDiag_Vmentry_GuestSegAttrTypeAccDs,
4195	kVmxVDiag_Vmentry_GuestSegAttrTypeAccEs,
4196	kVmxVDiag_Vmentry_GuestSegAttrTypeAccFs,
4197	kVmxVDiag_Vmentry_GuestSegAttrTypeAccGs,
4198	kVmxVDiag_Vmentry_GuestSegAttrTypeAccSs,
4199	kVmxVDiag_Vmentry_GuestSegAttrV86Cs,
4200	kVmxVDiag_Vmentry_GuestSegAttrV86Ds,
4201	kVmxVDiag_Vmentry_GuestSegAttrV86Es,
4202	kVmxVDiag_Vmentry_GuestSegAttrV86Fs,
4203	kVmxVDiag_Vmentry_GuestSegAttrV86Gs,
4204	kVmxVDiag_Vmentry_GuestSegAttrV86Ss,
4205	kVmxVDiag_Vmentry_GuestSegBaseCs,
4206	kVmxVDiag_Vmentry_GuestSegBaseDs,
4207	kVmxVDiag_Vmentry_GuestSegBaseEs,
4208	kVmxVDiag_Vmentry_GuestSegBaseFs,
4209	kVmxVDiag_Vmentry_GuestSegBaseGs,
4210	kVmxVDiag_Vmentry_GuestSegBaseLdtr,
4211	kVmxVDiag_Vmentry_GuestSegBaseSs,
4212	kVmxVDiag_Vmentry_GuestSegBaseTr,
4213	kVmxVDiag_Vmentry_GuestSegBaseV86Cs,
4214	kVmxVDiag_Vmentry_GuestSegBaseV86Ds,
4215	kVmxVDiag_Vmentry_GuestSegBaseV86Es,
4216	kVmxVDiag_Vmentry_GuestSegBaseV86Fs,
4217	kVmxVDiag_Vmentry_GuestSegBaseV86Gs,
4218	kVmxVDiag_Vmentry_GuestSegBaseV86Ss,
4219	kVmxVDiag_Vmentry_GuestSegLimitV86Cs,
4220	kVmxVDiag_Vmentry_GuestSegLimitV86Ds,
4221	kVmxVDiag_Vmentry_GuestSegLimitV86Es,
4222	kVmxVDiag_Vmentry_GuestSegLimitV86Fs,
4223	kVmxVDiag_Vmentry_GuestSegLimitV86Gs,
4224	kVmxVDiag_Vmentry_GuestSegLimitV86Ss,
4225	kVmxVDiag_Vmentry_GuestSegSelCsSsRpl,
4226	kVmxVDiag_Vmentry_GuestSegSelLdtr,
4227	kVmxVDiag_Vmentry_GuestSegSelTr,
4228	kVmxVDiag_Vmentry_GuestSysenterEspEip,
4229	kVmxVDiag_Vmentry_VmcsLinkPtrCurVmcs,
4230	kVmxVDiag_Vmentry_VmcsLinkPtrReadPhys,
4231	kVmxVDiag_Vmentry_VmcsLinkPtrRevId,
4232	kVmxVDiag_Vmentry_VmcsLinkPtrShadow,
4233	kVmxVDiag_Vmentry_HostCr0Fixed0,
4234	kVmxVDiag_Vmentry_HostCr0Fixed1,
4235	kVmxVDiag_Vmentry_HostCr3,
4236	kVmxVDiag_Vmentry_HostCr4Fixed0,
4237	kVmxVDiag_Vmentry_HostCr4Fixed1,
4238	kVmxVDiag_Vmentry_HostCr4Pae,
4239	kVmxVDiag_Vmentry_HostCr4Pcide,
4240	kVmxVDiag_Vmentry_HostCsTr,
4241	kVmxVDiag_Vmentry_HostEferMsr,
4242	kVmxVDiag_Vmentry_HostEferMsrRsvd,
4243	kVmxVDiag_Vmentry_HostGuestLongMode,
4244	kVmxVDiag_Vmentry_HostGuestLongModeNoCpu,
4245	kVmxVDiag_Vmentry_HostLongMode,
4246	kVmxVDiag_Vmentry_HostPatMsr,
4247	kVmxVDiag_Vmentry_HostRip,
4248	kVmxVDiag_Vmentry_HostRipRsvd,
4249	kVmxVDiag_Vmentry_HostSel,
4250	kVmxVDiag_Vmentry_HostSegBase,
4251	kVmxVDiag_Vmentry_HostSs,
4252	kVmxVDiag_Vmentry_HostSysenterEspEip,
4253	kVmxVDiag_Vmentry_LongModeCS,
4254	kVmxVDiag_Vmentry_MsrBitmapPtrReadPhys,
4255	kVmxVDiag_Vmentry_MsrLoad,
4256	kVmxVDiag_Vmentry_MsrLoadCount,
4257	kVmxVDiag_Vmentry_MsrLoadPtrReadPhys,
4258	kVmxVDiag_Vmentry_MsrLoadRing3,
4259	kVmxVDiag_Vmentry_MsrLoadRsvd,
4260	kVmxVDiag_Vmentry_NmiWindowExit,
4261	kVmxVDiag_Vmentry_PinCtlsAllowed1,
4262	kVmxVDiag_Vmentry_PinCtlsDisallowed0,
4263	kVmxVDiag_Vmentry_ProcCtlsAllowed1,
4264	kVmxVDiag_Vmentry_ProcCtlsDisallowed0,
4265	kVmxVDiag_Vmentry_ProcCtls2Allowed1,
4266	kVmxVDiag_Vmentry_ProcCtls2Disallowed0,
4267	kVmxVDiag_Vmentry_PtrInvalid,
4268	kVmxVDiag_Vmentry_PtrShadowVmcs,
4269	kVmxVDiag_Vmentry_RealOrV86Mode,
4270	kVmxVDiag_Vmentry_SavePreemptTimer,
4271	kVmxVDiag_Vmentry_TprThresholdRsvd,
4272	kVmxVDiag_Vmentry_TprThresholdVTpr,
4273	kVmxVDiag_Vmentry_VirtApicPagePtrReadPhys,
4274	kVmxVDiag_Vmentry_VirtIntDelivery,
4275	kVmxVDiag_Vmentry_VirtNmi,
4276	kVmxVDiag_Vmentry_VirtX2ApicTprShadow,
4277	kVmxVDiag_Vmentry_VirtX2ApicVirtApic,
4278	kVmxVDiag_Vmentry_VmcsClear,
4279	kVmxVDiag_Vmentry_VmcsLaunch,
4280	kVmxVDiag_Vmentry_VmreadBitmapPtrReadPhys,
4281	kVmxVDiag_Vmentry_VmwriteBitmapPtrReadPhys,
4282	kVmxVDiag_Vmentry_VmxRoot,
4283	kVmxVDiag_Vmentry_Vpid,
4284	kVmxVDiag_Vmexit_HostPdpteCr3ReadPhys,
4285	kVmxVDiag_Vmexit_HostPdpte0Rsvd,
4286	kVmxVDiag_Vmexit_HostPdpte1Rsvd,
4287	kVmxVDiag_Vmexit_HostPdpte2Rsvd,
4288	kVmxVDiag_Vmexit_HostPdpte3Rsvd,
4289	kVmxVDiag_Vmexit_MsrLoad,
4290	kVmxVDiag_Vmexit_MsrLoadCount,
4291	kVmxVDiag_Vmexit_MsrLoadPtrReadPhys,
4292	kVmxVDiag_Vmexit_MsrLoadRing3,
4293	kVmxVDiag_Vmexit_MsrLoadRsvd,
4294	kVmxVDiag_Vmexit_MsrStore,
4295	kVmxVDiag_Vmexit_MsrStoreCount,
4296	kVmxVDiag_Vmexit_MsrStorePtrReadPhys,
4297	kVmxVDiag_Vmexit_MsrStorePtrWritePhys,
4298	kVmxVDiag_Vmexit_MsrStoreRing3,
4299	kVmxVDiag_Vmexit_MsrStoreRsvd,
4300	kVmxVDiag_Vmexit_VirtApicPagePtrWritePhys,
4301	/* Last member for determining array index limit. */
4302	kVmxVDiag_End
4303	} VMXVDIAG;
4304	AssertCompileSize(VMXVDIAG, 4);
4305
4306	/** @} */
4307
4308	/** @} */
4309
4310	#endif /* !VBOX_INCLUDED_vmm_hm_vmx_h */
4311

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/include/VBox/vmm/hm_vmx.h@ 80478

Download in other formats: