pgm.h@ 92125

Last change on this file since 92125 was 92125, checked in by vboxsync, 3 years ago
VMM/pgm.h: Removed the PGMR3PhysRegister prototype as there is no such function anywhere.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 38.6 KB

Line
1	/** @file
2	* PGM - Page Monitor / Monitor.
3	*/
4
5	/*
6	* Copyright (C) 2006-2020 Oracle Corporation
7	*
8	* This file is part of VirtualBox Open Source Edition (OSE), as
9	* available from http://www.virtualbox.org. This file is free software;
10	* you can redistribute it and/or modify it under the terms of the GNU
11	* General Public License (GPL) as published by the Free Software
12	* Foundation, in version 2 as it comes in the "COPYING" file of the
13	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15	*
16	* The contents of this file may alternatively be used under the terms
17	* of the Common Development and Distribution License Version 1.0
18	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19	* VirtualBox OSE distribution, in which case the provisions of the
20	* CDDL are applicable instead of those of the GPL.
21	*
22	* You may elect to license modified versions of this file under the
23	* terms and conditions of either the GPL or the CDDL or both.
24	*/
25
26	#ifndef VBOX_INCLUDED_vmm_pgm_h
27	#define VBOX_INCLUDED_vmm_pgm_h
28	#ifndef RT_WITHOUT_PRAGMA_ONCE
29	# pragma once
30	#endif
31
32	#include <VBox/types.h>
33	#include <VBox/sup.h>
34	#include <VBox/vmm/vmapi.h>
35	#include <VBox/vmm/gmm.h> /* for PGMMREGISTERSHAREDMODULEREQ */
36	#include <iprt/x86.h>
37	#include <VBox/param.h>
38
39	RT_C_DECLS_BEGIN
40
41	/** @defgroup grp_pgm The Page Monitor / Manager API
42	* @ingroup grp_vmm
43	* @{
44	*/
45
46	/**
47	* FNPGMRELOCATE callback mode.
48	*/
49	typedef enum PGMRELOCATECALL
50	{
51	/** The callback is for checking if the suggested address is suitable. */
52	PGMRELOCATECALL_SUGGEST = 1,
53	/** The callback is for executing the relocation. */
54	PGMRELOCATECALL_RELOCATE
55	} PGMRELOCATECALL;
56
57
58	/**
59	* Callback function which will be called when PGM is trying to find
60	* a new location for the mapping.
61	*
62	* The callback is called in two modes, 1) the check mode and 2) the relocate mode.
63	* In 1) the callback should say if it objects to a suggested new location. If it
64	* accepts the new location, it is called again for doing it's relocation.
65	*
66	*
67	* @returns true if the location is ok.
68	* @returns false if another location should be found.
69	* @param pVM The cross context VM structure.
70	* @param GCPtrOld The old virtual address.
71	* @param GCPtrNew The new virtual address.
72	* @param enmMode Used to indicate the callback mode.
73	* @param pvUser User argument.
74	* @remark The return value is no a failure indicator, it's an acceptance
75	* indicator. Relocation can not fail!
76	*/
77	typedef DECLCALLBACKTYPE(bool, FNPGMRELOCATE,(PVM pVM, RTGCPTR GCPtrOld, RTGCPTR GCPtrNew, PGMRELOCATECALL enmMode, void *pvUser));
78	/** Pointer to a relocation callback function. */
79	typedef FNPGMRELOCATE *PFNPGMRELOCATE;
80
81
82	/**
83	* Memory access origin.
84	*/
85	typedef enum PGMACCESSORIGIN
86	{
87	/** Invalid zero value. */
88	PGMACCESSORIGIN_INVALID = 0,
89	/** IEM is access memory. */
90	PGMACCESSORIGIN_IEM,
91	/** HM is access memory. */
92	PGMACCESSORIGIN_HM,
93	/** Some device is access memory. */
94	PGMACCESSORIGIN_DEVICE,
95	/** Someone debugging is access memory. */
96	PGMACCESSORIGIN_DEBUGGER,
97	/** SELM is access memory. */
98	PGMACCESSORIGIN_SELM,
99	/** FTM is access memory. */
100	PGMACCESSORIGIN_FTM,
101	/** REM is access memory. */
102	PGMACCESSORIGIN_REM,
103	/** IOM is access memory. */
104	PGMACCESSORIGIN_IOM,
105	/** End of valid values. */
106	PGMACCESSORIGIN_END,
107	/** Type size hack. */
108	PGMACCESSORIGIN_32BIT_HACK = 0x7fffffff
109	} PGMACCESSORIGIN;
110
111
112	/**
113	* Physical page access handler kind.
114	*/
115	typedef enum PGMPHYSHANDLERKIND
116	{
117	/** MMIO range. Pages are not present, all access is done in interpreter or recompiler. */
118	PGMPHYSHANDLERKIND_MMIO = 1,
119	/** Handler all write access to a physical page range. */
120	PGMPHYSHANDLERKIND_WRITE,
121	/** Handler all access to a physical page range. */
122	PGMPHYSHANDLERKIND_ALL
123
124	} PGMPHYSHANDLERKIND;
125
126	/**
127	* Guest Access type
128	*/
129	typedef enum PGMACCESSTYPE
130	{
131	/** Read access. */
132	PGMACCESSTYPE_READ = 1,
133	/** Write access. */
134	PGMACCESSTYPE_WRITE
135	} PGMACCESSTYPE;
136
137
138	/** @def PGM_ALL_CB_DECL
139	* Macro for declaring a handler callback for all contexts. The handler
140	* callback is static in ring-3, and exported in RC and R0.
141	* @sa PGM_ALL_CB2_DECL.
142	*/
143	#if defined(IN_RC) \|\| defined(IN_RING0)
144	# ifdef __cplusplus
145	# define PGM_ALL_CB_DECL(type) extern "C" DECLCALLBACK(DECLEXPORT(type))
146	# else
147	# define PGM_ALL_CB_DECL(type) DECLCALLBACK(DECLEXPORT(type))
148	# endif
149	#else
150	# define PGM_ALL_CB_DECL(type) static DECLCALLBACK(type)
151	#endif
152
153	/** @def PGM_ALL_CB2_DECL
154	* Macro for declaring a handler callback for all contexts. The handler
155	* callback is hidden in ring-3, and exported in RC and R0.
156	* @sa PGM_ALL_CB2_DECL.
157	*/
158	#if defined(IN_RC) \|\| defined(IN_RING0)
159	# ifdef __cplusplus
160	# define PGM_ALL_CB2_DECL(type) extern "C" DECLCALLBACK(DECLEXPORT(type))
161	# else
162	# define PGM_ALL_CB2_DECL(type) DECLCALLBACK(DECLEXPORT(type))
163	# endif
164	#else
165	# define PGM_ALL_CB2_DECL(type) DECL_HIDDEN_CALLBACK(type)
166	#endif
167
168	/** @def PGM_ALL_CB2_PROTO
169	* Macro for declaring a handler callback for all contexts. The handler
170	* callback is hidden in ring-3, and exported in RC and R0.
171	* @param fnType The callback function type.
172	* @sa PGM_ALL_CB2_DECL.
173	*/
174	#if defined(IN_RC) \|\| defined(IN_RING0)
175	# ifdef __cplusplus
176	# define PGM_ALL_CB2_PROTO(fnType) extern "C" DECLEXPORT(fnType)
177	# else
178	# define PGM_ALL_CB2_PROTO(fnType) DECLEXPORT(fnType)
179	# endif
180	#else
181	# define PGM_ALL_CB2_PROTO(fnType) DECLHIDDEN(fnType)
182	#endif
183
184
185	/**
186	* \#PF Handler callback for physical access handler ranges in RC and R0.
187	*
188	* @returns Strict VBox status code (appropriate for ring-0 and raw-mode).
189	* @param pVM The cross context VM structure.
190	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
191	* @param uErrorCode CPU Error code.
192	* @param pRegFrame Trap register frame.
193	* NULL on DMA and other non CPU access.
194	* @param pvFault The fault address (cr2).
195	* @param GCPhysFault The GC physical address corresponding to pvFault.
196	* @param pvUser User argument.
197	* @thread EMT(pVCpu)
198	*/
199	typedef DECLCALLBACKTYPE(VBOXSTRICTRC, FNPGMRZPHYSPFHANDLER,(PVMCC pVM, PVMCPUCC pVCpu, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
200	RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser));
201	/** Pointer to PGM access callback. */
202	typedef FNPGMRZPHYSPFHANDLER *PFNPGMRZPHYSPFHANDLER;
203
204
205	/**
206	* Access handler callback for physical access handler ranges.
207	*
208	* The handler can not raise any faults, it's mainly for monitoring write access
209	* to certain pages (like MMIO).
210	*
211	* @returns Strict VBox status code in ring-0 and raw-mode context, in ring-3
212	* the only supported informational status code is
213	* VINF_PGM_HANDLER_DO_DEFAULT.
214	* @retval VINF_SUCCESS if the handler have carried out the operation.
215	* @retval VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the
216	* access operation.
217	* @retval VINF_EM_XXX in ring-0 and raw-mode context.
218	*
219	* @param pVM The cross context VM structure.
220	* @param pVCpu The cross context virtual CPU structure of the calling EMT.
221	* @param GCPhys The physical address the guest is writing to.
222	* @param pvPhys The HC mapping of that address.
223	* @param pvBuf What the guest is reading/writing.
224	* @param cbBuf How much it's reading/writing.
225	* @param enmAccessType The access type.
226	* @param enmOrigin The origin of this call.
227	* @param pvUser User argument.
228	* @thread EMT(pVCpu)
229	*/
230	typedef DECLCALLBACKTYPE(VBOXSTRICTRC, FNPGMPHYSHANDLER,(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys, void *pvPhys,
231	void *pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType,
232	PGMACCESSORIGIN enmOrigin, void *pvUser));
233	/** Pointer to PGM access callback. */
234	typedef FNPGMPHYSHANDLER *PFNPGMPHYSHANDLER;
235
236
237	/**
238	* Paging mode.
239	*
240	* @note Part of saved state. Change with extreme care.
241	*/
242	typedef enum PGMMODE
243	{
244	/** The usual invalid value. */
245	PGMMODE_INVALID = 0,
246	/** Real mode. */
247	PGMMODE_REAL,
248	/** Protected mode, no paging. */
249	PGMMODE_PROTECTED,
250	/** 32-bit paging. */
251	PGMMODE_32_BIT,
252	/** PAE paging. */
253	PGMMODE_PAE,
254	/** PAE paging with NX enabled. */
255	PGMMODE_PAE_NX,
256	/** 64-bit AMD paging (long mode). */
257	PGMMODE_AMD64,
258	/** 64-bit AMD paging (long mode) with NX enabled. */
259	PGMMODE_AMD64_NX,
260	/** 32-bit nested paging mode (shadow only; guest physical to host physical). */
261	PGMMODE_NESTED_32BIT,
262	/** PAE nested paging mode (shadow only; guest physical to host physical). */
263	PGMMODE_NESTED_PAE,
264	/** AMD64 nested paging mode (shadow only; guest physical to host physical). */
265	PGMMODE_NESTED_AMD64,
266	/** Extended paging (Intel) mode. */
267	PGMMODE_EPT,
268	/** Special mode used by NEM to indicate no shadow paging necessary. */
269	PGMMODE_NONE,
270	/** The max number of modes */
271	PGMMODE_MAX,
272	/** 32bit hackishness. */
273	PGMMODE_32BIT_HACK = 0x7fffffff
274	} PGMMODE;
275
276	/** Macro for checking if the guest is using paging.
277	* @param enmMode PGMMODE_*.
278	* @remark ASSUMES certain order of the PGMMODE_* values.
279	*/
280	#define PGMMODE_WITH_PAGING(enmMode) ((enmMode) >= PGMMODE_32_BIT)
281
282	/** Macro for checking if it's one of the long mode modes.
283	* @param enmMode PGMMODE_*.
284	*/
285	#define PGMMODE_IS_LONG_MODE(enmMode) ((enmMode) == PGMMODE_AMD64_NX \|\| (enmMode) == PGMMODE_AMD64)
286
287	/** Macro for checking if it's one of the AMD64 nested modes.
288	* @param enmMode PGMMODE_*.
289	*/
290	#define PGMMODE_IS_NESTED(enmMode) ( (enmMode) == PGMMODE_NESTED_32BIT \
291	\|\| (enmMode) == PGMMODE_NESTED_PAE \
292	\|\| (enmMode) == PGMMODE_NESTED_AMD64)
293
294	/** Macro for checking if it's one of the PAE modes.
295	* @param enmMode PGMMODE_*.
296	*/
297	#define PGMMODE_IS_PAE(enmMode) ( (enmMode) == PGMMODE_PAE \
298	\|\| (enmMode) == PGMMODE_PAE_NX)
299
300	/**
301	* Is the ROM mapped (true) or is the shadow RAM mapped (false).
302	*
303	* @returns boolean.
304	* @param enmProt The PGMROMPROT value, must be valid.
305	*/
306	#define PGMROMPROT_IS_ROM(enmProt) \
307	( (enmProt) == PGMROMPROT_READ_ROM_WRITE_IGNORE \
308	\|\| (enmProt) == PGMROMPROT_READ_ROM_WRITE_RAM )
309
310
311	VMMDECL(bool) PGMIsLockOwner(PVMCC pVM);
312
313	VMMDECL(int) PGMRegisterStringFormatTypes(void);
314	VMMDECL(void) PGMDeregisterStringFormatTypes(void);
315	VMMDECL(RTHCPHYS) PGMGetHyperCR3(PVMCPU pVCpu);
316	VMMDECL(int) PGMTrap0eHandler(PVMCPUCC pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault);
317	VMMDECL(int) PGMPrefetchPage(PVMCPUCC pVCpu, RTGCPTR GCPtrPage);
318	VMMDECL(int) PGMVerifyAccess(PVMCPUCC pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess);
319	VMMDECL(int) PGMIsValidAccess(PVMCPUCC pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess);
320	VMMDECL(VBOXSTRICTRC) PGMInterpretInstruction(PVMCC pVM, PVMCPUCC pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault);
321	VMMDECL(int) PGMShwGetPage(PVMCPUCC pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys);
322	VMMDECL(int) PGMShwMakePageReadonly(PVMCPUCC pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
323	VMMDECL(int) PGMShwMakePageWritable(PVMCPUCC pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
324	VMMDECL(int) PGMShwMakePageNotPresent(PVMCPUCC pVCpu, RTGCPTR GCPtr, uint32_t fFlags);
325	/** @name Flags for PGMShwMakePageReadonly, PGMShwMakePageWritable and
326	* PGMShwMakePageNotPresent
327	* @{ */
328	/** The call is from an access handler for dealing with the a faulting write
329	* operation. The virtual address is within the same page. */
330	#define PGM_MK_PG_IS_WRITE_FAULT RT_BIT(0)
331	/** The page is an MMIO2. */
332	#define PGM_MK_PG_IS_MMIO2 RT_BIT(1)
333	/** @}*/
334	VMMDECL(int) PGMGstGetPage(PVMCPUCC pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys);
335	VMMDECL(bool) PGMGstIsPagePresent(PVMCPUCC pVCpu, RTGCPTR GCPtr);
336	VMMDECL(int) PGMGstSetPage(PVMCPUCC pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags);
337	VMMDECL(int) PGMGstModifyPage(PVMCPUCC pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask);
338	VMM_INT_DECL(bool) PGMGstArePaePdpesValid(PVMCPUCC pVCpu, PCX86PDPE paPaePdpes);
339	VMM_INT_DECL(int) PGMGstMapPaePdpes(PVMCPUCC pVCpu, PCX86PDPE paPaePdpes);
340	VMM_INT_DECL(int) PGMGstMapPaePdpesAtCr3(PVMCPUCC pVCpu, uint64_t cr3);
341
342	VMMDECL(int) PGMInvalidatePage(PVMCPUCC pVCpu, RTGCPTR GCPtrPage);
343	VMMDECL(int) PGMFlushTLB(PVMCPUCC pVCpu, uint64_t cr3, bool fGlobal, bool fPdpesMapped);
344	VMMDECL(int) PGMSyncCR3(PVMCPUCC pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal);
345	VMMDECL(int) PGMUpdateCR3(PVMCPUCC pVCpu, uint64_t cr3, bool fPdpesMapped);
346	VMMDECL(int) PGMChangeMode(PVMCPUCC pVCpu, uint64_t cr0, uint64_t cr4, uint64_t efer);
347	VMM_INT_DECL(int) PGMHCChangeMode(PVMCC pVM, PVMCPUCC pVCpu, PGMMODE enmGuestMode);
348	VMMDECL(void) PGMCr0WpEnabled(PVMCPUCC pVCpu);
349	VMMDECL(PGMMODE) PGMGetGuestMode(PVMCPU pVCpu);
350	VMMDECL(PGMMODE) PGMGetShadowMode(PVMCPU pVCpu);
351	VMMDECL(PGMMODE) PGMGetHostMode(PVM pVM);
352	VMMDECL(const char *) PGMGetModeName(PGMMODE enmMode);
353	VMM_INT_DECL(RTGCPHYS) PGMGetGuestCR3Phys(PVMCPU pVCpu);
354	VMM_INT_DECL(void) PGMNotifyNxeChanged(PVMCPU pVCpu, bool fNxe);
355	VMMDECL(bool) PGMHasDirtyPages(PVM pVM);
356	VMM_INT_DECL(void) PGMSetGuestEptPtr(PVMCPUCC pVCpu, uint64_t uEptPtr);
357
358	/** PGM physical access handler type registration handle (heap offset, valid
359	* cross contexts without needing fixing up). Callbacks and handler type is
360	* associated with this and it is shared by all handler registrations. */
361	typedef uint32_t PGMPHYSHANDLERTYPE;
362	/** Pointer to a PGM physical handler type registration handle. */
363	typedef PGMPHYSHANDLERTYPE *PPGMPHYSHANDLERTYPE;
364	/** NIL value for PGM physical access handler type handle. */
365	#define NIL_PGMPHYSHANDLERTYPE UINT32_MAX
366	VMMDECL(uint32_t) PGMHandlerPhysicalTypeRelease(PVMCC pVM, PGMPHYSHANDLERTYPE hType);
367	VMMDECL(uint32_t) PGMHandlerPhysicalTypeRetain(PVM pVM, PGMPHYSHANDLERTYPE hType);
368
369	VMMDECL(int) PGMHandlerPhysicalRegister(PVMCC pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast, PGMPHYSHANDLERTYPE hType,
370	RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC,
371	R3PTRTYPE(const char *) pszDesc);
372	VMMDECL(int) PGMHandlerPhysicalModify(PVMCC pVM, RTGCPHYS GCPhysCurrent, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast);
373	VMMDECL(int) PGMHandlerPhysicalDeregister(PVMCC pVM, RTGCPHYS GCPhys);
374	VMMDECL(int) PGMHandlerPhysicalChangeUserArgs(PVMCC pVM, RTGCPHYS GCPhys, RTR3PTR pvUserR3, RTR0PTR pvUserR0);
375	VMMDECL(int) PGMHandlerPhysicalSplit(PVMCC pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysSplit);
376	VMMDECL(int) PGMHandlerPhysicalJoin(PVMCC pVM, RTGCPHYS GCPhys1, RTGCPHYS GCPhys2);
377	VMMDECL(int) PGMHandlerPhysicalPageTempOff(PVMCC pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage);
378	VMMDECL(int) PGMHandlerPhysicalPageAliasMmio2(PVMCC pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage,
379	PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2, RTGCPHYS offMMio2PageRemap);
380	VMMDECL(int) PGMHandlerPhysicalPageAliasHC(PVMCC pVM, RTGCPHYS GCPhys, RTGCPHYS GCPhysPage, RTHCPHYS HCPhysPageRemap);
381	VMMDECL(int) PGMHandlerPhysicalReset(PVMCC pVM, RTGCPHYS GCPhys);
382	VMMDECL(bool) PGMHandlerPhysicalIsRegistered(PVMCC pVM, RTGCPHYS GCPhys);
383
384
385	/**
386	* Page type.
387	*
388	* @remarks This enum has to fit in a 3-bit field (see PGMPAGE::u3Type).
389	* @remarks This is used in the saved state, so changes to it requires bumping
390	* the saved state version.
391	* @todo So, convert to \#defines!
392	*/
393	typedef enum PGMPAGETYPE
394	{
395	/** The usual invalid zero entry. */
396	PGMPAGETYPE_INVALID = 0,
397	/** RAM page. (RWX) */
398	PGMPAGETYPE_RAM,
399	/** MMIO2 page. (RWX) */
400	PGMPAGETYPE_MMIO2,
401	/** MMIO2 page aliased over an MMIO page. (RWX)
402	* See PGMHandlerPhysicalPageAlias(). */
403	PGMPAGETYPE_MMIO2_ALIAS_MMIO,
404	/** Special page aliased over an MMIO page. (RWX)
405	* See PGMHandlerPhysicalPageAliasHC(), but this is generally only used for
406	* VT-x's APIC access page at the moment. Treated as MMIO by everyone except
407	* the shadow paging code. */
408	PGMPAGETYPE_SPECIAL_ALIAS_MMIO,
409	/** Shadowed ROM. (RWX) */
410	PGMPAGETYPE_ROM_SHADOW,
411	/** ROM page. (R-X) */
412	PGMPAGETYPE_ROM,
413	/** MMIO page. (---) */
414	PGMPAGETYPE_MMIO,
415	/** End of valid entries. */
416	PGMPAGETYPE_END
417	} PGMPAGETYPE;
418	AssertCompile(PGMPAGETYPE_END == 8);
419
420	/** @name PGM page type predicates.
421	* @{ */
422	#define PGMPAGETYPE_IS_READABLE(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM )
423	#define PGMPAGETYPE_IS_WRITEABLE(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM_SHADOW )
424	#define PGMPAGETYPE_IS_RWX(a_enmType) ( (a_enmType) <= PGMPAGETYPE_ROM_SHADOW )
425	#define PGMPAGETYPE_IS_ROX(a_enmType) ( (a_enmType) == PGMPAGETYPE_ROM )
426	#define PGMPAGETYPE_IS_NP(a_enmType) ( (a_enmType) == PGMPAGETYPE_MMIO )
427	/** @} */
428
429
430	VMM_INT_DECL(PGMPAGETYPE) PGMPhysGetPageType(PVMCC pVM, RTGCPHYS GCPhys);
431
432	VMM_INT_DECL(int) PGMPhysGCPhys2HCPhys(PVMCC pVM, RTGCPHYS GCPhys, PRTHCPHYS pHCPhys);
433	VMM_INT_DECL(int) PGMPhysGCPtr2HCPhys(PVMCPUCC pVCpu, RTGCPTR GCPtr, PRTHCPHYS pHCPhys);
434	VMM_INT_DECL(int) PGMPhysGCPhys2CCPtr(PVMCC pVM, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock);
435	VMM_INT_DECL(int) PGMPhysGCPhys2CCPtrReadOnly(PVMCC pVM, RTGCPHYS GCPhys, void const **ppv, PPGMPAGEMAPLOCK pLock);
436	VMM_INT_DECL(int) PGMPhysGCPtr2CCPtr(PVMCPU pVCpu, RTGCPTR GCPtr, void **ppv, PPGMPAGEMAPLOCK pLock);
437	VMM_INT_DECL(int) PGMPhysGCPtr2CCPtrReadOnly(PVMCPUCC pVCpu, RTGCPTR GCPtr, void const **ppv, PPGMPAGEMAPLOCK pLock);
438
439	VMMDECL(bool) PGMPhysIsA20Enabled(PVMCPU pVCpu);
440	VMMDECL(bool) PGMPhysIsGCPhysValid(PVMCC pVM, RTGCPHYS GCPhys);
441	VMMDECL(bool) PGMPhysIsGCPhysNormal(PVMCC pVM, RTGCPHYS GCPhys);
442	VMMDECL(int) PGMPhysGCPtr2GCPhys(PVMCPUCC pVCpu, RTGCPTR GCPtr, PRTGCPHYS pGCPhys);
443	VMMDECL(void) PGMPhysReleasePageMappingLock(PVMCC pVM, PPGMPAGEMAPLOCK pLock);
444	VMMDECL(void) PGMPhysBulkReleasePageMappingLocks(PVMCC pVM, uint32_t cPages, PPGMPAGEMAPLOCK paLock);
445
446	/** @def PGM_PHYS_RW_IS_SUCCESS
447	* Check whether a PGMPhysRead, PGMPhysWrite, PGMPhysReadGCPtr or
448	* PGMPhysWriteGCPtr call completed the given task.
449	*
450	* @returns true if completed, false if not.
451	* @param a_rcStrict The status code.
452	* @sa IOM_SUCCESS
453	*/
454	#ifdef IN_RING3
455	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
456	( (a_rcStrict) == VINF_SUCCESS \
457	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
458	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
459	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
460	)
461	#elif defined(IN_RING0)
462	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
463	( (a_rcStrict) == VINF_SUCCESS \
464	\|\| (a_rcStrict) == VINF_IOM_R3_MMIO_COMMIT_WRITE \
465	\|\| (a_rcStrict) == VINF_EM_OFF \
466	\|\| (a_rcStrict) == VINF_EM_SUSPEND \
467	\|\| (a_rcStrict) == VINF_EM_RESET \
468	\|\| (a_rcStrict) == VINF_EM_HALT \
469	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
470	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
471	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
472	)
473	#elif defined(IN_RC)
474	# define PGM_PHYS_RW_IS_SUCCESS(a_rcStrict) \
475	( (a_rcStrict) == VINF_SUCCESS \
476	\|\| (a_rcStrict) == VINF_IOM_R3_MMIO_COMMIT_WRITE \
477	\|\| (a_rcStrict) == VINF_EM_OFF \
478	\|\| (a_rcStrict) == VINF_EM_SUSPEND \
479	\|\| (a_rcStrict) == VINF_EM_RESET \
480	\|\| (a_rcStrict) == VINF_EM_HALT \
481	\|\| (a_rcStrict) == VINF_SELM_SYNC_GDT \
482	\|\| (a_rcStrict) == VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT \
483	\|\| (a_rcStrict) == VINF_EM_DBG_STOP \
484	\|\| (a_rcStrict) == VINF_EM_DBG_EVENT \
485	\|\| (a_rcStrict) == VINF_EM_DBG_BREAKPOINT \
486	)
487	#endif
488	/** @def PGM_PHYS_RW_DO_UPDATE_STRICT_RC
489	* Updates the return code with a new result.
490	*
491	* Both status codes must be successes according to PGM_PHYS_RW_IS_SUCCESS.
492	*
493	* @param a_rcStrict The current return code, to be updated.
494	* @param a_rcStrict2 The new return code to merge in.
495	*/
496	#ifdef IN_RING3
497	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
498	do { \
499	Assert(rcStrict == VINF_SUCCESS); \
500	Assert(rcStrict2 == VINF_SUCCESS); \
501	} while (0)
502	#elif defined(IN_RING0)
503	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
504	do { \
505	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict)); \
506	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict2)); \
507	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_LAST); \
508	if ((a_rcStrict2) == VINF_SUCCESS \|\| (a_rcStrict) == (a_rcStrict2)) \
509	{ /* likely */ } \
510	else if ( (a_rcStrict) == VINF_SUCCESS \
511	\|\| (a_rcStrict) > (a_rcStrict2)) \
512	(a_rcStrict) = (a_rcStrict2); \
513	} while (0)
514	#elif defined(IN_RC)
515	# define PGM_PHYS_RW_DO_UPDATE_STRICT_RC(a_rcStrict, a_rcStrict2) \
516	do { \
517	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict)); \
518	Assert(PGM_PHYS_RW_IS_SUCCESS(rcStrict2)); \
519	AssertCompile(VINF_SELM_SYNC_GDT > VINF_EM_LAST); \
520	AssertCompile(VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT > VINF_EM_LAST); \
521	AssertCompile(VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT < VINF_SELM_SYNC_GDT); \
522	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_LAST); \
523	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_SELM_SYNC_GDT); \
524	AssertCompile(VINF_IOM_R3_MMIO_COMMIT_WRITE > VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT); \
525	if ((a_rcStrict2) == VINF_SUCCESS \|\| (a_rcStrict) == (a_rcStrict2)) \
526	{ /* likely */ } \
527	else if ((a_rcStrict) == VINF_SUCCESS) \
528	(a_rcStrict) = (a_rcStrict2); \
529	else if ( ( (a_rcStrict) > (a_rcStrict2) \
530	&& ( (a_rcStrict2) <= VINF_EM_RESET \
531	\|\| (a_rcStrict) != VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT) ) \
532	\|\| ( (a_rcStrict2) == VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT \
533	&& (a_rcStrict) > VINF_EM_RESET) ) \
534	(a_rcStrict) = (a_rcStrict2); \
535	} while (0)
536	#endif
537
538	VMMDECL(VBOXSTRICTRC) PGMPhysRead(PVMCC pVM, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead, PGMACCESSORIGIN enmOrigin);
539	VMMDECL(VBOXSTRICTRC) PGMPhysWrite(PVMCC pVM, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite, PGMACCESSORIGIN enmOrigin);
540	VMMDECL(VBOXSTRICTRC) PGMPhysReadGCPtr(PVMCPUCC pVCpu, void *pvDst, RTGCPTR GCPtrSrc, size_t cb, PGMACCESSORIGIN enmOrigin);
541	VMMDECL(VBOXSTRICTRC) PGMPhysWriteGCPtr(PVMCPUCC pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb, PGMACCESSORIGIN enmOrigin);
542
543	VMMDECL(int) PGMPhysSimpleReadGCPhys(PVMCC pVM, void *pvDst, RTGCPHYS GCPhysSrc, size_t cb);
544	VMMDECL(int) PGMPhysSimpleWriteGCPhys(PVMCC pVM, RTGCPHYS GCPhysDst, const void *pvSrc, size_t cb);
545	VMMDECL(int) PGMPhysSimpleReadGCPtr(PVMCPUCC pVCpu, void *pvDst, RTGCPTR GCPtrSrc, size_t cb);
546	VMMDECL(int) PGMPhysSimpleWriteGCPtr(PVMCPUCC pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb);
547	VMMDECL(int) PGMPhysSimpleDirtyWriteGCPtr(PVMCPUCC pVCpu, RTGCPTR GCPtrDst, const void *pvSrc, size_t cb);
548	VMMDECL(int) PGMPhysInterpretedRead(PVMCPUCC pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCPTR GCPtrSrc, size_t cb);
549	VMMDECL(int) PGMPhysInterpretedReadNoHandlers(PVMCPUCC pVCpu, PCPUMCTXCORE pCtxCore, void *pvDst, RTGCUINTPTR GCPtrSrc, size_t cb, bool fRaiseTrap);
550	VMMDECL(int) PGMPhysInterpretedWriteNoHandlers(PVMCPUCC pVCpu, PCPUMCTXCORE pCtxCore, RTGCPTR GCPtrDst, void const *pvSrc, size_t cb, bool fRaiseTrap);
551
552	VMM_INT_DECL(int) PGMPhysIemGCPhys2Ptr(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys, bool fWritable, bool fByPassHandlers, void **ppv, PPGMPAGEMAPLOCK pLock);
553	VMM_INT_DECL(int) PGMPhysIemQueryAccess(PVMCC pVM, RTGCPHYS GCPhys, bool fWritable, bool fByPassHandlers);
554	VMM_INT_DECL(int) PGMPhysIemGCPhys2PtrNoLock(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys, uint64_t const volatile *puTlbPhysRev,
555	#if defined(IN_RC)
556	R3PTRTYPE(uint8_t ) ppb,
557	#else
558	R3R0PTRTYPE(uint8_t ) ppb,
559	#endif
560	uint64_t *pfTlb);
561	/** @name Flags returned by PGMPhysIemGCPhys2PtrNoLock
562	* @{ */
563	#define PGMIEMGCPHYS2PTR_F_NO_WRITE RT_BIT_32(3) /*< Not writable (IEMTLBE_F_PG_NO_WRITE). /
564	#define PGMIEMGCPHYS2PTR_F_NO_READ RT_BIT_32(4) /*< Not readable (IEMTLBE_F_PG_NO_READ). /
565	#define PGMIEMGCPHYS2PTR_F_NO_MAPPINGR3 RT_BIT_32(7) /*< No ring-3 mapping (IEMTLBE_F_NO_MAPPINGR3). /
566	/** @} */
567
568	/** Information returned by PGMPhysNemQueryPageInfo. */
569	typedef struct PGMPHYSNEMPAGEINFO
570	{
571	/** The host physical address of the page, NIL_HCPHYS if invalid page. */
572	RTHCPHYS HCPhys;
573	/** The NEM access mode for the page, NEM_PAGE_PROT_XXX */
574	uint32_t fNemProt : 8;
575	/** The NEM state associated with the PAGE. */
576	uint32_t u2NemState : 2;
577	/** The NEM state associated with the PAGE before pgmPhysPageMakeWritable was called. */
578	uint32_t u2OldNemState : 2;
579	/** Set if the page has handler. */
580	uint32_t fHasHandlers : 1;
581	/** Set if is the zero page backing it. */
582	uint32_t fZeroPage : 1;
583	/** Set if the page has handler. */
584	PGMPAGETYPE enmType;
585	} PGMPHYSNEMPAGEINFO;
586	/** Pointer to page information for NEM. */
587	typedef PGMPHYSNEMPAGEINFO *PPGMPHYSNEMPAGEINFO;
588	/**
589	* Callback for checking that the page is in sync while under the PGM lock.
590	*
591	* NEM passes this callback to PGMPhysNemQueryPageInfo to check that the page is
592	* in-sync between PGM and the native hypervisor API in an atomic fashion.
593	*
594	* @returns VBox status code.
595	* @param pVM The cross context VM structure.
596	* @param pVCpu The cross context per virtual CPU structure. Optional,
597	* see PGMPhysNemQueryPageInfo.
598	* @param GCPhys The guest physical address (not A20 masked).
599	* @param pInfo The page info structure. This function updates the
600	* u2NemState memory and the caller will update the PGMPAGE
601	* copy accordingly.
602	* @param pvUser Callback user argument.
603	*/
604	typedef DECLCALLBACKTYPE(int, FNPGMPHYSNEMCHECKPAGE,(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys, PPGMPHYSNEMPAGEINFO pInfo, void *pvUser));
605	/** Pointer to a FNPGMPHYSNEMCHECKPAGE function. */
606	typedef FNPGMPHYSNEMCHECKPAGE *PFNPGMPHYSNEMCHECKPAGE;
607
608	VMM_INT_DECL(int) PGMPhysNemPageInfoChecker(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys, bool fMakeWritable,
609	PPGMPHYSNEMPAGEINFO pInfo, PFNPGMPHYSNEMCHECKPAGE pfnChecker, void *pvUser);
610
611	/**
612	* Callback for use with PGMPhysNemEnumPagesByState.
613	* @returns VBox status code.
614	* Failure status will stop enumeration immediately and return.
615	* @param pVM The cross context VM structure.
616	* @param pVCpu The cross context per virtual CPU structure. Optional,
617	* see PGMPhysNemEnumPagesByState.
618	* @param GCPhys The guest physical address (not A20 masked).
619	* @param pu2NemState Pointer to variable with the NEM state. This can be
620	* update.
621	* @param pvUser The user argument.
622	*/
623	typedef DECLCALLBACKTYPE(int, FNPGMPHYSNEMENUMCALLBACK,(PVMCC pVM, PVMCPUCC pVCpu, RTGCPHYS GCPhys,
624	uint8_t pu2NemState, void pvUser));
625	/** Pointer to a FNPGMPHYSNEMENUMCALLBACK function. */
626	typedef FNPGMPHYSNEMENUMCALLBACK *PFNPGMPHYSNEMENUMCALLBACK;
627	VMM_INT_DECL(int) PGMPhysNemEnumPagesByState(PVMCC pVM, PVMCPUCC VCpu, uint8_t uMinState,
628	PFNPGMPHYSNEMENUMCALLBACK pfnCallback, void *pvUser);
629
630
631	#ifdef VBOX_STRICT
632	VMMDECL(unsigned) PGMAssertHandlerAndFlagsInSync(PVMCC pVM);
633	VMMDECL(unsigned) PGMAssertNoMappingConflicts(PVM pVM);
634	VMMDECL(unsigned) PGMAssertCR3(PVMCC pVM, PVMCPUCC pVCpu, uint64_t cr3, uint64_t cr4);
635	#endif /* VBOX_STRICT */
636
637	VMMDECL(int) PGMSetLargePageUsage(PVMCC pVM, bool fUseLargePages);
638
639	/**
640	* Query large page usage state
641	*
642	* @returns 0 - disabled, 1 - enabled
643	* @param pVM The cross context VM structure.
644	*/
645	#define PGMIsUsingLargePages(pVM) ((pVM)->pgm.s.fUseLargePages)
646
647
648	#ifdef IN_RING0
649	/** @defgroup grp_pgm_r0 The PGM Host Context Ring-0 API
650	* @{
651	*/
652	VMMR0_INT_DECL(int) PGMR0InitPerVMData(PGVM pGVM);
653	VMMR0_INT_DECL(int) PGMR0InitVM(PGVM pGVM);
654	VMMR0_INT_DECL(void) PGMR0CleanupVM(PGVM pGVM);
655	VMMR0_INT_DECL(int) PGMR0PhysAllocateHandyPages(PGVM pGVM, VMCPUID idCpu);
656	VMMR0_INT_DECL(int) PGMR0PhysFlushHandyPages(PGVM pGVM, VMCPUID idCpu);
657	VMMR0_INT_DECL(int) PGMR0PhysAllocateLargeHandyPage(PGVM pGVM, VMCPUID idCpu);
658	VMMR0_INT_DECL(int) PGMR0PhysMMIO2MapKernel(PGVM pGVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2,
659	size_t offSub, size_t cbSub, void **ppvMapping);
660	VMMR0_INT_DECL(int) PGMR0PhysSetupIoMmu(PGVM pGVM);
661	VMMR0DECL(int) PGMR0SharedModuleCheck(PVMCC pVM, PGVM pGVM, VMCPUID idCpu, PGMMSHAREDMODULE pModule,
662	PCRTGCPTR64 paRegionsGCPtrs);
663	VMMR0DECL(int) PGMR0Trap0eHandlerNestedPaging(PGVM pGVM, PGVMCPU pGVCpu, PGMMODE enmShwPagingMode, RTGCUINT uErr,
664	PCPUMCTXCORE pRegFrame, RTGCPHYS pvFault);
665	VMMR0DECL(VBOXSTRICTRC) PGMR0Trap0eHandlerNPMisconfig(PGVM pGVM, PGVMCPU pGVCpu, PGMMODE enmShwPagingMode,
666	PCPUMCTXCORE pRegFrame, RTGCPHYS GCPhysFault, uint32_t uErr);
667	VMMR0_INT_DECL(int) PGMR0PoolGrow(PGVM pGVM, VMCPUID idCpu);
668	/** @} */
669	#endif /* IN_RING0 */
670
671
672
673	#ifdef IN_RING3
674	/** @defgroup grp_pgm_r3 The PGM Host Context Ring-3 API
675	* @{
676	*/
677	VMMR3_INT_DECL(void) PGMR3EnableNemMode(PVM pVM);
678	VMMR3DECL(int) PGMR3Init(PVM pVM);
679	VMMR3DECL(int) PGMR3InitFinalize(PVM pVM);
680	VMMR3_INT_DECL(int) PGMR3InitCompleted(PVM pVM, VMINITCOMPLETED enmWhat);
681	VMMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta);
682	VMMR3DECL(void) PGMR3ResetCpu(PVM pVM, PVMCPU pVCpu);
683	VMMR3_INT_DECL(void) PGMR3Reset(PVM pVM);
684	VMMR3_INT_DECL(void) PGMR3ResetNoMorePhysWritesFlag(PVM pVM);
685	VMMR3_INT_DECL(void) PGMR3MemSetup(PVM pVM, bool fReset);
686	VMMR3DECL(int) PGMR3Term(PVM pVM);
687
688	VMMR3DECL(int) PGMR3PhysRegisterRam(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, const char *pszDesc);
689	VMMR3DECL(int) PGMR3PhysChangeMemBalloon(PVM pVM, bool fInflate, unsigned cPages, RTGCPHYS *paPhysPage);
690	VMMR3DECL(int) PGMR3PhysWriteProtectRAM(PVM pVM);
691	VMMR3DECL(uint32_t) PGMR3PhysGetRamRangeCount(PVM pVM);
692	VMMR3DECL(int) PGMR3PhysGetRange(PVM pVM, uint32_t iRange, PRTGCPHYS pGCPhysStart, PRTGCPHYS pGCPhysLast,
693	const char *ppszDesc, bool pfIsMmio);
694	VMMR3DECL(int) PGMR3QueryMemoryStats(PUVM pUVM, uint64_t pcbTotalMem, uint64_t pcbPrivateMem, uint64_t pcbSharedMem, uint64_t pcbZeroMem);
695	VMMR3DECL(int) PGMR3QueryGlobalMemoryStats(PUVM pUVM, uint64_t pcbAllocMem, uint64_t pcbFreeMem, uint64_t pcbBallonedMem, uint64_t pcbSharedMem);
696
697	VMMR3DECL(int) PGMR3PhysMMIORegister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, PGMPHYSHANDLERTYPE hType,
698	RTR3PTR pvUserR3, RTR0PTR pvUserR0, RTRCPTR pvUserRC, const char *pszDesc);
699	VMMR3DECL(int) PGMR3PhysMMIODeregister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb);
700	VMMR3_INT_DECL(int) PGMR3PhysMmio2Register(PVM pVM, PPDMDEVINS pDevIns, uint32_t iSubDev, uint32_t iRegion, RTGCPHYS cb,
701	uint32_t fFlags, const char pszDesc, void ppv, PGMMMIO2HANDLE phRegion);
702	VMMR3_INT_DECL(int) PGMR3PhysMmio2Deregister(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2);
703	VMMR3_INT_DECL(int) PGMR3PhysMmio2Map(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2, RTGCPHYS GCPhys);
704	VMMR3_INT_DECL(int) PGMR3PhysMmio2Unmap(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2, RTGCPHYS GCPhys);
705	VMMR3_INT_DECL(int) PGMR3PhysMmio2Reduce(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2, RTGCPHYS cbRegion);
706	VMMR3_INT_DECL(int) PGMR3PhysMmio2ValidateHandle(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2);
707	VMMR3_INT_DECL(RTGCPHYS) PGMR3PhysMmio2GetMappingAddress(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2);
708	VMMR3_INT_DECL(int) PGMR3PhysMmio2ChangeRegionNo(PVM pVM, PPDMDEVINS pDevIns, PGMMMIO2HANDLE hMmio2, uint32_t iNewRegion);
709
710
711	/** @name PGMR3PhysRegisterRom flags.
712	* @{ */
713	/** Inidicates that ROM shadowing should be enabled. */
714	#define PGMPHYS_ROM_FLAGS_SHADOWED UINT8_C(0x01)
715	/** Indicates that what pvBinary points to won't go away
716	* and can be used for strictness checks. */
717	#define PGMPHYS_ROM_FLAGS_PERMANENT_BINARY UINT8_C(0x02)
718	/** Indicates that the ROM is allowed to be missing from saved state.
719	* @note This is a hack for EFI, see @bugref{6940} */
720	#define PGMPHYS_ROM_FLAGS_MAYBE_MISSING_FROM_STATE UINT8_C(0x04)
721	/** Valid flags. */
722	#define PGMPHYS_ROM_FLAGS_VALID_MASK UINT8_C(0x07)
723	/** @} */
724
725	VMMR3DECL(int) PGMR3PhysRomRegister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTGCPHYS cb,
726	const void pvBinary, uint32_t cbBinary, uint8_t fFlags, const char pszDesc);
727	VMMR3DECL(int) PGMR3PhysRomProtect(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, PGMROMPROT enmProt);
728	VMMDECL(void) PGMR3PhysSetA20(PVMCPU pVCpu, bool fEnable);
729
730	VMMR3_INT_DECL(int) PGMR3HandlerPhysicalTypeRegisterEx(PVM pVM, PGMPHYSHANDLERKIND enmKind,
731	PFNPGMPHYSHANDLER pfnHandlerR3,
732	R0PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR0,
733	R0PTRTYPE(PFNPGMRZPHYSPFHANDLER) pfnPfHandlerR0,
734	const char *pszDesc, PPGMPHYSHANDLERTYPE phType);
735	VMMR3DECL(int) PGMR3HandlerPhysicalTypeRegister(PVM pVM, PGMPHYSHANDLERKIND enmKind,
736	R3PTRTYPE(PFNPGMPHYSHANDLER) pfnHandlerR3,
737	const char pszModR0, const char pszHandlerR0, const char *pszPfHandlerR0,
738	const char pszModRC, const char pszHandlerRC, const char *pszPfHandlerRC,
739	const char *pszDesc,
740	PPGMPHYSHANDLERTYPE phType);
741	VMMR3_INT_DECL(int) PGMR3PoolGrow(PVM pVM, PVMCPU pVCpu);
742
743	VMMR3DECL(int) PGMR3PhysTlbGCPhys2Ptr(PVM pVM, RTGCPHYS GCPhys, bool fWritable, void **ppv);
744	VMMR3DECL(uint8_t) PGMR3PhysReadU8(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
745	VMMR3DECL(uint16_t) PGMR3PhysReadU16(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
746	VMMR3DECL(uint32_t) PGMR3PhysReadU32(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
747	VMMR3DECL(uint64_t) PGMR3PhysReadU64(PVM pVM, RTGCPHYS GCPhys, PGMACCESSORIGIN enmOrigin);
748	VMMR3DECL(void) PGMR3PhysWriteU8(PVM pVM, RTGCPHYS GCPhys, uint8_t Value, PGMACCESSORIGIN enmOrigin);
749	VMMR3DECL(void) PGMR3PhysWriteU16(PVM pVM, RTGCPHYS GCPhys, uint16_t Value, PGMACCESSORIGIN enmOrigin);
750	VMMR3DECL(void) PGMR3PhysWriteU32(PVM pVM, RTGCPHYS GCPhys, uint32_t Value, PGMACCESSORIGIN enmOrigin);
751	VMMR3DECL(void) PGMR3PhysWriteU64(PVM pVM, RTGCPHYS GCPhys, uint64_t Value, PGMACCESSORIGIN enmOrigin);
752	VMMR3DECL(int) PGMR3PhysReadExternal(PVM pVM, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead, PGMACCESSORIGIN enmOrigin);
753	VMMR3DECL(int) PGMR3PhysWriteExternal(PVM pVM, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite, PGMACCESSORIGIN enmOrigin);
754	VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrExternal(PVM pVM, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock);
755	VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrReadOnlyExternal(PVM pVM, RTGCPHYS GCPhys, void const **ppv, PPGMPAGEMAPLOCK pLock);
756	VMMR3DECL(int) PGMR3PhysBulkGCPhys2CCPtrExternal(PVM pVM, uint32_t cPages, PCRTGCPHYS paGCPhysPages,
757	void **papvPages, PPGMPAGEMAPLOCK paLocks);
758	VMMR3DECL(int) PGMR3PhysBulkGCPhys2CCPtrReadOnlyExternal(PVM pVM, uint32_t cPages, PCRTGCPHYS paGCPhysPages,
759	void const **papvPages, PPGMPAGEMAPLOCK paLocks);
760	VMMR3DECL(void) PGMR3PhysChunkInvalidateTLB(PVM pVM);
761	VMMR3DECL(int) PGMR3PhysAllocateHandyPages(PVM pVM);
762	VMMR3_INT_DECL(int) PGMR3PhysAllocateLargePage(PVM pVM, RTGCPHYS GCPhys);
763
764	VMMR3DECL(int) PGMR3CheckIntegrity(PVM pVM);
765
766	VMMR3DECL(int) PGMR3DbgR3Ptr2GCPhys(PUVM pUVM, RTR3PTR R3Ptr, PRTGCPHYS pGCPhys);
767	VMMR3DECL(int) PGMR3DbgR3Ptr2HCPhys(PUVM pUVM, RTR3PTR R3Ptr, PRTHCPHYS pHCPhys);
768	VMMR3DECL(int) PGMR3DbgHCPhys2GCPhys(PUVM pUVM, RTHCPHYS HCPhys, PRTGCPHYS pGCPhys);
769	VMMR3_INT_DECL(int) PGMR3DbgReadGCPhys(PVM pVM, void pvDst, RTGCPHYS GCPhysSrc, size_t cb, uint32_t fFlags, size_t pcbRead);
770	VMMR3_INT_DECL(int) PGMR3DbgWriteGCPhys(PVM pVM, RTGCPHYS GCPhysDst, const void pvSrc, size_t cb, uint32_t fFlags, size_t pcbWritten);
771	VMMR3_INT_DECL(int) PGMR3DbgReadGCPtr(PVM pVM, void pvDst, RTGCPTR GCPtrSrc, size_t cb, uint32_t fFlags, size_t pcbRead);
772	VMMR3_INT_DECL(int) PGMR3DbgWriteGCPtr(PVM pVM, RTGCPTR GCPtrDst, void const pvSrc, size_t cb, uint32_t fFlags, size_t pcbWritten);
773	VMMR3_INT_DECL(int) PGMR3DbgScanPhysical(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cbRange, RTGCPHYS GCPhysAlign, const uint8_t *pabNeedle, size_t cbNeedle, PRTGCPHYS pGCPhysHit);
774	VMMR3_INT_DECL(int) PGMR3DbgScanVirtual(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtr, RTGCPTR cbRange, RTGCPTR GCPtrAlign, const uint8_t *pabNeedle, size_t cbNeedle, PRTGCUINTPTR pGCPhysHit);
775	VMMR3_INT_DECL(int) PGMR3DumpHierarchyShw(PVM pVM, uint64_t cr3, uint32_t fFlags, uint64_t u64FirstAddr, uint64_t u64LastAddr, uint32_t cMaxDepth, PCDBGFINFOHLP pHlp);
776	VMMR3_INT_DECL(int) PGMR3DumpHierarchyGst(PVM pVM, uint64_t cr3, uint32_t fFlags, RTGCPTR FirstAddr, RTGCPTR LastAddr, uint32_t cMaxDepth, PCDBGFINFOHLP pHlp);
777
778
779	/** @name Page sharing
780	* @{ */
781	VMMR3DECL(int) PGMR3SharedModuleRegister(PVM pVM, VBOXOSFAMILY enmGuestOS, char pszModuleName, char pszVersion,
782	RTGCPTR GCBaseAddr, uint32_t cbModule,
783	uint32_t cRegions, VMMDEVSHAREDREGIONDESC const *paRegions);
784	VMMR3DECL(int) PGMR3SharedModuleUnregister(PVM pVM, char pszModuleName, char pszVersion,
785	RTGCPTR GCBaseAddr, uint32_t cbModule);
786	VMMR3DECL(int) PGMR3SharedModuleCheckAll(PVM pVM);
787	VMMR3DECL(int) PGMR3SharedModuleGetPageState(PVM pVM, RTGCPTR GCPtrPage, bool pfShared, uint64_t pfPageFlags);
788	/** @} */
789
790	/** @} */
791	#endif /* IN_RING3 */
792
793	RT_C_DECLS_END
794
795	/** @} */
796	#endif /* !VBOX_INCLUDED_vmm_pgm_h */
797

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/include/VBox/vmm/pgm.h@ 92125

Download in other formats: