vm.h@ 45344

Last change on this file since 45344 was 45301, checked in by vboxsync, 12 years ago
IOM: Preparing to use read/write critsect.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 40.1 KB

Line
1	/** @file
2	* VM - The Virtual Machine, data.
3	*/
4
5	/*
6	* Copyright (C) 2006-2012 Oracle Corporation
7	*
8	* This file is part of VirtualBox Open Source Edition (OSE), as
9	* available from http://www.virtualbox.org. This file is free software;
10	* you can redistribute it and/or modify it under the terms of the GNU
11	* General Public License (GPL) as published by the Free Software
12	* Foundation, in version 2 as it comes in the "COPYING" file of the
13	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
14	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
15	*
16	* The contents of this file may alternatively be used under the terms
17	* of the Common Development and Distribution License Version 1.0
18	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
19	* VirtualBox OSE distribution, in which case the provisions of the
20	* CDDL are applicable instead of those of the GPL.
21	*
22	* You may elect to license modified versions of this file under the
23	* terms and conditions of either the GPL or the CDDL or both.
24	*/
25
26	#ifndef ___VBox_vmm_vm_h
27	#define ___VBox_vmm_vm_h
28
29	#ifndef VBOX_FOR_DTRACE_LIB
30	# include <VBox/types.h>
31	# include <VBox/vmm/cpum.h>
32	# include <VBox/vmm/stam.h>
33	# include <VBox/vmm/vmapi.h>
34	# include <VBox/vmm/vmm.h>
35	# include <VBox/sup.h>
36	#else
37	# pragma D depends_on library vbox-types.d
38	# pragma D depends_on library CPUMInternal.d
39	# define ___CPUMInternal_h
40	#endif
41
42
43
44	/** @defgroup grp_vm The Virtual Machine
45	* @{
46	*/
47
48	/**
49	* The state of a Virtual CPU.
50	*
51	* The basic state indicated here is whether the CPU has been started or not. In
52	* addition, there are sub-states when started for assisting scheduling (GVMM
53	* mostly).
54	*
55	* The transition out of the STOPPED state is done by a vmR3PowerOn.
56	* The transition back to the STOPPED state is done by vmR3PowerOff.
57	*
58	* (Alternatively we could let vmR3PowerOn start CPU 0 only and let the SPIP
59	* handling switch on the other CPUs. Then vmR3Reset would stop all but CPU 0.)
60	*/
61	typedef enum VMCPUSTATE
62	{
63	/** The customary invalid zero. */
64	VMCPUSTATE_INVALID = 0,
65
66	/** Virtual CPU has not yet been started. */
67	VMCPUSTATE_STOPPED,
68
69	/** CPU started. */
70	VMCPUSTATE_STARTED,
71	/** Executing guest code and can be poked. */
72	VMCPUSTATE_STARTED_EXEC,
73	/** Executing guest code in the recompiler. */
74	VMCPUSTATE_STARTED_EXEC_REM,
75	/** Halted. */
76	VMCPUSTATE_STARTED_HALTED,
77
78	/** The end of valid virtual CPU states. */
79	VMCPUSTATE_END,
80
81	/** Ensure 32-bit type. */
82	VMCPUSTATE_32BIT_HACK = 0x7fffffff
83	} VMCPUSTATE;
84
85
86	/**
87	* Per virtual CPU data.
88	*/
89	typedef struct VMCPU
90	{
91	/** Per CPU forced action.
92	* See the VMCPU_FF_* \#defines. Updated atomically. */
93	uint32_t volatile fLocalForcedActions; /* 0 */
94	/** The CPU state. */
95	VMCPUSTATE volatile enmState; /* 4 */
96
97	/** Pointer to the ring-3 UVMCPU structure. */
98	PUVMCPU pUVCpu; /* 8 */
99	/** Ring-3 Host Context VM Pointer. */
100	PVMR3 pVMR3; /* 16 / 12 */
101	/** Ring-0 Host Context VM Pointer. */
102	PVMR0 pVMR0; /* 24 / 16 */
103	/** Raw-mode Context VM Pointer. */
104	PVMRC pVMRC; /* 32 / 20 */
105	/** The CPU ID.
106	* This is the index into the VM::aCpu array. */
107	VMCPUID idCpu; /* 36 / 24 */
108	/** The native thread handle. */
109	RTNATIVETHREAD hNativeThread; /* 40 / 28 */
110	/** The native R0 thread handle. (different from the R3 handle!) */
111	RTNATIVETHREAD hNativeThreadR0; /* 48 / 32 */
112	/** Which host CPU ID is this EMT running on.
113	* Only valid when in RC or HMR0 with scheduling disabled. */
114	RTCPUID volatile idHostCpu; /* 56 / 36 */
115
116	/** Trace groups enable flags. */
117	uint32_t fTraceGroups; /* 60 / 40 */
118	/** Align the structures below bit on a 64-byte boundary and make sure it starts
119	* at the same offset in both 64-bit and 32-bit builds.
120	*
121	* @remarks The alignments of the members that are larger than 48 bytes should be
122	* 64-byte for cache line reasons. structs containing small amounts of
123	* data could be lumped together at the end with a < 64 byte padding
124	* following it (to grow into and align the struct size).
125	* */
126	uint8_t abAlignment1[HC_ARCH_BITS == 64 ? 60 : 16+64];
127	/** State data for use by ad hoc profiling. */
128	uint32_t uAdHoc;
129	/** Profiling samples for use by ad hoc profiling. */
130	STAMPROFILEADV aStatAdHoc[8]; /* size: 408 = 320 /
131
132	/** CPUM part. */
133	union
134	{
135	#ifdef ___CPUMInternal_h
136	struct CPUMCPU s;
137	#endif
138	uint8_t padding[3584]; /* multiple of 64 */
139	} cpum;
140
141	/** HM part. */
142	union
143	{
144	#ifdef ___HMInternal_h
145	struct HMCPU s;
146	#endif
147	uint8_t padding[5376]; /* multiple of 64 */
148	} hm;
149
150	/** EM part. */
151	union
152	{
153	#ifdef ___EMInternal_h
154	struct EMCPU s;
155	#endif
156	uint8_t padding[1472]; /* multiple of 64 */
157	} em;
158
159	/** IEM part. */
160	union
161	{
162	#ifdef ___IEMInternal_h
163	struct IEMCPU s;
164	#endif
165	uint8_t padding[3072]; /* multiple of 64 */
166	} iem;
167
168	/** TRPM part. */
169	union
170	{
171	#ifdef ___TRPMInternal_h
172	struct TRPMCPU s;
173	#endif
174	uint8_t padding[128]; /* multiple of 64 */
175	} trpm;
176
177	/** TM part. */
178	union
179	{
180	#ifdef ___TMInternal_h
181	struct TMCPU s;
182	#endif
183	uint8_t padding[384]; /* multiple of 64 */
184	} tm;
185
186	/** VMM part. */
187	union
188	{
189	#ifdef ___VMMInternal_h
190	struct VMMCPU s;
191	#endif
192	uint8_t padding[704]; /* multiple of 64 */
193	} vmm;
194
195	/** PDM part. */
196	union
197	{
198	#ifdef ___PDMInternal_h
199	struct PDMCPU s;
200	#endif
201	uint8_t padding[256]; /* multiple of 64 */
202	} pdm;
203
204	/** IOM part. */
205	union
206	{
207	#ifdef ___IOMInternal_h
208	struct IOMCPU s;
209	#endif
210	uint8_t padding[512]; /* multiple of 64 */
211	} iom;
212
213	/** DBGF part.
214	* @todo Combine this with other tiny structures. */
215	union
216	{
217	#ifdef ___DBGFInternal_h
218	struct DBGFCPU s;
219	#endif
220	uint8_t padding[64]; /* multiple of 64 */
221	} dbgf;
222
223	/** Align the following members on page boundary. */
224	uint8_t abAlignment2[448 - 64];
225
226	/** PGM part. */
227	union
228	{
229	#ifdef ___PGMInternal_h
230	struct PGMCPU s;
231	#endif
232	uint8_t padding[4096]; /* multiple of 4096 */
233	} pgm;
234
235	} VMCPU;
236
237
238	#ifndef VBOX_FOR_DTRACE_LIB
239
240	/** @name Operations on VMCPU::enmState
241	* @{ */
242	/** Gets the VMCPU state. */
243	#define VMCPU_GET_STATE(pVCpu) ( (pVCpu)->enmState )
244	/** Sets the VMCPU state. */
245	#define VMCPU_SET_STATE(pVCpu, enmNewState) \
246	ASMAtomicWriteU32((uint32_t volatile *)&(pVCpu)->enmState, (enmNewState))
247	/** Cmpares and sets the VMCPU state. */
248	#define VMCPU_CMPXCHG_STATE(pVCpu, enmNewState, enmOldState) \
249	ASMAtomicCmpXchgU32((uint32_t volatile *)&(pVCpu)->enmState, (enmNewState), (enmOldState))
250	/** Checks the VMCPU state. */
251	#ifdef VBOX_STRICT
252	# define VMCPU_ASSERT_STATE(pVCpu, enmExpectedState) \
253	do { \
254	VMCPUSTATE enmState = VMCPU_GET_STATE(pVCpu); \
255	AssertMsg(enmState == (enmExpectedState), \
256	("enmState=%d enmExpectedState=%d idCpu=%u\n", \
257	enmState, enmExpectedState, (pVCpu)->idCpu)); \
258	} while (0)
259	#else
260	# define VMCPU_ASSERT_STATE(pVCpu, enmExpectedState) do { } while (0)
261	#endif
262	/** Tests if the state means that the CPU is started. */
263	#define VMCPUSTATE_IS_STARTED(enmState) ( (enmState) > VMCPUSTATE_STOPPED )
264	/** Tests if the state means that the CPU is stopped. */
265	#define VMCPUSTATE_IS_STOPPED(enmState) ( (enmState) == VMCPUSTATE_STOPPED )
266	/** @} */
267
268
269	/** The name of the Guest Context VMM Core module. */
270	#define VMMGC_MAIN_MODULE_NAME "VMMGC.gc"
271	/** The name of the Ring 0 Context VMM Core module. */
272	#define VMMR0_MAIN_MODULE_NAME "VMMR0.r0"
273
274	/** VM Forced Action Flags.
275	*
276	* Use the VM_FF_SET() and VM_FF_CLEAR() macros to change the force
277	* action mask of a VM.
278	*
279	* @{
280	*/
281	/** The virtual sync clock has been stopped, go to TM until it has been
282	* restarted... */
283	#define VM_FF_TM_VIRTUAL_SYNC RT_BIT_32(2)
284	/** PDM Queues are pending. */
285	#define VM_FF_PDM_QUEUES RT_BIT_32(VM_FF_PDM_QUEUES_BIT)
286	/** The bit number for VM_FF_PDM_QUEUES. */
287	#define VM_FF_PDM_QUEUES_BIT 3
288	/** PDM DMA transfers are pending. */
289	#define VM_FF_PDM_DMA RT_BIT_32(VM_FF_PDM_DMA_BIT)
290	/** The bit number for VM_FF_PDM_DMA. */
291	#define VM_FF_PDM_DMA_BIT 4
292	/** This action forces the VM to call DBGF so DBGF can service debugger
293	* requests in the emulation thread.
294	* This action flag stays asserted till DBGF clears it.*/
295	#define VM_FF_DBGF RT_BIT_32(VM_FF_DBGF_BIT)
296	/** The bit number for VM_FF_DBGF. */
297	#define VM_FF_DBGF_BIT 8
298	/** This action forces the VM to service pending requests from other
299	* thread or requests which must be executed in another context. */
300	#define VM_FF_REQUEST RT_BIT_32(9)
301	/** Check for VM state changes and take appropriate action. */
302	#define VM_FF_CHECK_VM_STATE RT_BIT_32(VM_FF_CHECK_VM_STATE_BIT)
303	/** The bit number for VM_FF_CHECK_VM_STATE. */
304	#define VM_FF_CHECK_VM_STATE_BIT 10
305	/** Reset the VM. (postponed) */
306	#define VM_FF_RESET RT_BIT_32(VM_FF_RESET_BIT)
307	/** The bit number for VM_FF_RESET. */
308	#define VM_FF_RESET_BIT 11
309	/** EMT rendezvous in VMM. */
310	#define VM_FF_EMT_RENDEZVOUS RT_BIT_32(VM_FF_EMT_RENDEZVOUS_BIT)
311	/** The bit number for VM_FF_EMT_RENDEZVOUS. */
312	#define VM_FF_EMT_RENDEZVOUS_BIT 12
313
314	/** PGM needs to allocate handy pages. */
315	#define VM_FF_PGM_NEED_HANDY_PAGES RT_BIT_32(18)
316	/** PGM is out of memory.
317	* Abandon all loops and code paths which can be resumed and get up to the EM
318	* loops. */
319	#define VM_FF_PGM_NO_MEMORY RT_BIT_32(19)
320	/** PGM is about to perform a lightweight pool flush
321	* Guest SMP: all EMT threads should return to ring 3
322	*/
323	#define VM_FF_PGM_POOL_FLUSH_PENDING RT_BIT_32(20)
324	/** REM needs to be informed about handler changes. */
325	#define VM_FF_REM_HANDLER_NOTIFY RT_BIT_32(VM_FF_REM_HANDLER_NOTIFY_BIT)
326	/** The bit number for VM_FF_REM_HANDLER_NOTIFY. */
327	#define VM_FF_REM_HANDLER_NOTIFY_BIT 29
328	/** Suspend the VM - debug only. */
329	#define VM_FF_DEBUG_SUSPEND RT_BIT_32(31)
330
331
332	/** This action forces the VM to check any pending interrups on the APIC. */
333	#define VMCPU_FF_INTERRUPT_APIC RT_BIT_32(0)
334	/** This action forces the VM to check any pending interrups on the PIC. */
335	#define VMCPU_FF_INTERRUPT_PIC RT_BIT_32(1)
336	/** This action forces the VM to schedule and run pending timer (TM).
337	* @remarks Don't move - PATM compatibility. */
338	#define VMCPU_FF_TIMER RT_BIT_32(2)
339	/** This action forces the VM to check any pending NMIs. */
340	#define VMCPU_FF_INTERRUPT_NMI_BIT 3
341	#define VMCPU_FF_INTERRUPT_NMI RT_BIT_32(VMCPU_FF_INTERRUPT_NMI_BIT)
342	/** This action forces the VM to check any pending SMIs. */
343	#define VMCPU_FF_INTERRUPT_SMI_BIT 4
344	#define VMCPU_FF_INTERRUPT_SMI RT_BIT_32(VMCPU_FF_INTERRUPT_SMI_BIT)
345	/** PDM critical section unlocking is pending, process promptly upon return to R3. */
346	#define VMCPU_FF_PDM_CRITSECT RT_BIT_32(5)
347	/** This action forces the VM to service pending requests from other
348	* thread or requests which must be executed in another context. */
349	#define VMCPU_FF_REQUEST RT_BIT_32(9)
350	/** This action forces the VM to service any pending updates to CR3 (used only
351	* by HM). */
352	#define VMCPU_FF_HM_UPDATE_CR3 RT_BIT_32(12)
353	/** This action forces the VM to service any pending updates to PAE PDPEs (used
354	* only by HM). */
355	#define VMCPU_FF_HM_UPDATE_PAE_PDPES RT_BIT_32(13)
356	/** This action forces the VM to resync the page tables before going
357	* back to execute guest code. (GLOBAL FLUSH) */
358	#define VMCPU_FF_PGM_SYNC_CR3 RT_BIT_32(16)
359	/** Same as VM_FF_PGM_SYNC_CR3 except that global pages can be skipped.
360	* (NON-GLOBAL FLUSH) */
361	#define VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL RT_BIT_32(17)
362	/** Check for pending TLB shootdown actions.
363	* Consumer: HM
364	* @todo rename to VMCPU_FF_HM_TLB_SHOOTDOWN */
365	#define VMCPU_FF_TLB_SHOOTDOWN RT_BIT_32(18)
366	/** Check for pending TLB flush action.
367	* Consumer: HM
368	* @todo rename to VMCPU_FF_HM_TLB_FLUSH */
369	#define VMCPU_FF_TLB_FLUSH RT_BIT_32(VMCPU_FF_TLB_FLUSH_BIT)
370	/** The bit number for VMCPU_FF_TLB_FLUSH. */
371	#define VMCPU_FF_TLB_FLUSH_BIT 19
372	/** Check the interrupt and trap gates */
373	#define VMCPU_FF_TRPM_SYNC_IDT RT_BIT_32(20)
374	/** Check Guest's TSS ring 0 stack */
375	#define VMCPU_FF_SELM_SYNC_TSS RT_BIT_32(21)
376	/** Check Guest's GDT table */
377	#define VMCPU_FF_SELM_SYNC_GDT RT_BIT_32(22)
378	/** Check Guest's LDT table */
379	#define VMCPU_FF_SELM_SYNC_LDT RT_BIT_32(23)
380	/** Inhibit interrupts pending. See EMGetInhibitInterruptsPC(). */
381	#define VMCPU_FF_INHIBIT_INTERRUPTS RT_BIT_32(24)
382	/** CSAM needs to scan the page that's being executed */
383	#define VMCPU_FF_CSAM_SCAN_PAGE RT_BIT_32(26)
384	/** CSAM needs to do some homework. */
385	#define VMCPU_FF_CSAM_PENDING_ACTION RT_BIT_32(27)
386	/** Force return to Ring-3. */
387	#define VMCPU_FF_TO_R3 RT_BIT_32(28)
388
389	/** Externally VM forced actions. Used to quit the idle/wait loop. */
390	#define VM_FF_EXTERNAL_SUSPENDED_MASK (VM_FF_CHECK_VM_STATE \| VM_FF_DBGF \| VM_FF_REQUEST \| VM_FF_EMT_RENDEZVOUS)
391	/** Externally VMCPU forced actions. Used to quit the idle/wait loop. */
392	#define VMCPU_FF_EXTERNAL_SUSPENDED_MASK (VMCPU_FF_REQUEST)
393
394	/** Externally forced VM actions. Used to quit the idle/wait loop. */
395	#define VM_FF_EXTERNAL_HALTED_MASK ( VM_FF_CHECK_VM_STATE \| VM_FF_DBGF \| VM_FF_REQUEST \
396	\| VM_FF_PDM_QUEUES \| VM_FF_PDM_DMA \| VM_FF_EMT_RENDEZVOUS)
397	/** Externally forced VMCPU actions. Used to quit the idle/wait loop. */
398	#define VMCPU_FF_EXTERNAL_HALTED_MASK (VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC \| VMCPU_FF_REQUEST \| VMCPU_FF_TIMER)
399
400	/** High priority VM pre-execution actions. */
401	#define VM_FF_HIGH_PRIORITY_PRE_MASK ( VM_FF_CHECK_VM_STATE \| VM_FF_DBGF \| VM_FF_TM_VIRTUAL_SYNC \
402	\| VM_FF_DEBUG_SUSPEND \| VM_FF_PGM_NEED_HANDY_PAGES \| VM_FF_PGM_NO_MEMORY \| VM_FF_EMT_RENDEZVOUS)
403	/** High priority VMCPU pre-execution actions. */
404	#define VMCPU_FF_HIGH_PRIORITY_PRE_MASK ( VMCPU_FF_TIMER \| VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC \| VMCPU_FF_PGM_SYNC_CR3 \
405	\| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL \| VMCPU_FF_SELM_SYNC_TSS \| VMCPU_FF_TRPM_SYNC_IDT \
406	\| VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_INHIBIT_INTERRUPTS)
407
408	/** High priority VM pre raw-mode execution mask. */
409	#define VM_FF_HIGH_PRIORITY_PRE_RAW_MASK (VM_FF_PGM_NEED_HANDY_PAGES \| VM_FF_PGM_NO_MEMORY)
410	/** High priority VMCPU pre raw-mode execution mask. */
411	#define VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK ( VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL \| VMCPU_FF_SELM_SYNC_TSS \| VMCPU_FF_TRPM_SYNC_IDT \
412	\| VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT \| VMCPU_FF_INHIBIT_INTERRUPTS)
413
414	/** High priority post-execution actions. */
415	#define VM_FF_HIGH_PRIORITY_POST_MASK (VM_FF_PGM_NO_MEMORY)
416	/** High priority post-execution actions. */
417	#define VMCPU_FF_HIGH_PRIORITY_POST_MASK ( VMCPU_FF_PDM_CRITSECT \| VMCPU_FF_CSAM_PENDING_ACTION \
418	\| VMCPU_FF_HM_UPDATE_CR3 \| VMCPU_FF_HM_UPDATE_PAE_PDPES)
419
420	/** Normal priority VM post-execution actions. */
421	#define VM_FF_NORMAL_PRIORITY_POST_MASK ( VM_FF_CHECK_VM_STATE \| VM_FF_DBGF \| VM_FF_RESET \
422	\| VM_FF_PGM_NO_MEMORY \| VM_FF_EMT_RENDEZVOUS)
423	/** Normal priority VMCPU post-execution actions. */
424	#define VMCPU_FF_NORMAL_PRIORITY_POST_MASK (VMCPU_FF_CSAM_SCAN_PAGE)
425
426	/** Normal priority VM actions. */
427	#define VM_FF_NORMAL_PRIORITY_MASK (VM_FF_REQUEST \| VM_FF_PDM_QUEUES \| VM_FF_PDM_DMA \| VM_FF_REM_HANDLER_NOTIFY \| VM_FF_EMT_RENDEZVOUS)
428	/** Normal priority VMCPU actions. */
429	#define VMCPU_FF_NORMAL_PRIORITY_MASK (VMCPU_FF_REQUEST)
430
431	/** Flags to clear before resuming guest execution. */
432	#define VMCPU_FF_RESUME_GUEST_MASK (VMCPU_FF_TO_R3)
433
434	/** VM Flags that cause the HM loops to go back to ring-3. */
435	#define VM_FF_HM_TO_R3_MASK (VM_FF_TM_VIRTUAL_SYNC \| VM_FF_PGM_NEED_HANDY_PAGES \| VM_FF_PGM_NO_MEMORY \| VM_FF_PDM_QUEUES \| VM_FF_EMT_RENDEZVOUS)
436	/** VMCPU Flags that cause the HM loops to go back to ring-3. */
437	#define VMCPU_FF_HM_TO_R3_MASK (VMCPU_FF_TO_R3 \| VMCPU_FF_TIMER \| VMCPU_FF_PDM_CRITSECT)
438
439	/** All the forced VM flags. */
440	#define VM_FF_ALL_MASK (~0U)
441	/** All the forced VMCPU flags. */
442	#define VMCPU_FF_ALL_MASK (~0U)
443
444	/** All the forced VM flags except those related to raw-mode and hardware
445	* assisted execution. */
446	#define VM_FF_ALL_REM_MASK (~(VM_FF_HIGH_PRIORITY_PRE_RAW_MASK) \| VM_FF_PGM_NO_MEMORY)
447	/** All the forced VMCPU flags except those related to raw-mode and hardware
448	* assisted execution. */
449	#define VMCPU_FF_ALL_REM_MASK (~(VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK \| VMCPU_FF_CSAM_PENDING_ACTION \| VMCPU_FF_PDM_CRITSECT \| VMCPU_FF_TLB_FLUSH \| VMCPU_FF_TLB_SHOOTDOWN))
450
451	/** @} */
452
453	/** @def VM_FF_SET
454	* Sets a force action flag.
455	*
456	* @param pVM VM Handle.
457	* @param fFlag The flag to set.
458	*/
459	#if 1
460	# define VM_FF_SET(pVM, fFlag) ASMAtomicOrU32(&(pVM)->fGlobalForcedActions, (fFlag))
461	#else
462	# define VM_FF_SET(pVM, fFlag) \
463	do { ASMAtomicOrU32(&(pVM)->fGlobalForcedActions, (fFlag)); \
464	RTLogPrintf("VM_FF_SET : %08x %s - %s(%d) %s\n", (pVM)->fGlobalForcedActions, #fFlag, __FILE__, __LINE__, __FUNCTION__); \
465	} while (0)
466	#endif
467
468	/** @def VMCPU_FF_SET
469	* Sets a force action flag for the given VCPU.
470	*
471	* @param pVCpu VMCPU Handle.
472	* @param fFlag The flag to set.
473	*/
474	#define VMCPU_FF_SET(pVCpu, fFlag) ASMAtomicOrU32(&(pVCpu)->fLocalForcedActions, (fFlag))
475
476	/** @def VM_FF_CLEAR
477	* Clears a force action flag.
478	*
479	* @param pVM VM Handle.
480	* @param fFlag The flag to clear.
481	*/
482	#if 1
483	# define VM_FF_CLEAR(pVM, fFlag) ASMAtomicAndU32(&(pVM)->fGlobalForcedActions, ~(fFlag))
484	#else
485	# define VM_FF_CLEAR(pVM, fFlag) \
486	do { ASMAtomicAndU32(&(pVM)->fGlobalForcedActions, ~(fFlag)); \
487	RTLogPrintf("VM_FF_CLEAR: %08x %s - %s(%d) %s\n", (pVM)->fGlobalForcedActions, #fFlag, __FILE__, __LINE__, __FUNCTION__); \
488	} while (0)
489	#endif
490
491	/** @def VMCPU_FF_CLEAR
492	* Clears a force action flag for the given VCPU.
493	*
494	* @param pVCpu VMCPU Handle.
495	* @param fFlag The flag to clear.
496	*/
497	#define VMCPU_FF_CLEAR(pVCpu, fFlag) ASMAtomicAndU32(&(pVCpu)->fLocalForcedActions, ~(fFlag))
498
499	/** @def VM_FF_ISSET
500	* Checks if a force action flag is set.
501	*
502	* @param pVM VM Handle.
503	* @param fFlag The flag to check.
504	*/
505	#define VM_FF_IS_SET(pVM, fFlag) (((pVM)->fGlobalForcedActions & (fFlag)) == (fFlag))
506	/** @deprecated */
507	#define VM_FF_ISSET(pVM, fFlag) VM_FF_IS_SET(pVM, fFlag)
508
509	/** @def VMCPU_FF_ISSET
510	* Checks if a force action flag is set for the given VCPU.
511	*
512	* @param pVCpu VMCPU Handle.
513	* @param fFlag The flag to check.
514	*/
515	#define VMCPU_FF_IS_SET(pVCpu, fFlag) (((pVCpu)->fLocalForcedActions & (fFlag)) == (fFlag))
516	/** @deprecated */
517	#define VMCPU_FF_ISSET(pVCpu, fFlag) VMCPU_FF_IS_SET(pVCpu, fFlag)
518
519	/** @def VM_FF_ISPENDING
520	* Checks if one or more force action in the specified set is pending.
521	*
522	* @param pVM VM Handle.
523	* @param fFlags The flags to check for.
524	*/
525	#define VM_FF_IS_PENDING(pVM, fFlags) ((pVM)->fGlobalForcedActions & (fFlags))
526	/** @deprecated */
527	#define VM_FF_ISPENDING(pVM, fFlags) VM_FF_IS_PENDING(pVM, fFlags)
528
529	/** @def VM_FF_TESTANDCLEAR
530	* Checks if one (!) force action in the specified set is pending and clears it atomically
531	*
532	* @returns true if the bit was set.
533	* @returns false if the bit was clear.
534	* @param pVM VM Handle.
535	* @param iBit Bit position to check and clear
536	*/
537	#define VM_FF_TEST_AND_CLEAR(pVM, iBit) (ASMAtomicBitTestAndClear(&(pVM)->fGlobalForcedActions, iBit##_BIT))
538	/** @deprecated */
539	#define VM_FF_TESTANDCLEAR(pVM, iBit) (ASMAtomicBitTestAndClear(&(pVM)->fGlobalForcedActions, iBit##_BIT))
540
541	/** @def VMCPU_FF_TESTANDCLEAR
542	* Checks if one (!) force action in the specified set is pending and clears it atomically
543	*
544	* @returns true if the bit was set.
545	* @returns false if the bit was clear.
546	* @param pVCpu VMCPU Handle.
547	* @param iBit Bit position to check and clear
548	*/
549	#define VMCPU_FF_TEST_AND_CLEAR(pVCpu, iBit) (ASMAtomicBitTestAndClear(&(pVCpu)->fLocalForcedActions, iBit##_BIT))
550	/** @deprecated */
551	#define VMCPU_FF_TESTANDCLEAR(pVCpu, iBit) (ASMAtomicBitTestAndClear(&(pVCpu)->fLocalForcedActions, iBit##_BIT))
552
553	/** @def VMCPU_FF_ISPENDING
554	* Checks if one or more force action in the specified set is pending for the given VCPU.
555	*
556	* @param pVCpu VMCPU Handle.
557	* @param fFlags The flags to check for.
558	*/
559	#define VMCPU_FF_IS_PENDING(pVCpu, fFlags) ((pVCpu)->fLocalForcedActions & (fFlags))
560	/** @deprecated */
561	#define VMCPU_FF_ISPENDING(pVCpu, fFlags) VMCPU_FF_IS_PENDING(pVCpu, fFlags)
562
563	/** @def VM_FF_ISPENDING
564	* Checks if one or more force action in the specified set is pending while one
565	* or more other ones are not.
566	*
567	* @param pVM VM Handle.
568	* @param fFlags The flags to check for.
569	* @param fExcpt The flags that should not be set.
570	*/
571	#define VM_FF_IS_PENDING_EXCEPT(pVM, fFlags, fExcpt) ( ((pVM)->fGlobalForcedActions & (fFlags)) && !((pVM)->fGlobalForcedActions & (fExcpt)) )
572
573	/** @def VMCPU_FF_IS_PENDING_EXCEPT
574	* Checks if one or more force action in the specified set is pending for the given
575	* VCPU while one or more other ones are not.
576	*
577	* @param pVCpu VMCPU Handle.
578	* @param fFlags The flags to check for.
579	* @param fExcpt The flags that should not be set.
580	*/
581	#define VMCPU_FF_IS_PENDING_EXCEPT(pVCpu, fFlags, fExcpt) ( ((pVCpu)->fLocalForcedActions & (fFlags)) && !((pVCpu)->fLocalForcedActions & (fExcpt)) )
582
583	/** @def VM_IS_EMT
584	* Checks if the current thread is the emulation thread (EMT).
585	*
586	* @remark The ring-0 variation will need attention if we expand the ring-0
587	* code to let threads other than EMT mess around with the VM.
588	*/
589	#ifdef IN_RC
590	# define VM_IS_EMT(pVM) true
591	#else
592	# define VM_IS_EMT(pVM) (VMMGetCpu(pVM) != NULL)
593	#endif
594
595	/** @def VMCPU_IS_EMT
596	* Checks if the current thread is the emulation thread (EMT) for the specified
597	* virtual CPU.
598	*/
599	#ifdef IN_RC
600	# define VMCPU_IS_EMT(pVCpu) true
601	#else
602	# define VMCPU_IS_EMT(pVCpu) ((pVCpu) && ((pVCpu) == VMMGetCpu((pVCpu)->CTX_SUFF(pVM))))
603	#endif
604
605	/** @def VM_ASSERT_EMT
606	* Asserts that the current thread IS the emulation thread (EMT).
607	*/
608	#ifdef IN_RC
609	# define VM_ASSERT_EMT(pVM) Assert(VM_IS_EMT(pVM))
610	#elif defined(IN_RING0)
611	# define VM_ASSERT_EMT(pVM) Assert(VM_IS_EMT(pVM))
612	#else
613	# define VM_ASSERT_EMT(pVM) \
614	AssertMsg(VM_IS_EMT(pVM), \
615	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd\n", RTThreadNativeSelf(), VMR3GetVMCPUNativeThread(pVM)))
616	#endif
617
618	/** @def VMCPU_ASSERT_EMT
619	* Asserts that the current thread IS the emulation thread (EMT) of the
620	* specified virtual CPU.
621	*/
622	#ifdef IN_RC
623	# define VMCPU_ASSERT_EMT(pVCpu) Assert(VMCPU_IS_EMT(pVCpu))
624	#elif defined(IN_RING0)
625	# define VMCPU_ASSERT_EMT(pVCpu) Assert(VMCPU_IS_EMT(pVCpu))
626	#else
627	# define VMCPU_ASSERT_EMT(pVCpu) \
628	AssertMsg(VMCPU_IS_EMT(pVCpu), \
629	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd idCpu=%#x\n", \
630	RTThreadNativeSelf(), (pVCpu)->hNativeThread, (pVCpu)->idCpu))
631	#endif
632
633	/** @def VM_ASSERT_EMT_RETURN
634	* Asserts that the current thread IS the emulation thread (EMT) and returns if it isn't.
635	*/
636	#ifdef IN_RC
637	# define VM_ASSERT_EMT_RETURN(pVM, rc) AssertReturn(VM_IS_EMT(pVM), (rc))
638	#elif defined(IN_RING0)
639	# define VM_ASSERT_EMT_RETURN(pVM, rc) AssertReturn(VM_IS_EMT(pVM), (rc))
640	#else
641	# define VM_ASSERT_EMT_RETURN(pVM, rc) \
642	AssertMsgReturn(VM_IS_EMT(pVM), \
643	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd\n", RTThreadNativeSelf(), VMR3GetVMCPUNativeThread(pVM)), \
644	(rc))
645	#endif
646
647	/** @def VMCPU_ASSERT_EMT_RETURN
648	* Asserts that the current thread IS the emulation thread (EMT) and returns if it isn't.
649	*/
650	#ifdef IN_RC
651	# define VMCPU_ASSERT_EMT_RETURN(pVCpu, rc) AssertReturn(VMCPU_IS_EMT(pVCpu), (rc))
652	#elif defined(IN_RING0)
653	# define VMCPU_ASSERT_EMT_RETURN(pVCpu, rc) AssertReturn(VMCPU_IS_EMT(pVCpu), (rc))
654	#else
655	# define VMCPU_ASSERT_EMT_RETURN(pVCpu, rc) \
656	AssertMsg(VMCPU_IS_EMT(pVCpu), \
657	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd idCpu=%#x\n", \
658	RTThreadNativeSelf(), (pVCpu)->hNativeThread, (pVCpu)->idCpu), \
659	(rc))
660	#endif
661
662	/** @def VMCPU_ASSERT_EMT_OR_GURU
663	* Asserts that the current thread IS the emulation thread (EMT) of the
664	* specified virtual CPU.
665	*/
666	#if defined(IN_RC) \|\| defined(IN_RING0)
667	# define VMCPU_ASSERT_EMT_OR_GURU(pVCpu) Assert( VMCPU_IS_EMT(pVCpu) \
668	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_GURU_MEDITATION \
669	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_GURU_MEDITATION_LS )
670	#else
671	# define VMCPU_ASSERT_EMT_OR_GURU(pVCpu) \
672	AssertMsg( VMCPU_IS_EMT(pVCpu) \
673	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_GURU_MEDITATION \
674	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_GURU_MEDITATION_LS, \
675	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd idCpu=%#x\n", \
676	RTThreadNativeSelf(), (pVCpu)->hNativeThread, (pVCpu)->idCpu))
677	#endif
678
679	/** @def VMCPU_ASSERT_EMT_OR_NOT_RUNNING
680	* Asserts that the current thread IS the emulation thread (EMT) of the
681	* specified virtual CPU when the VM is running.
682	*/
683	#if defined(IN_RC) \|\| defined(IN_RING0)
684	# define VMCPU_ASSERT_EMT_OR_NOT_RUNNING(pVCpu) \
685	Assert( VMCPU_IS_EMT(pVCpu) \
686	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING \
687	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING_LS \
688	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING_FT )
689	#else
690	# define VMCPU_ASSERT_EMT_OR_NOT_RUNNING(pVCpu) \
691	AssertMsg( VMCPU_IS_EMT(pVCpu) \
692	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING \
693	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING_LS \
694	\|\| pVCpu->CTX_SUFF(pVM)->enmVMState == VMSTATE_RUNNING_FT, \
695	("Not emulation thread! Thread=%RTnthrd ThreadEMT=%RTnthrd idCpu=%#x\n", \
696	RTThreadNativeSelf(), (pVCpu)->hNativeThread, (pVCpu)->idCpu))
697	#endif
698
699	/** @def VM_ASSERT_EMT0
700	* Asserts that the current thread IS emulation thread \#0 (EMT0).
701	*/
702	#define VM_ASSERT_EMT0(pVM) VMCPU_ASSERT_EMT(&(pVM)->aCpus[0])
703
704	/** @def VM_ASSERT_EMT0_RETURN
705	* Asserts that the current thread IS emulation thread \#0 (EMT0) and returns if
706	* it isn't.
707	*/
708	#define VM_ASSERT_EMT0_RETURN(pVM, rc) VMCPU_ASSERT_EMT_RETURN(&(pVM)->aCpus[0], (rc))
709
710
711	/**
712	* Asserts that the current thread is NOT the emulation thread.
713	*/
714	#define VM_ASSERT_OTHER_THREAD(pVM) \
715	AssertMsg(!VM_IS_EMT(pVM), ("Not other thread!!\n"))
716
717
718	/** @def VM_ASSERT_STATE_RETURN
719	* Asserts a certain VM state.
720	*/
721	#define VM_ASSERT_STATE(pVM, _enmState) \
722	AssertMsg((pVM)->enmVMState == (_enmState), \
723	("state %s, expected %s\n", VMGetStateName((pVM)->enmVMState), VMGetStateName(_enmState)))
724
725	/** @def VM_ASSERT_STATE_RETURN
726	* Asserts a certain VM state and returns if it doesn't match.
727	*/
728	#define VM_ASSERT_STATE_RETURN(pVM, _enmState, rc) \
729	AssertMsgReturn((pVM)->enmVMState == (_enmState), \
730	("state %s, expected %s\n", VMGetStateName((pVM)->enmVMState), VMGetStateName(_enmState)), \
731	(rc))
732
733	/** @def VM_ASSERT_VALID_EXT_RETURN
734	* Asserts a the VM handle is valid for external access, i.e. not being
735	* destroy or terminated.
736	*/
737	#define VM_ASSERT_VALID_EXT_RETURN(pVM, rc) \
738	AssertMsgReturn( RT_VALID_ALIGNED_PTR(pVM, PAGE_SIZE) \
739	&& ( (unsigned)(pVM)->enmVMState < (unsigned)VMSTATE_DESTROYING \
740	\|\| ( (unsigned)(pVM)->enmVMState == (unsigned)VMSTATE_DESTROYING \
741	&& VM_IS_EMT(pVM))), \
742	("pVM=%p state %s\n", (pVM), RT_VALID_ALIGNED_PTR(pVM, PAGE_SIZE) \
743	? VMGetStateName(pVM->enmVMState) : ""), \
744	(rc))
745
746	/** @def VMCPU_ASSERT_VALID_EXT_RETURN
747	* Asserts a the VMCPU handle is valid for external access, i.e. not being
748	* destroy or terminated.
749	*/
750	#define VMCPU_ASSERT_VALID_EXT_RETURN(pVCpu, rc) \
751	AssertMsgReturn( RT_VALID_ALIGNED_PTR(pVCpu, 64) \
752	&& RT_VALID_ALIGNED_PTR((pVCpu)->CTX_SUFF(pVM), PAGE_SIZE) \
753	&& (unsigned)(pVCpu)->CTX_SUFF(pVM)->enmVMState < (unsigned)VMSTATE_DESTROYING, \
754	("pVCpu=%p pVM=%p state %s\n", (pVCpu), RT_VALID_ALIGNED_PTR(pVCpu, 64) ? (pVCpu)->CTX_SUFF(pVM) : NULL, \
755	RT_VALID_ALIGNED_PTR(pVCpu, 64) && RT_VALID_ALIGNED_PTR((pVCpu)->CTX_SUFF(pVM), PAGE_SIZE) \
756	? VMGetStateName((pVCpu)->pVMR3->enmVMState) : ""), \
757	(rc))
758
759	#endif /* !VBOX_FOR_DTRACE_LIB */
760
761
762
763	/** This is the VM structure.
764	*
765	* It contains (nearly?) all the VM data which have to be available in all
766	* contexts. Even if it contains all the data the idea is to use APIs not
767	* to modify all the members all around the place. Therefore we make use of
768	* unions to hide everything which isn't local to the current source module.
769	* This means we'll have to pay a little bit of attention when adding new
770	* members to structures in the unions and make sure to keep the padding sizes
771	* up to date.
772	*
773	* Run tstVMStructSize after update!
774	*/
775	typedef struct VM
776	{
777	/** The state of the VM.
778	* This field is read only to everyone except the VM and EM. */
779	VMSTATE volatile enmVMState;
780	/** Forced action flags.
781	* See the VM_FF_* \#defines. Updated atomically.
782	*/
783	volatile uint32_t fGlobalForcedActions;
784	/** Pointer to the array of page descriptors for the VM structure allocation. */
785	R3PTRTYPE(PSUPPAGE) paVMPagesR3;
786	/** Session handle. For use when calling SUPR0 APIs. */
787	PSUPDRVSESSION pSession;
788	/** Pointer to the ring-3 VM structure. */
789	PUVM pUVM;
790	/** Ring-3 Host Context VM Pointer. */
791	R3PTRTYPE(struct VM *) pVMR3;
792	/** Ring-0 Host Context VM Pointer. */
793	R0PTRTYPE(struct VM *) pVMR0;
794	/** Raw-mode Context VM Pointer. */
795	RCPTRTYPE(struct VM *) pVMRC;
796
797	/** The GVM VM handle. Only the GVM should modify this field. */
798	uint32_t hSelf;
799	/** Number of virtual CPUs. */
800	uint32_t cCpus;
801	/** CPU excution cap (1-100) */
802	uint32_t uCpuExecutionCap;
803
804	/** Size of the VM structure including the VMCPU array. */
805	uint32_t cbSelf;
806
807	/** Offset to the VMCPU array starting from beginning of this structure. */
808	uint32_t offVMCPU;
809
810	/**
811	* VMMSwitcher assembly entry point returning to host context.
812	*
813	* Depending on how the host handles the rc status given in @a eax, this may
814	* return and let the caller resume whatever it was doing prior to the call.
815	*
816	*
817	* @param eax The return code, register.
818	* @remark Assume interrupts disabled.
819	* @remark This method pointer lives here because TRPM needs it.
820	*/
821	RTRCPTR pfnVMMRCToHostAsm/(int32_t eax)/;
822
823	/**
824	* VMMSwitcher assembly entry point returning to host context without saving the
825	* raw-mode context (hyper) registers.
826	*
827	* Unlike pfnVMMRC2HCAsm, this will not return to the caller. Instead it
828	* expects the caller to save a RC context in CPUM where one might return if the
829	* return code indicate that this is possible.
830	*
831	* This method pointer lives here because TRPM needs it.
832	*
833	* @param eax The return code, register.
834	* @remark Assume interrupts disabled.
835	* @remark This method pointer lives here because TRPM needs it.
836	*/
837	RTRCPTR pfnVMMRCToHostAsmNoReturn/(int32_t eax)/;
838
839	/** @name Various items that are frequently accessed.
840	* @{ */
841	/** Whether to recompile user mode code or run it raw/hm. */
842	bool fRecompileUser;
843	/** Whether to recompile supervisor mode code or run it raw/hm. */
844	bool fRecompileSupervisor;
845	/** Whether raw mode supports ring-1 code or not. */
846	bool fRawRing1Enabled;
847	/** PATM enabled flag.
848	* This is placed here for performance reasons. */
849	bool fPATMEnabled;
850	/** CSAM enabled flag.
851	* This is placed here for performance reasons. */
852	bool fCSAMEnabled;
853	/** Hardware VM support is available and enabled.
854	* This is placed here for performance reasons. */
855	bool fHMEnabled;
856	/** Hardware VM support is required and non-optional.
857	* This is initialized together with the rest of the VM structure. */
858	bool fHwVirtExtForced;
859	/** Set when this VM is the master FT node. */
860	bool fFaultTolerantMaster;
861	/** Large page enabled flag. */
862	bool fUseLargePages;
863	/** @} */
864
865	/** Alignment padding.. */
866	uint8_t uPadding1[3];
867
868	/** @name Debugging
869	* @{ */
870	/** Raw-mode Context VM Pointer. */
871	RCPTRTYPE(RTTRACEBUF) hTraceBufRC;
872	/** Ring-3 Host Context VM Pointer. */
873	R3PTRTYPE(RTTRACEBUF) hTraceBufR3;
874	/** Ring-0 Host Context VM Pointer. */
875	R0PTRTYPE(RTTRACEBUF) hTraceBufR0;
876	/** @} */
877
878	#if HC_ARCH_BITS == 32
879	/** Alignment padding.. */
880	uint32_t uPadding2;
881	#endif
882
883	/** @name Switcher statistics (remove)
884	* @{ */
885	/** Profiling the total time from Qemu to GC. */
886	STAMPROFILEADV StatTotalQemuToGC;
887	/** Profiling the total time from GC to Qemu. */
888	STAMPROFILEADV StatTotalGCToQemu;
889	/** Profiling the total time spent in GC. */
890	STAMPROFILEADV StatTotalInGC;
891	/** Profiling the total time spent not in Qemu. */
892	STAMPROFILEADV StatTotalInQemu;
893	/** Profiling the VMMSwitcher code for going to GC. */
894	STAMPROFILEADV StatSwitcherToGC;
895	/** Profiling the VMMSwitcher code for going to HC. */
896	STAMPROFILEADV StatSwitcherToHC;
897	STAMPROFILEADV StatSwitcherSaveRegs;
898	STAMPROFILEADV StatSwitcherSysEnter;
899	STAMPROFILEADV StatSwitcherDebug;
900	STAMPROFILEADV StatSwitcherCR0;
901	STAMPROFILEADV StatSwitcherCR4;
902	STAMPROFILEADV StatSwitcherJmpCR3;
903	STAMPROFILEADV StatSwitcherRstrRegs;
904	STAMPROFILEADV StatSwitcherLgdt;
905	STAMPROFILEADV StatSwitcherLidt;
906	STAMPROFILEADV StatSwitcherLldt;
907	STAMPROFILEADV StatSwitcherTSS;
908	/** @} */
909
910	/** Padding - the unions must be aligned on a 64 bytes boundary and the unions
911	* must start at the same offset on both 64-bit and 32-bit hosts. */
912	uint8_t abAlignment3[(HC_ARCH_BITS == 32 ? 24 : 0) + 40];
913
914	/** CPUM part. */
915	union
916	{
917	#ifdef ___CPUMInternal_h
918	struct CPUM s;
919	#endif
920	uint8_t padding[1536]; /* multiple of 64 */
921	} cpum;
922
923	/** VMM part. */
924	union
925	{
926	#ifdef ___VMMInternal_h
927	struct VMM s;
928	#endif
929	uint8_t padding[1600]; /* multiple of 64 */
930	} vmm;
931
932	/** PGM part. */
933	union
934	{
935	#ifdef ___PGMInternal_h
936	struct PGM s;
937	#endif
938	uint8_t padding[40962+6080]; / multiple of 64 */
939	} pgm;
940
941	/** HM part. */
942	union
943	{
944	#ifdef ___HMInternal_h
945	struct HM s;
946	#endif
947	uint8_t padding[5376]; /* multiple of 64 */
948	} hm;
949
950	/** TRPM part. */
951	union
952	{
953	#ifdef ___TRPMInternal_h
954	struct TRPM s;
955	#endif
956	uint8_t padding[5248]; /* multiple of 64 */
957	} trpm;
958
959	/** SELM part. */
960	union
961	{
962	#ifdef ___SELMInternal_h
963	struct SELM s;
964	#endif
965	uint8_t padding[768]; /* multiple of 64 */
966	} selm;
967
968	/** MM part. */
969	union
970	{
971	#ifdef ___MMInternal_h
972	struct MM s;
973	#endif
974	uint8_t padding[192]; /* multiple of 64 */
975	} mm;
976
977	/** PDM part. */
978	union
979	{
980	#ifdef ___PDMInternal_h
981	struct PDM s;
982	#endif
983	uint8_t padding[1920]; /* multiple of 64 */
984	} pdm;
985
986	/** IOM part. */
987	union
988	{
989	#ifdef ___IOMInternal_h
990	struct IOM s;
991	#endif
992	uint8_t padding[896]; /* multiple of 64 */
993	} iom;
994
995	/** PATM part. */
996	union
997	{
998	#ifdef ___PATMInternal_h
999	struct PATM s;
1000	#endif
1001	uint8_t padding[768]; /* multiple of 64 */
1002	} patm;
1003
1004	/** CSAM part. */
1005	union
1006	{
1007	#ifdef ___CSAMInternal_h
1008	struct CSAM s;
1009	#endif
1010	uint8_t padding[1088]; /* multiple of 64 */
1011	} csam;
1012
1013	/** EM part. */
1014	union
1015	{
1016	#ifdef ___EMInternal_h
1017	struct EM s;
1018	#endif
1019	uint8_t padding[256]; /* multiple of 64 */
1020	} em;
1021
1022	/** TM part. */
1023	union
1024	{
1025	#ifdef ___TMInternal_h
1026	struct TM s;
1027	#endif
1028	uint8_t padding[2432]; /* multiple of 64 */
1029	} tm;
1030
1031	/** DBGF part. */
1032	union
1033	{
1034	#ifdef ___DBGFInternal_h
1035	struct DBGF s;
1036	#endif
1037	uint8_t padding[2368]; /* multiple of 64 */
1038	} dbgf;
1039
1040	/** SSM part. */
1041	union
1042	{
1043	#ifdef ___SSMInternal_h
1044	struct SSM s;
1045	#endif
1046	uint8_t padding[128]; /* multiple of 64 */
1047	} ssm;
1048
1049	/** FTM part. */
1050	union
1051	{
1052	#ifdef ___FTMInternal_h
1053	struct FTM s;
1054	#endif
1055	uint8_t padding[512]; /* multiple of 64 */
1056	} ftm;
1057
1058	/** REM part. */
1059	union
1060	{
1061	#ifdef ___REMInternal_h
1062	struct REM s;
1063	#endif
1064	uint8_t padding[0x11100]; /* multiple of 64 */
1065	} rem;
1066
1067	/* ---- begin small stuff ---- */
1068
1069	/** VM part. */
1070	union
1071	{
1072	#ifdef ___VMInternal_h
1073	struct VMINT s;
1074	#endif
1075	uint8_t padding[24]; /* multiple of 8 */
1076	} vm;
1077
1078	/** CFGM part. */
1079	union
1080	{
1081	#ifdef ___CFGMInternal_h
1082	struct CFGM s;
1083	#endif
1084	uint8_t padding[8]; /* multiple of 8 */
1085	} cfgm;
1086
1087
1088	/** Padding for aligning the cpu array on a page boundary. */
1089	uint8_t abAlignment2[478];
1090
1091	/* ---- end small stuff ---- */
1092
1093	/** VMCPU array for the configured number of virtual CPUs.
1094	* Must be aligned on a page boundary for TLB hit reasons as well as
1095	* alignment of VMCPU members. */
1096	VMCPU aCpus[1];
1097	} VM;
1098
1099
1100	#ifdef IN_RC
1101	RT_C_DECLS_BEGIN
1102
1103	/** The VM structure.
1104	* This is imported from the VMMGCBuiltin module, i.e. it's a one
1105	* of those magic globals which we should avoid using.
1106	*/
1107	extern DECLIMPORT(VM) g_VM;
1108
1109	RT_C_DECLS_END
1110	#endif
1111
1112	/** @} */
1113
1114	#endif
1115

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/include/VBox/vmm/vm.h@ 45344

Download in other formats: