x86.h@ 26182

Last change on this file since 26182 was 24851, checked in by vboxsync, 15 years ago
offset.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 95.3 KB

Line
1	/** @file
2	* X86 (and AMD64) Structures and Definitions (VMM,++).
3	*
4	* x86.mac is generated from this file by running 'kmk incs' in the root.
5	*/
6
7	/*
8	* Copyright (C) 2006-2009 Sun Microsystems, Inc.
9	*
10	* This file is part of VirtualBox Open Source Edition (OSE), as
11	* available from http://www.virtualbox.org. This file is free software;
12	* you can redistribute it and/or modify it under the terms of the GNU
13	* General Public License (GPL) as published by the Free Software
14	* Foundation, in version 2 as it comes in the "COPYING" file of the
15	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
16	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
17	*
18	* The contents of this file may alternatively be used under the terms
19	* of the Common Development and Distribution License Version 1.0
20	* (CDDL) only, as it comes in the "COPYING.CDDL" file of the
21	* VirtualBox OSE distribution, in which case the provisions of the
22	* CDDL are applicable instead of those of the GPL.
23	*
24	* You may elect to license modified versions of this file under the
25	* terms and conditions of either the GPL or the CDDL or both.
26	*
27	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
28	* Clara, CA 95054 USA or visit http://www.sun.com if you need
29	* additional information or have any questions.
30	*/
31
32	#ifndef ___VBox_x86_h
33	#define ___VBox_x86_h
34
35	#include <VBox/types.h>
36	#include <iprt/assert.h>
37
38	/* Workaround for Solaris sys/regset.h defining CS, DS */
39	#ifdef RT_OS_SOLARIS
40	# undef CS
41	# undef DS
42	#endif
43
44	/** @defgroup grp_x86 x86 Types and Definitions
45	* @{
46	*/
47
48	/**
49	* EFLAGS Bits.
50	*/
51	typedef struct X86EFLAGSBITS
52	{
53	/** Bit 0 - CF - Carry flag - Status flag. */
54	unsigned u1CF : 1;
55	/** Bit 1 - 1 - Reserved flag. */
56	unsigned u1Reserved0 : 1;
57	/** Bit 2 - PF - Parity flag - Status flag. */
58	unsigned u1PF : 1;
59	/** Bit 3 - 0 - Reserved flag. */
60	unsigned u1Reserved1 : 1;
61	/** Bit 4 - AF - Auxiliary carry flag - Status flag. */
62	unsigned u1AF : 1;
63	/** Bit 5 - 0 - Reserved flag. */
64	unsigned u1Reserved2 : 1;
65	/** Bit 6 - ZF - Zero flag - Status flag. */
66	unsigned u1ZF : 1;
67	/** Bit 7 - SF - Signed flag - Status flag. */
68	unsigned u1SF : 1;
69	/** Bit 8 - TF - Trap flag - System flag. */
70	unsigned u1TF : 1;
71	/** Bit 9 - IF - Interrupt flag - System flag. */
72	unsigned u1IF : 1;
73	/** Bit 10 - DF - Direction flag - Control flag. */
74	unsigned u1DF : 1;
75	/** Bit 11 - OF - Overflow flag - Status flag. */
76	unsigned u1OF : 1;
77	/** Bit 12-13 - IOPL - I/O prvilege level flag - System flag. */
78	unsigned u2IOPL : 2;
79	/** Bit 14 - NT - Nested task flag - System flag. */
80	unsigned u1NT : 1;
81	/** Bit 15 - 0 - Reserved flag. */
82	unsigned u1Reserved3 : 1;
83	/** Bit 16 - RF - Resume flag - System flag. */
84	unsigned u1RF : 1;
85	/** Bit 17 - VM - Virtual 8086 mode - System flag. */
86	unsigned u1VM : 1;
87	/** Bit 18 - AC - Alignment check flag - System flag. Works with CR0.AM. */
88	unsigned u1AC : 1;
89	/** Bit 19 - VIF - Virtual interupt flag - System flag. */
90	unsigned u1VIF : 1;
91	/** Bit 20 - VIP - Virtual interupt pending flag - System flag. */
92	unsigned u1VIP : 1;
93	/** Bit 21 - ID - CPUID flag - System flag. If this responds to flipping CPUID is supported. */
94	unsigned u1ID : 1;
95	/** Bit 22-31 - 0 - Reserved flag. */
96	unsigned u10Reserved4 : 10;
97	} X86EFLAGSBITS;
98	/** Pointer to EFLAGS bits. */
99	typedef X86EFLAGSBITS *PX86EFLAGSBITS;
100	/** Pointer to const EFLAGS bits. */
101	typedef const X86EFLAGSBITS *PCX86EFLAGSBITS;
102
103	/**
104	* EFLAGS.
105	*/
106	typedef union X86EFLAGS
107	{
108	/** The plain unsigned view. */
109	uint32_t u;
110	/** The bitfield view. */
111	X86EFLAGSBITS Bits;
112	/** The 8-bit view. */
113	uint8_t au8[4];
114	/** The 16-bit view. */
115	uint16_t au16[2];
116	/** The 32-bit view. */
117	uint32_t au32[1];
118	/** The 32-bit view. */
119	uint32_t u32;
120	} X86EFLAGS;
121	/** Pointer to EFLAGS. */
122	typedef X86EFLAGS *PX86EFLAGS;
123	/** Pointer to const EFLAGS. */
124	typedef const X86EFLAGS *PCX86EFLAGS;
125
126	/**
127	* RFLAGS (32 upper bits are reserved).
128	*/
129	typedef union X86RFLAGS
130	{
131	/** The plain unsigned view. */
132	uint64_t u;
133	/** The bitfield view. */
134	X86EFLAGSBITS Bits;
135	/** The 8-bit view. */
136	uint8_t au8[8];
137	/** The 16-bit view. */
138	uint16_t au16[4];
139	/** The 32-bit view. */
140	uint32_t au32[2];
141	/** The 64-bit view. */
142	uint64_t au64[1];
143	/** The 64-bit view. */
144	uint64_t u64;
145	} X86RFLAGS;
146	/** Pointer to RFLAGS. */
147	typedef X86RFLAGS *PX86RFLAGS;
148	/** Pointer to const RFLAGS. */
149	typedef const X86RFLAGS *PCX86RFLAGS;
150
151
152	/** @name EFLAGS
153	* @{
154	*/
155	/** Bit 0 - CF - Carry flag - Status flag. */
156	#define X86_EFL_CF RT_BIT(0)
157	/** Bit 2 - PF - Parity flag - Status flag. */
158	#define X86_EFL_PF RT_BIT(2)
159	/** Bit 4 - AF - Auxiliary carry flag - Status flag. */
160	#define X86_EFL_AF RT_BIT(4)
161	/** Bit 6 - ZF - Zero flag - Status flag. */
162	#define X86_EFL_ZF RT_BIT(6)
163	/** Bit 7 - SF - Signed flag - Status flag. */
164	#define X86_EFL_SF RT_BIT(7)
165	/** Bit 8 - TF - Trap flag - System flag. */
166	#define X86_EFL_TF RT_BIT(8)
167	/** Bit 9 - IF - Interrupt flag - System flag. */
168	#define X86_EFL_IF RT_BIT(9)
169	/** Bit 10 - DF - Direction flag - Control flag. */
170	#define X86_EFL_DF RT_BIT(10)
171	/** Bit 11 - OF - Overflow flag - Status flag. */
172	#define X86_EFL_OF RT_BIT(11)
173	/** Bit 12-13 - IOPL - I/O prvilege level flag - System flag. */
174	#define X86_EFL_IOPL (RT_BIT(12) \| RT_BIT(13))
175	/** Bit 14 - NT - Nested task flag - System flag. */
176	#define X86_EFL_NT RT_BIT(14)
177	/** Bit 16 - RF - Resume flag - System flag. */
178	#define X86_EFL_RF RT_BIT(16)
179	/** Bit 17 - VM - Virtual 8086 mode - System flag. */
180	#define X86_EFL_VM RT_BIT(17)
181	/** Bit 18 - AC - Alignment check flag - System flag. Works with CR0.AM. */
182	#define X86_EFL_AC RT_BIT(18)
183	/** Bit 19 - VIF - Virtual interupt flag - System flag. */
184	#define X86_EFL_VIF RT_BIT(19)
185	/** Bit 20 - VIP - Virtual interupt pending flag - System flag. */
186	#define X86_EFL_VIP RT_BIT(20)
187	/** Bit 21 - ID - CPUID flag - System flag. If this responds to flipping CPUID is supported. */
188	#define X86_EFL_ID RT_BIT(21)
189	/** IOPL shift. */
190	#define X86_EFL_IOPL_SHIFT 12
191	/** The the IOPL level from the flags. */
192	#define X86_EFL_GET_IOPL(efl) (((efl) >> X86_EFL_IOPL_SHIFT) & 3)
193	/** Bits restored by popf */
194	#define X86_EFL_POPF_BITS (X86_EFL_CF \| X86_EFL_PF \| X86_EFL_AF \| X86_EFL_ZF \| X86_EFL_SF \| X86_EFL_TF \| X86_EFL_IF \| X86_EFL_DF \| X86_EFL_OF \| X86_EFL_IOPL \| X86_EFL_NT \| X86_EFL_AC \| X86_EFL_ID)
195	/** @} */
196
197
198	/** CPUID Feature information - ECX.
199	* CPUID query with EAX=1.
200	*/
201	typedef struct X86CPUIDFEATECX
202	{
203	/** Bit 0 - SSE3 - Supports SSE3 or not. */
204	unsigned u1SSE3 : 1;
205	/** Reserved. */
206	unsigned u1Reserved1 : 1;
207	/** Bit 2 - DS Area 64-bit layout. */
208	unsigned u1DTE64 : 1;
209	/** Bit 3 - MONITOR - Supports MONITOR/MWAIT. */
210	unsigned u1Monitor : 1;
211	/** Bit 4 - CPL-DS - CPL Qualified Debug Store. */
212	unsigned u1CPLDS : 1;
213	/** Bit 5 - VMX - Virtual Machine Technology. */
214	unsigned u1VMX : 1;
215	/** Bit 6 - SMX: Safer Mode Extensions. */
216	unsigned u1SMX : 1;
217	/** Bit 7 - EST - Enh. SpeedStep Tech. */
218	unsigned u1EST : 1;
219	/** Bit 8 - TM2 - Terminal Monitor 2. */
220	unsigned u1TM2 : 1;
221	/** Bit 9 - SSSE3 - Supplemental Streaming SIMD Extensions 3. */
222	unsigned u1SSSE3 : 1;
223	/** Bit 10 - CNTX-ID - L1 Context ID. */
224	unsigned u1CNTXID : 1;
225	/** Bit 11 - FMA. */
226	unsigned u1FMA : 1;
227	/** Bit 12 - Reserved. */
228	unsigned u1Reserved2 : 1;
229	/** Bit 13 - CX16 - CMPXCHG16B. */
230	unsigned u1CX16 : 1;
231	/** Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
232	unsigned u1TPRUpdate : 1;
233	/** Bit 15 - PDCM - Perf/Debug Capability MSR. */
234	unsigned u1PDCM : 1;
235	/** Reserved. */
236	unsigned u2Reserved3 : 2;
237	/** Bit 18 - Direct Cache Access. */
238	unsigned u1DCA : 1;
239	/** Bit 19 - SSE4_1 - Supports SSE4_1 or not. */
240	unsigned u1SSE4_1 : 1;
241	/** Bit 20 - SSE4_2 - Supports SSE4_2 or not. */
242	unsigned u1SSE4_2 : 1;
243	/** Bit 21 - x2APIC. */
244	unsigned u1x2APIC : 1;
245	/** Bit 22 - MOVBE - Supports MOVBE. */
246	unsigned u1MOVBE : 1;
247	/** Bit 23 - POPCNT - Supports POPCNT. */
248	unsigned u1POPCNT : 1;
249	/** Bit 24 - Reserved. */
250	unsigned u1Reserved4 : 1;
251	/** Bit 25 - AES. */
252	unsigned u1AES : 1;
253	/** Bit 26 - XSAVE - Supports XSAVE. */
254	unsigned u1XSAVE : 1;
255	/** Bit 27 - OSXSAVE - Supports OSXSAVE. */
256	unsigned u1OSXSAVE : 1;
257	/** Reserved. */
258	unsigned u4Reserved5 : 4;
259	} X86CPUIDFEATECX;
260	/** Pointer to CPUID Feature Information - ECX. */
261	typedef X86CPUIDFEATECX *PX86CPUIDFEATECX;
262	/** Pointer to const CPUID Feature Information - ECX. */
263	typedef const X86CPUIDFEATECX *PCX86CPUIDFEATECX;
264
265
266	/** CPUID Feature Information - EDX.
267	* CPUID query with EAX=1.
268	*/
269	typedef struct X86CPUIDFEATEDX
270	{
271	/** Bit 0 - FPU - x87 FPU on Chip. */
272	unsigned u1FPU : 1;
273	/** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
274	unsigned u1VME : 1;
275	/** Bit 2 - DE - Debugging extensions. */
276	unsigned u1DE : 1;
277	/** Bit 3 - PSE - Page Size Extension. */
278	unsigned u1PSE : 1;
279	/** Bit 4 - TSC - Time Stamp Counter. */
280	unsigned u1TSC : 1;
281	/** Bit 5 - MSR - Model Specific Registers RDMSR and WRMSR Instructions. */
282	unsigned u1MSR : 1;
283	/** Bit 6 - PAE - Physical Address Extension. */
284	unsigned u1PAE : 1;
285	/** Bit 7 - MCE - Machine Check Exception. */
286	unsigned u1MCE : 1;
287	/** Bit 8 - CX8 - CMPXCHG8B instruction. */
288	unsigned u1CX8 : 1;
289	/** Bit 9 - APIC - APIC On-Chip. */
290	unsigned u1APIC : 1;
291	/** Bit 10 - Reserved. */
292	unsigned u1Reserved1 : 1;
293	/** Bit 11 - SEP - SYSENTER and SYSEXIT. */
294	unsigned u1SEP : 1;
295	/** Bit 12 - MTRR - Memory Type Range Registers. */
296	unsigned u1MTRR : 1;
297	/** Bit 13 - PGE - PTE Global Bit. */
298	unsigned u1PGE : 1;
299	/** Bit 14 - MCA - Machine Check Architecture. */
300	unsigned u1MCA : 1;
301	/** Bit 15 - CMOV - Conditional Move Instructions. */
302	unsigned u1CMOV : 1;
303	/** Bit 16 - PAT - Page Attribute Table. */
304	unsigned u1PAT : 1;
305	/** Bit 17 - PSE-36 - 36-bit Page Size Extention. */
306	unsigned u1PSE36 : 1;
307	/** Bit 18 - PSN - Processor Serial Number. */
308	unsigned u1PSN : 1;
309	/** Bit 19 - CLFSH - CLFLUSH Instruction. */
310	unsigned u1CLFSH : 1;
311	/** Bit 20 - Reserved. */
312	unsigned u1Reserved2 : 1;
313	/** Bit 21 - DS - Debug Store. */
314	unsigned u1DS : 1;
315	/** Bit 22 - ACPI - Thermal Monitor and Software Controlled Clock Facilities. */
316	unsigned u1ACPI : 1;
317	/** Bit 23 - MMX - Intel MMX 'Technology'. */
318	unsigned u1MMX : 1;
319	/** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
320	unsigned u1FXSR : 1;
321	/** Bit 25 - SSE - SSE Support. */
322	unsigned u1SSE : 1;
323	/** Bit 26 - SSE2 - SSE2 Support. */
324	unsigned u1SSE2 : 1;
325	/** Bit 27 - SS - Self Snoop. */
326	unsigned u1SS : 1;
327	/** Bit 28 - HTT - Hyper-Threading Technology. */
328	unsigned u1HTT : 1;
329	/** Bit 29 - TM - Thermal Monitor. */
330	unsigned u1TM : 1;
331	/** Bit 30 - Reserved - . */
332	unsigned u1Reserved3 : 1;
333	/** Bit 31 - PBE - Pending Break Enabled. */
334	unsigned u1PBE : 1;
335	} X86CPUIDFEATEDX;
336	/** Pointer to CPUID Feature Information - EDX. */
337	typedef X86CPUIDFEATEDX *PX86CPUIDFEATEDX;
338	/** Pointer to const CPUID Feature Information - EDX. */
339	typedef const X86CPUIDFEATEDX *PCX86CPUIDFEATEDX;
340
341	/** @name CPUID Vendor information.
342	* CPUID query with EAX=0.
343	* @{
344	*/
345	#define X86_CPUID_VENDOR_INTEL_EBX 0x756e6547 /* Genu */
346	#define X86_CPUID_VENDOR_INTEL_ECX 0x6c65746e /* ntel */
347	#define X86_CPUID_VENDOR_INTEL_EDX 0x49656e69 /* ineI */
348
349	#define X86_CPUID_VENDOR_AMD_EBX 0x68747541 /* Auth */
350	#define X86_CPUID_VENDOR_AMD_ECX 0x444d4163 /* cAMD */
351	#define X86_CPUID_VENDOR_AMD_EDX 0x69746e65 /* enti */
352	/** @} */
353
354
355	/** @name CPUID Feature information.
356	* CPUID query with EAX=1.
357	* @{
358	*/
359	/** ECX Bit 0 - SSE3 - Supports SSE3 or not. */
360	#define X86_CPUID_FEATURE_ECX_SSE3 RT_BIT(0)
361	/** ECX Bit 1 - PCLMUL - PCLMULQDQ support (for AES-GCM). */
362	#define X86_CPUID_FEATURE_ECX_PCLMUL RT_BIT(1)
363	/** ECX Bit 2 - DTES64 - DS Area 64-bit Layout. */
364	#define X86_CPUID_FEATURE_ECX_DTES64 RT_BIT(2)
365	/** ECX Bit 3 - MONITOR - Supports MONITOR/MWAIT. */
366	#define X86_CPUID_FEATURE_ECX_MONITOR RT_BIT(3)
367	/** ECX Bit 4 - CPL-DS - CPL Qualified Debug Store. */
368	#define X86_CPUID_FEATURE_ECX_CPLDS RT_BIT(4)
369	/** ECX Bit 5 - VMX - Virtual Machine Technology. */
370	#define X86_CPUID_FEATURE_ECX_VMX RT_BIT(5)
371	/** ECX Bit 6 - SMX - Safer Mode Extensions. */
372	#define X86_CPUID_FEATURE_ECX_SMX RT_BIT(6)
373	/** ECX Bit 7 - EST - Enh. SpeedStep Tech. */
374	#define X86_CPUID_FEATURE_ECX_EST RT_BIT(7)
375	/** ECX Bit 8 - TM2 - Terminal Monitor 2. */
376	#define X86_CPUID_FEATURE_ECX_TM2 RT_BIT(8)
377	/** ECX Bit 9 - SSSE3 - Supplemental Streaming SIMD Extensions 3. */
378	#define X86_CPUID_FEATURE_ECX_SSSE3 RT_BIT(9)
379	/** ECX Bit 10 - CNTX-ID - L1 Context ID. */
380	#define X86_CPUID_FEATURE_ECX_CNTXID RT_BIT(10)
381	/** ECX Bit 12 - FMA. */
382	#define X86_CPUID_FEATURE_ECX_FMA RT_BIT(12)
383	/** ECX Bit 13 - CX16 - CMPXCHG16B. */
384	#define X86_CPUID_FEATURE_ECX_CX16 RT_BIT(13)
385	/** ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
386	#define X86_CPUID_FEATURE_ECX_TPRUPDATE RT_BIT(14)
387	/** ECX Bit 15 - PDCM - Perf/Debug Capability MSR. */
388	#define X86_CPUID_FEATURE_ECX_PDCM RT_BIT(15)
389	/** ECX Bit 18 - DCA - Direct Cache Access. */
390	#define X86_CPUID_FEATURE_ECX_DCA RT_BIT(18)
391	/** ECX Bit 19 - SSE4_1 - Supports SSE4_1 or not. */
392	#define X86_CPUID_FEATURE_ECX_SSE4_1 RT_BIT(19)
393	/** ECX Bit 20 - SSE4_2 - Supports SSE4_2 or not. */
394	#define X86_CPUID_FEATURE_ECX_SSE4_2 RT_BIT(20)
395	/** ECX Bit 21 - x2APIC support. */
396	#define X86_CPUID_FEATURE_ECX_X2APIC RT_BIT(21)
397	/** ECX Bit 22 - MOVBE instruction. */
398	#define X86_CPUID_FEATURE_ECX_MOVBE RT_BIT(22)
399	/** ECX Bit 23 - POPCNT instruction. */
400	#define X86_CPUID_FEATURE_ECX_POPCNT RT_BIT(23)
401	/** ECX Bit 25 - AES instructions. */
402	#define X86_CPUID_FEATURE_ECX_AES RT_BIT(25)
403	/** ECX Bit 26 - XSAVE instruction. */
404	#define X86_CPUID_FEATURE_ECX_XSAVE RT_BIT(26)
405	/** ECX Bit 27 - OSXSAVE instruction. */
406	#define X86_CPUID_FEATURE_ECX_OSXSAVE RT_BIT(27)
407	/** ECX Bit 28 - AVX. */
408	#define X86_CPUID_FEATURE_ECX_AVX RT_BIT(28)
409
410
411	/** Bit 0 - FPU - x87 FPU on Chip. */
412	#define X86_CPUID_FEATURE_EDX_FPU RT_BIT(0)
413	/** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
414	#define X86_CPUID_FEATURE_EDX_VME RT_BIT(1)
415	/** Bit 2 - DE - Debugging extensions. */
416	#define X86_CPUID_FEATURE_EDX_DE RT_BIT(2)
417	/** Bit 3 - PSE - Page Size Extension. */
418	#define X86_CPUID_FEATURE_EDX_PSE RT_BIT(3)
419	/** Bit 4 - TSC - Time Stamp Counter. */
420	#define X86_CPUID_FEATURE_EDX_TSC RT_BIT(4)
421	/** Bit 5 - MSR - Model Specific Registers RDMSR and WRMSR Instructions. */
422	#define X86_CPUID_FEATURE_EDX_MSR RT_BIT(5)
423	/** Bit 6 - PAE - Physical Address Extension. */
424	#define X86_CPUID_FEATURE_EDX_PAE RT_BIT(6)
425	/** Bit 7 - MCE - Machine Check Exception. */
426	#define X86_CPUID_FEATURE_EDX_MCE RT_BIT(7)
427	/** Bit 8 - CX8 - CMPXCHG8B instruction. */
428	#define X86_CPUID_FEATURE_EDX_CX8 RT_BIT(8)
429	/** Bit 9 - APIC - APIC On-Chip. */
430	#define X86_CPUID_FEATURE_EDX_APIC RT_BIT(9)
431	/** Bit 11 - SEP - SYSENTER and SYSEXIT. */
432	#define X86_CPUID_FEATURE_EDX_SEP RT_BIT(11)
433	/** Bit 12 - MTRR - Memory Type Range Registers. */
434	#define X86_CPUID_FEATURE_EDX_MTRR RT_BIT(12)
435	/** Bit 13 - PGE - PTE Global Bit. */
436	#define X86_CPUID_FEATURE_EDX_PGE RT_BIT(13)
437	/** Bit 14 - MCA - Machine Check Architecture. */
438	#define X86_CPUID_FEATURE_EDX_MCA RT_BIT(14)
439	/** Bit 15 - CMOV - Conditional Move Instructions. */
440	#define X86_CPUID_FEATURE_EDX_CMOV RT_BIT(15)
441	/** Bit 16 - PAT - Page Attribute Table. */
442	#define X86_CPUID_FEATURE_EDX_PAT RT_BIT(16)
443	/** Bit 17 - PSE-36 - 36-bit Page Size Extention. */
444	#define X86_CPUID_FEATURE_EDX_PSE36 RT_BIT(17)
445	/** Bit 18 - PSN - Processor Serial Number. */
446	#define X86_CPUID_FEATURE_EDX_PSN RT_BIT(18)
447	/** Bit 19 - CLFSH - CLFLUSH Instruction. */
448	#define X86_CPUID_FEATURE_EDX_CLFSH RT_BIT(19)
449	/** Bit 21 - DS - Debug Store. */
450	#define X86_CPUID_FEATURE_EDX_DS RT_BIT(21)
451	/** Bit 22 - ACPI - Termal Monitor and Software Controlled Clock Facilities. */
452	#define X86_CPUID_FEATURE_EDX_ACPI RT_BIT(22)
453	/** Bit 23 - MMX - Intel MMX Technology. */
454	#define X86_CPUID_FEATURE_EDX_MMX RT_BIT(23)
455	/** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
456	#define X86_CPUID_FEATURE_EDX_FXSR RT_BIT(24)
457	/** Bit 25 - SSE - SSE Support. */
458	#define X86_CPUID_FEATURE_EDX_SSE RT_BIT(25)
459	/** Bit 26 - SSE2 - SSE2 Support. */
460	#define X86_CPUID_FEATURE_EDX_SSE2 RT_BIT(26)
461	/** Bit 27 - SS - Self Snoop. */
462	#define X86_CPUID_FEATURE_EDX_SS RT_BIT(27)
463	/** Bit 28 - HTT - Hyper-Threading Technology. */
464	#define X86_CPUID_FEATURE_EDX_HTT RT_BIT(28)
465	/** Bit 29 - TM - Therm. Monitor. */
466	#define X86_CPUID_FEATURE_EDX_TM RT_BIT(29)
467	/** Bit 31 - PBE - Pending Break Enabled. */
468	#define X86_CPUID_FEATURE_EDX_PBE RT_BIT(31)
469	/** @} */
470
471
472	/** @name CPUID AMD Feature information.
473	* CPUID query with EAX=0x80000001.
474	* @{
475	*/
476	/** Bit 0 - FPU - x87 FPU on Chip. */
477	#define X86_CPUID_AMD_FEATURE_EDX_FPU RT_BIT(0)
478	/** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
479	#define X86_CPUID_AMD_FEATURE_EDX_VME RT_BIT(1)
480	/** Bit 2 - DE - Debugging extensions. */
481	#define X86_CPUID_AMD_FEATURE_EDX_DE RT_BIT(2)
482	/** Bit 3 - PSE - Page Size Extension. */
483	#define X86_CPUID_AMD_FEATURE_EDX_PSE RT_BIT(3)
484	/** Bit 4 - TSC - Time Stamp Counter. */
485	#define X86_CPUID_AMD_FEATURE_EDX_TSC RT_BIT(4)
486	/** Bit 5 - MSR - K86 Model Specific Registers RDMSR and WRMSR Instructions. */
487	#define X86_CPUID_AMD_FEATURE_EDX_MSR RT_BIT(5)
488	/** Bit 6 - PAE - Physical Address Extension. */
489	#define X86_CPUID_AMD_FEATURE_EDX_PAE RT_BIT(6)
490	/** Bit 7 - MCE - Machine Check Exception. */
491	#define X86_CPUID_AMD_FEATURE_EDX_MCE RT_BIT(7)
492	/** Bit 8 - CX8 - CMPXCHG8B instruction. */
493	#define X86_CPUID_AMD_FEATURE_EDX_CX8 RT_BIT(8)
494	/** Bit 9 - APIC - APIC On-Chip. */
495	#define X86_CPUID_AMD_FEATURE_EDX_APIC RT_BIT(9)
496	/** Bit 11 - SEP - AMD SYSCALL and SYSRET. */
497	#define X86_CPUID_AMD_FEATURE_EDX_SEP RT_BIT(11)
498	/** Bit 12 - MTRR - Memory Type Range Registers. */
499	#define X86_CPUID_AMD_FEATURE_EDX_MTRR RT_BIT(12)
500	/** Bit 13 - PGE - PTE Global Bit. */
501	#define X86_CPUID_AMD_FEATURE_EDX_PGE RT_BIT(13)
502	/** Bit 14 - MCA - Machine Check Architecture. */
503	#define X86_CPUID_AMD_FEATURE_EDX_MCA RT_BIT(14)
504	/** Bit 15 - CMOV - Conditional Move Instructions. */
505	#define X86_CPUID_AMD_FEATURE_EDX_CMOV RT_BIT(15)
506	/** Bit 16 - PAT - Page Attribute Table. */
507	#define X86_CPUID_AMD_FEATURE_EDX_PAT RT_BIT(16)
508	/** Bit 17 - PSE-36 - 36-bit Page Size Extention. */
509	#define X86_CPUID_AMD_FEATURE_EDX_PSE36 RT_BIT(17)
510	/** Bit 20 - NX - AMD No-Execute Page Protection. */
511	#define X86_CPUID_AMD_FEATURE_EDX_NX RT_BIT(20)
512	/** Bit 22 - AXMMX - AMD Extensions to MMX Instructions. */
513	#define X86_CPUID_AMD_FEATURE_EDX_AXMMX RT_BIT(22)
514	/** Bit 23 - MMX - Intel MMX Technology. */
515	#define X86_CPUID_AMD_FEATURE_EDX_MMX RT_BIT(23)
516	/** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
517	#define X86_CPUID_AMD_FEATURE_EDX_FXSR RT_BIT(24)
518	/** Bit 25 - FFXSR - AMD fast FXSAVE and FXRSTOR Instructions. */
519	#define X86_CPUID_AMD_FEATURE_EDX_FFXSR RT_BIT(25)
520	/** Bit 26 - PAGE1GB - AMD 1GB large page support. */
521	#define X86_CPUID_AMD_FEATURE_EDX_PAGE1GB RT_BIT(26)
522	/** Bit 27 - RDTSCP - AMD RDTSCP instruction. */
523	#define X86_CPUID_AMD_FEATURE_EDX_RDTSCP RT_BIT(27)
524	/** Bit 29 - LM - AMD Long Mode. */
525	#define X86_CPUID_AMD_FEATURE_EDX_LONG_MODE RT_BIT(29)
526	/** Bit 30 - 3DNOWEXT - AMD Extensions to 3DNow. */
527	#define X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX RT_BIT(30)
528	/** Bit 31 - 3DNOW - AMD 3DNow. */
529	#define X86_CPUID_AMD_FEATURE_EDX_3DNOW RT_BIT(31)
530
531	/** Bit 0 - LAHF/SAHF - AMD LAHF and SAHF in 64-bit mode. */
532	#define X86_CPUID_AMD_FEATURE_ECX_LAHF_SAHF RT_BIT(0)
533	/** Bit 1 - CMPL - Core multi-processing legacy mode. */
534	#define X86_CPUID_AMD_FEATURE_ECX_CMPL RT_BIT(1)
535	/** Bit 2 - SVM - AMD VM extensions. */
536	#define X86_CPUID_AMD_FEATURE_ECX_SVM RT_BIT(2)
537	/** Bit 3 - EXTAPIC - AMD extended APIC registers starting at 0x400. */
538	#define X86_CPUID_AMD_FEATURE_ECX_EXT_APIC RT_BIT(3)
539	/** Bit 4 - CR8L - AMD LOCK MOV CR0 means MOV CR8. */
540	#define X86_CPUID_AMD_FEATURE_ECX_CR8L RT_BIT(4)
541	/** Bit 5 - ABM - AMD Advanced bit manipulation. LZCNT instruction support. */
542	#define X86_CPUID_AMD_FEATURE_ECX_ABM RT_BIT(5)
543	/** Bit 6 - SSE4A - AMD EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support. */
544	#define X86_CPUID_AMD_FEATURE_ECX_SSE4A RT_BIT(6)
545	/** Bit 7 - MISALIGNSSE - AMD Misaligned SSE mode. */
546	#define X86_CPUID_AMD_FEATURE_ECX_MISALNSSE RT_BIT(7)
547	/** Bit 8 - 3DNOWPRF - AMD PREFETCH and PREFETCHW instruction support. */
548	#define X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF RT_BIT(8)
549	/** Bit 9 - OSVW - AMD OS visible workaround. */
550	#define X86_CPUID_AMD_FEATURE_ECX_OSVW RT_BIT(9)
551	/** Bit 10 - IBS - Instruct based sampling. */
552	#define X86_CPUID_AMD_FEATURE_ECX_IBS RT_BIT(10)
553	/** Bit 11 - SSE5 - SSE5 instruction support. */
554	#define X86_CPUID_AMD_FEATURE_ECX_SSE5 RT_BIT(11)
555	/** Bit 12 - SKINIT - AMD SKINIT: SKINIT, STGI, and DEV support. */
556	#define X86_CPUID_AMD_FEATURE_ECX_SKINIT RT_BIT(12)
557	/** Bit 13 - WDT - AMD Watchdog timer support. */
558	#define X86_CPUID_AMD_FEATURE_ECX_WDT RT_BIT(13)
559
560	/** @} */
561
562
563	/** @name CPUID AMD Feature information.
564	* CPUID query with EAX=0x80000007.
565	* @{
566	*/
567	/** Bit 0 - TS - Temperature Sensor. */
568	#define X86_CPUID_AMD_ADVPOWER_EDX_TS RT_BIT(0)
569	/** Bit 1 - FID - Frequency ID Control. */
570	#define X86_CPUID_AMD_ADVPOWER_EDX_FID RT_BIT(1)
571	/** Bit 2 - VID - Voltage ID Control. */
572	#define X86_CPUID_AMD_ADVPOWER_EDX_VID RT_BIT(2)
573	/** Bit 3 - TTP - THERMTRIP. */
574	#define X86_CPUID_AMD_ADVPOWER_EDX_TTP RT_BIT(3)
575	/** Bit 4 - TM - Hardware Thermal Control. */
576	#define X86_CPUID_AMD_ADVPOWER_EDX_TM RT_BIT(4)
577	/** Bit 5 - STC - Software Thermal Control. */
578	#define X86_CPUID_AMD_ADVPOWER_EDX_STC RT_BIT(5)
579	/** Bit 6 - MC - 100 Mhz Multiplier Control. */
580	#define X86_CPUID_AMD_ADVPOWER_EDX_MC RT_BIT(6)
581	/** Bit 7 - HWPSTATE - Hardware P-State Control. */
582	#define X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE RT_BIT(7)
583	/** Bit 8 - TSCINVAR - TSC Invariant. */
584	#define X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR RT_BIT(8)
585	/** @} */
586
587
588	/** @name CR0
589	* @{ */
590	/** Bit 0 - PE - Protection Enabled */
591	#define X86_CR0_PE RT_BIT(0)
592	#define X86_CR0_PROTECTION_ENABLE RT_BIT(0)
593	/** Bit 1 - MP - Monitor Coprocessor */
594	#define X86_CR0_MP RT_BIT(1)
595	#define X86_CR0_MONITOR_COPROCESSOR RT_BIT(1)
596	/** Bit 2 - EM - Emulation. */
597	#define X86_CR0_EM RT_BIT(2)
598	#define X86_CR0_EMULATE_FPU RT_BIT(2)
599	/** Bit 3 - TS - Task Switch. */
600	#define X86_CR0_TS RT_BIT(3)
601	#define X86_CR0_TASK_SWITCH RT_BIT(3)
602	/** Bit 4 - ET - Extension flag. ('hardcoded' to 1) */
603	#define X86_CR0_ET RT_BIT(4)
604	#define X86_CR0_EXTENSION_TYPE RT_BIT(4)
605	/** Bit 5 - NE - Numeric error. */
606	#define X86_CR0_NE RT_BIT(5)
607	#define X86_CR0_NUMERIC_ERROR RT_BIT(5)
608	/** Bit 16 - WP - Write Protect. */
609	#define X86_CR0_WP RT_BIT(16)
610	#define X86_CR0_WRITE_PROTECT RT_BIT(16)
611	/** Bit 18 - AM - Alignment Mask. */
612	#define X86_CR0_AM RT_BIT(18)
613	#define X86_CR0_ALIGMENT_MASK RT_BIT(18)
614	/** Bit 29 - NW - Not Write-though. */
615	#define X86_CR0_NW RT_BIT(29)
616	#define X86_CR0_NOT_WRITE_THROUGH RT_BIT(29)
617	/** Bit 30 - WP - Cache Disable. */
618	#define X86_CR0_CD RT_BIT(30)
619	#define X86_CR0_CACHE_DISABLE RT_BIT(30)
620	/** Bit 31 - PG - Paging. */
621	#define X86_CR0_PG RT_BIT(31)
622	#define X86_CR0_PAGING RT_BIT(31)
623	/** @} */
624
625
626	/** @name CR3
627	* @{ */
628	/** Bit 3 - PWT - Page-level Writes Transparent. */
629	#define X86_CR3_PWT RT_BIT(3)
630	/** Bit 4 - PCD - Page-level Cache Disable. */
631	#define X86_CR3_PCD RT_BIT(4)
632	/** Bits 12-31 - - Page directory page number. */
633	#define X86_CR3_PAGE_MASK (0xfffff000)
634	/** Bits 5-31 - - PAE Page directory page number. */
635	#define X86_CR3_PAE_PAGE_MASK (0xffffffe0)
636	/** Bits 12-51 - - AMD64 Page directory page number. */
637	#define X86_CR3_AMD64_PAGE_MASK UINT64_C(0x000ffffffffff000)
638	/** @} */
639
640
641	/** @name CR4
642	* @{ */
643	/** Bit 0 - VME - Virtual-8086 Mode Extensions. */
644	#define X86_CR4_VME RT_BIT(0)
645	/** Bit 1 - PVI - Protected-Mode Virtual Interrupts. */
646	#define X86_CR4_PVI RT_BIT(1)
647	/** Bit 2 - TSD - Time Stamp Disable. */
648	#define X86_CR4_TSD RT_BIT(2)
649	/** Bit 3 - DE - Debugging Extensions. */
650	#define X86_CR4_DE RT_BIT(3)
651	/** Bit 4 - PSE - Page Size Extension. */
652	#define X86_CR4_PSE RT_BIT(4)
653	/** Bit 5 - PAE - Physical Address Extension. */
654	#define X86_CR4_PAE RT_BIT(5)
655	/** Bit 6 - MCE - Machine-Check Enable. */
656	#define X86_CR4_MCE RT_BIT(6)
657	/** Bit 7 - PGE - Page Global Enable. */
658	#define X86_CR4_PGE RT_BIT(7)
659	/** Bit 8 - PCE - Performance-Monitoring Counter Enable. */
660	#define X86_CR4_PCE RT_BIT(8)
661	/** Bit 9 - OSFSXR - Operating System Support for FXSAVE and FXRSTORE instruction. */
662	#define X86_CR4_OSFSXR RT_BIT(9)
663	/** Bit 10 - OSXMMEEXCPT - Operating System Support for Unmasked SIMD Floating-Point Exceptions. */
664	#define X86_CR4_OSXMMEEXCPT RT_BIT(10)
665	/** Bit 13 - VMXE - VMX mode is enabled. */
666	#define X86_CR4_VMXE RT_BIT(13)
667	/** @} */
668
669
670	/** @name DR6
671	* @{ */
672	/** Bit 0 - B0 - Breakpoint 0 condition detected. */
673	#define X86_DR6_B0 RT_BIT(0)
674	/** Bit 1 - B1 - Breakpoint 1 condition detected. */
675	#define X86_DR6_B1 RT_BIT(1)
676	/** Bit 2 - B2 - Breakpoint 2 condition detected. */
677	#define X86_DR6_B2 RT_BIT(2)
678	/** Bit 3 - B3 - Breakpoint 3 condition detected. */
679	#define X86_DR6_B3 RT_BIT(3)
680	/** Bit 13 - BD - Debug register access detected. Corresponds to the X86_DR7_GD bit. */
681	#define X86_DR6_BD RT_BIT(13)
682	/** Bit 14 - BS - Single step */
683	#define X86_DR6_BS RT_BIT(14)
684	/** Bit 15 - BT - Task switch. (TSS T bit.) */
685	#define X86_DR6_BT RT_BIT(15)
686	/** Value of DR6 after powerup/reset. */
687	#define X86_DR6_INIT_VAL UINT64_C(0xFFFF0FF0)
688	/** @} */
689
690
691	/** @name DR7
692	* @{ */
693	/** Bit 0 - L0 - Local breakpoint enable. Cleared on task switch. */
694	#define X86_DR7_L0 RT_BIT(0)
695	/** Bit 1 - G0 - Global breakpoint enable. Not cleared on task switch. */
696	#define X86_DR7_G0 RT_BIT(1)
697	/** Bit 2 - L1 - Local breakpoint enable. Cleared on task switch. */
698	#define X86_DR7_L1 RT_BIT(2)
699	/** Bit 3 - G1 - Global breakpoint enable. Not cleared on task switch. */
700	#define X86_DR7_G1 RT_BIT(3)
701	/** Bit 4 - L2 - Local breakpoint enable. Cleared on task switch. */
702	#define X86_DR7_L2 RT_BIT(4)
703	/** Bit 5 - G2 - Global breakpoint enable. Not cleared on task switch. */
704	#define X86_DR7_G2 RT_BIT(5)
705	/** Bit 6 - L3 - Local breakpoint enable. Cleared on task switch. */
706	#define X86_DR7_L3 RT_BIT(6)
707	/** Bit 7 - G3 - Global breakpoint enable. Not cleared on task switch. */
708	#define X86_DR7_G3 RT_BIT(7)
709	/** Bit 8 - LE - Local breakpoint exact. (Not supported (read ignored) by P6 and later.) */
710	#define X86_DR7_LE RT_BIT(8)
711	/** Bit 9 - GE - Local breakpoint exact. (Not supported (read ignored) by P6 and later.) */
712	#define X86_DR7_GE RT_BIT(9)
713
714	/** Bit 13 - GD - General detect enable. Enables emulators to get exceptions when
715	* any DR register is accessed. */
716	#define X86_DR7_GD RT_BIT(13)
717	/** Bit 16 & 17 - R/W0 - Read write field 0. Values X86_DR7_RW_. /
718	#define X86_DR7_RW0_MASK (3 << 16)
719	/** Bit 18 & 19 - LEN0 - Length field 0. Values X86_DR7_LEN_. /
720	#define X86_DR7_LEN0_MASK (3 << 18)
721	/** Bit 20 & 21 - R/W1 - Read write field 0. Values X86_DR7_RW_. /
722	#define X86_DR7_RW1_MASK (3 << 20)
723	/** Bit 22 & 23 - LEN1 - Length field 0. Values X86_DR7_LEN_. /
724	#define X86_DR7_LEN1_MASK (3 << 22)
725	/** Bit 24 & 25 - R/W2 - Read write field 0. Values X86_DR7_RW_. /
726	#define X86_DR7_RW2_MASK (3 << 24)
727	/** Bit 26 & 27 - LEN2 - Length field 0. Values X86_DR7_LEN_. /
728	#define X86_DR7_LEN2_MASK (3 << 26)
729	/** Bit 28 & 29 - R/W3 - Read write field 0. Values X86_DR7_RW_. /
730	#define X86_DR7_RW3_MASK (3 << 28)
731	/** Bit 30 & 31 - LEN3 - Length field 0. Values X86_DR7_LEN_. /
732	#define X86_DR7_LEN3_MASK (3 << 30)
733
734	/** Bits which must be 1s. */
735	#define X86_DR7_MB1_MASK (RT_BIT(10))
736
737	/** Calcs the L bit of Nth breakpoint.
738	* @param iBp The breakpoint number [0..3].
739	*/
740	#define X86_DR7_L(iBp) ( UINT32_C(1) << (iBp * 2) )
741
742	/** Calcs the G bit of Nth breakpoint.
743	* @param iBp The breakpoint number [0..3].
744	*/
745	#define X86_DR7_G(iBp) ( UINT32_C(1) << (iBp * 2 + 1) )
746
747	/** @name Read/Write values.
748	* @{ */
749	/** Break on instruction fetch only. */
750	#define X86_DR7_RW_EO 0U
751	/** Break on write only. */
752	#define X86_DR7_RW_WO 1U
753	/** Break on I/O read/write. This is only defined if CR4.DE is set. */
754	#define X86_DR7_RW_IO 2U
755	/** Break on read or write (but not instruction fetches). */
756	#define X86_DR7_RW_RW 3U
757	/** @} */
758
759	/** Shifts a X86_DR7_RW_* value to its right place.
760	* @param iBp The breakpoint number [0..3].
761	* @param fRw One of the X86_DR7_RW_* value.
762	*/
763	#define X86_DR7_RW(iBp, fRw) ( (fRw) << ((iBp) * 4 + 16) )
764
765	/** @name Length values.
766	* @{ */
767	#define X86_DR7_LEN_BYTE 0U
768	#define X86_DR7_LEN_WORD 1U
769	#define X86_DR7_LEN_QWORD 2U /*< AMD64 long mode only. /
770	#define X86_DR7_LEN_DWORD 3U
771	/** @} */
772
773	/** Shifts a X86_DR7_LEN_* value to its right place.
774	* @param iBp The breakpoint number [0..3].
775	* @param cb One of the X86_DR7_LEN_* values.
776	*/
777	#define X86_DR7_LEN(iBp, cb) ( (cb) << ((iBp) * 4 + 18) )
778
779	/** Fetch the breakpoint length bits from the DR7 value.
780	* @param uDR7 DR7 value
781	* @param iBp The breakpoint number [0..3].
782	*/
783	#define X86_DR7_GET_LEN(uDR7, iBp) ( ( (uDR7) >> ((iBp) * 4 + 18) ) & 0x3U)
784
785	/** Mask used to check if any breakpoints are enabled. */
786	#define X86_DR7_ENABLED_MASK (RT_BIT(0) \| RT_BIT(1) \| RT_BIT(2) \| RT_BIT(3) \| RT_BIT(4) \| RT_BIT(5) \| RT_BIT(6) \| RT_BIT(7))
787
788	/** Mask used to check if any io breakpoints are set. */
789	#define X86_DR7_IO_ENABLED_MASK (X86_DR7_RW(0, X86_DR7_RW_IO) \| X86_DR7_RW(1, X86_DR7_RW_IO) \| X86_DR7_RW(2, X86_DR7_RW_IO) \| X86_DR7_RW(3, X86_DR7_RW_IO))
790
791	/** Value of DR7 after powerup/reset. */
792	#define X86_DR7_INIT_VAL 0x400
793	/** @} */
794
795
796	/** @name Machine Specific Registers
797	* @{
798	*/
799
800	/** Time Stamp Counter. */
801	#define MSR_IA32_TSC 0x10
802
803	#define MSR_IA32_PLATFORM_ID 0x17
804
805	#ifndef MSR_IA32_APICBASE /* qemu cpu.h klugde */
806	#define MSR_IA32_APICBASE 0x1b
807	#endif
808
809	/** CPU Feature control. */
810	#define MSR_IA32_FEATURE_CONTROL 0x3A
811	#define MSR_IA32_FEATURE_CONTROL_LOCK RT_BIT(0)
812	#define MSR_IA32_FEATURE_CONTROL_VMXON RT_BIT(2)
813
814	/** BIOS update trigger (microcode update). */
815	#define MSR_IA32_BIOS_UPDT_TRIG 0x79
816
817	/** BIOS update signature (microcode). */
818	#define MSR_IA32_BIOS_SIGN_ID 0x8B
819
820	/** MTRR Capabilities. */
821	#define MSR_IA32_MTRR_CAP 0xFE
822
823
824	#ifndef MSR_IA32_SYSENTER_CS /* qemu cpu.h klugde */
825	/** SYSENTER_CS - the R0 CS, indirectly giving R0 SS, R3 CS and R3 DS.
826	* R0 SS == CS + 8
827	* R3 CS == CS + 16
828	* R3 SS == CS + 24
829	*/
830	#define MSR_IA32_SYSENTER_CS 0x174
831	/** SYSENTER_ESP - the R0 ESP. */
832	#define MSR_IA32_SYSENTER_ESP 0x175
833	/** SYSENTER_EIP - the R0 EIP. */
834	#define MSR_IA32_SYSENTER_EIP 0x176
835	#endif
836
837	/** Machine Check Global Capabilities Register. */
838	#define MSR_IA32_MCP_CAP 0x179
839	/** Machine Check Global Status Register. */
840	#define MSR_IA32_MCP_STATUS 0x17A
841	/** Machine Check Global Control Register. */
842	#define MSR_IA32_MCP_CTRL 0x17B
843
844	/** Trace/Profile Resource Control (R/W) */
845	#define MSR_IA32_DEBUGCTL 0x1D9
846
847	/* Page Attribute Table. */
848	#define MSR_IA32_CR_PAT 0x277
849
850	/** Performance counter MSRs. (Intel only) */
851	#define MSR_IA32_PERFEVTSEL0 0x186
852	#define MSR_IA32_PERFEVTSEL1 0x187
853	#define MSR_IA32_PERF_STATUS 0x198
854	#define MSR_IA32_PERF_CTL 0x199
855
856	/** MTRR Default Range. */
857	#define MSR_IA32_MTRR_DEF_TYPE 0x2FF
858
859	#define MSR_IA32_MC0_CTL 0x400
860	#define MSR_IA32_MC0_STATUS 0x401
861
862	/** Basic VMX information. */
863	#define MSR_IA32_VMX_BASIC_INFO 0x480
864	/** Allowed settings for pin-based VM execution controls */
865	#define MSR_IA32_VMX_PINBASED_CTLS 0x481
866	/** Allowed settings for proc-based VM execution controls */
867	#define MSR_IA32_VMX_PROCBASED_CTLS 0x482
868	/** Allowed settings for the VMX exit controls. */
869	#define MSR_IA32_VMX_EXIT_CTLS 0x483
870	/** Allowed settings for the VMX entry controls. */
871	#define MSR_IA32_VMX_ENTRY_CTLS 0x484
872	/** Misc VMX info. */
873	#define MSR_IA32_VMX_MISC 0x485
874	/** Fixed cleared bits in CR0. */
875	#define MSR_IA32_VMX_CR0_FIXED0 0x486
876	/** Fixed set bits in CR0. */
877	#define MSR_IA32_VMX_CR0_FIXED1 0x487
878	/** Fixed cleared bits in CR4. */
879	#define MSR_IA32_VMX_CR4_FIXED0 0x488
880	/** Fixed set bits in CR4. */
881	#define MSR_IA32_VMX_CR4_FIXED1 0x489
882	/** Information for enumerating fields in the VMCS. */
883	#define MSR_IA32_VMX_VMCS_ENUM 0x48A
884	/** Allowed settings for secondary proc-based VM execution controls */
885	#define MSR_IA32_VMX_PROCBASED_CTLS2 0x48B
886	/** EPT capabilities. */
887	#define MSR_IA32_VMX_EPT_CAPS 0x48C
888	/** DS Save Area (R/W). */
889	#define MSR_IA32_DS_AREA 0x600
890	/** X2APIC MSR ranges. */
891	#define MSR_IA32_APIC_START 0x800
892	#define MSR_IA32_APIC_END 0x900
893
894	/** K6 EFER - Extended Feature Enable Register. */
895	#define MSR_K6_EFER 0xc0000080
896	/** @todo document EFER */
897	/** Bit 0 - SCE - System call extensions (SYSCALL / SYSRET). (R/W) */
898	#define MSR_K6_EFER_SCE RT_BIT(0)
899	/** Bit 8 - LME - Long mode enabled. (R/W) */
900	#define MSR_K6_EFER_LME RT_BIT(8)
901	/** Bit 10 - LMA - Long mode active. (R) */
902	#define MSR_K6_EFER_LMA RT_BIT(10)
903	/** Bit 11 - NXE - No-Execute Page Protection Enabled. (R/W) */
904	#define MSR_K6_EFER_NXE RT_BIT(11)
905	/** Bit 12 - SVME - Secure VM Extension Enabled. (R/W) */
906	#define MSR_K6_EFER_SVME RT_BIT(12)
907	/** Bit 13 - LMSLE - Long Mode Segment Limit Enable. (R/W?) */
908	#define MSR_K6_EFER_LMSLE RT_BIT(13)
909	/** Bit 14 - FFXSR - Fast FXSAVE / FXRSTOR (skip XMM). (R/W) /
910	#define MSR_K6_EFER_FFXSR RT_BIT(14)
911	/** K6 STAR - SYSCALL/RET targets. */
912	#define MSR_K6_STAR 0xc0000081
913	/** Shift value for getting the SYSRET CS and SS value. */
914	#define MSR_K6_STAR_SYSRET_CS_SS_SHIFT 48
915	/** Shift value for getting the SYSCALL CS and SS value. */
916	#define MSR_K6_STAR_SYSCALL_CS_SS_SHIFT 32
917	/** Selector mask for use after shifting. */
918	#define MSR_K6_STAR_SEL_MASK 0xffff
919	/** The mask which give the SYSCALL EIP. */
920	#define MSR_K6_STAR_SYSCALL_EIP_MASK 0xffffffff
921	/** K6 WHCR - Write Handling Control Register. */
922	#define MSR_K6_WHCR 0xc0000082
923	/** K6 UWCCR - UC/WC Cacheability Control Register. */
924	#define MSR_K6_UWCCR 0xc0000085
925	/** K6 PSOR - Processor State Observability Register. */
926	#define MSR_K6_PSOR 0xc0000087
927	/** K6 PFIR - Page Flush/Invalidate Register. */
928	#define MSR_K6_PFIR 0xc0000088
929
930	/** Performance counter MSRs. (AMD only) */
931	#define MSR_K7_EVNTSEL0 0xc0010000
932	#define MSR_K7_EVNTSEL1 0xc0010001
933	#define MSR_K7_EVNTSEL2 0xc0010002
934	#define MSR_K7_EVNTSEL3 0xc0010003
935	#define MSR_K7_PERFCTR0 0xc0010004
936	#define MSR_K7_PERFCTR1 0xc0010005
937	#define MSR_K7_PERFCTR2 0xc0010006
938	#define MSR_K7_PERFCTR3 0xc0010007
939
940	#define MSR_K8_HWCR 0xc0010015
941
942	/** K8 LSTAR - Long mode SYSCALL target (RIP). */
943	#define MSR_K8_LSTAR 0xc0000082
944	/** K8 CSTAR - Compatibility mode SYSCALL target (RIP). */
945	#define MSR_K8_CSTAR 0xc0000083
946	/** K8 SF_MASK - SYSCALL flag mask. (aka SFMASK) */
947	#define MSR_K8_SF_MASK 0xc0000084
948	/** K8 FS.base - The 64-bit base FS register. */
949	#define MSR_K8_FS_BASE 0xc0000100
950	/** K8 GS.base - The 64-bit base GS register. */
951	#define MSR_K8_GS_BASE 0xc0000101
952	/** K8 KernelGSbase - Used with SWAPGS. */
953	#define MSR_K8_KERNEL_GS_BASE 0xc0000102
954	#define MSR_K8_TSC_AUX 0xc0000103
955	#define MSR_K8_SYSCFG 0xc0010010
956	#define MSR_K8_HWCR 0xc0010015
957	#define MSR_K8_IORRBASE0 0xc0010016
958	#define MSR_K8_IORRMASK0 0xc0010017
959	#define MSR_K8_IORRBASE1 0xc0010018
960	#define MSR_K8_IORRMASK1 0xc0010019
961	#define MSR_K8_TOP_MEM1 0xc001001a
962	#define MSR_K8_TOP_MEM2 0xc001001d
963	#define MSR_K8_VM_CR 0xc0010114
964	#define MSR_K8_VM_CR_SVM_DISABLE RT_BIT(4)
965
966	#define MSR_K8_IGNNE 0xc0010115
967	#define MSR_K8_SMM_CTL 0xc0010116
968	/** SVM - VM_HSAVE_PA - Physical address for saving and restoring
969	* host state during world switch.
970	*/
971	#define MSR_K8_VM_HSAVE_PA 0xc0010117
972
973	/** @} */
974
975
976	/** @name Page Table / Directory / Directory Pointers / L4.
977	* @{
978	*/
979
980	/** Page table/directory entry as an unsigned integer. */
981	typedef uint32_t X86PGUINT;
982	/** Pointer to a page table/directory table entry as an unsigned integer. */
983	typedef X86PGUINT *PX86PGUINT;
984	/** Pointer to an const page table/directory table entry as an unsigned integer. */
985	typedef X86PGUINT const *PCX86PGUINT;
986
987	/** Number of entries in a 32-bit PT/PD. */
988	#define X86_PG_ENTRIES 1024
989
990
991	/** PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
992	typedef uint64_t X86PGPAEUINT;
993	/** Pointer to a PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
994	typedef X86PGPAEUINT *PX86PGPAEUINT;
995	/** Pointer to an const PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
996	typedef X86PGPAEUINT const *PCX86PGPAEUINT;
997
998	/** Number of entries in a PAE PT/PD. */
999	#define X86_PG_PAE_ENTRIES 512
1000	/** Number of entries in a PAE PDPT. */
1001	#define X86_PG_PAE_PDPE_ENTRIES 4
1002
1003	/** Number of entries in an AMD64 PT/PD/PDPT/L4/L5. */
1004	#define X86_PG_AMD64_ENTRIES X86_PG_PAE_ENTRIES
1005	/** Number of entries in an AMD64 PDPT.
1006	* Just for complementing X86_PG_PAE_PDPE_ENTRIES, using X86_PG_AMD64_ENTRIES for this is fine too. */
1007	#define X86_PG_AMD64_PDPE_ENTRIES X86_PG_AMD64_ENTRIES
1008
1009	/** The size of a 4KB page. */
1010	#define X86_PAGE_4K_SIZE _4K
1011	/** The page shift of a 4KB page. */
1012	#define X86_PAGE_4K_SHIFT 12
1013	/** The 4KB page offset mask. */
1014	#define X86_PAGE_4K_OFFSET_MASK 0xfff
1015	/** The 4KB page base mask for virtual addresses. */
1016	#define X86_PAGE_4K_BASE_MASK 0xfffffffffffff000ULL
1017	/** The 4KB page base mask for virtual addresses - 32bit version. */
1018	#define X86_PAGE_4K_BASE_MASK_32 0xfffff000U
1019
1020	/** The size of a 2MB page. */
1021	#define X86_PAGE_2M_SIZE _2M
1022	/** The page shift of a 2MB page. */
1023	#define X86_PAGE_2M_SHIFT 21
1024	/** The 2MB page offset mask. */
1025	#define X86_PAGE_2M_OFFSET_MASK 0x001fffff
1026	/** The 2MB page base mask for virtual addresses. */
1027	#define X86_PAGE_2M_BASE_MASK 0xffffffffffe00000ULL
1028	/** The 2MB page base mask for virtual addresses - 32bit version. */
1029	#define X86_PAGE_2M_BASE_MASK_32 0xffe00000U
1030
1031	/** The size of a 4MB page. */
1032	#define X86_PAGE_4M_SIZE _4M
1033	/** The page shift of a 4MB page. */
1034	#define X86_PAGE_4M_SHIFT 22
1035	/** The 4MB page offset mask. */
1036	#define X86_PAGE_4M_OFFSET_MASK 0x003fffff
1037	/** The 4MB page base mask for virtual addresses. */
1038	#define X86_PAGE_4M_BASE_MASK 0xffffffffffc00000ULL
1039	/** The 4MB page base mask for virtual addresses - 32bit version. */
1040	#define X86_PAGE_4M_BASE_MASK_32 0xffc00000U
1041
1042
1043
1044	/** @name Page Table Entry
1045	* @{
1046	*/
1047	/** Bit 0 - P - Present bit. */
1048	#define X86_PTE_BIT_P 0
1049	/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1050	#define X86_PTE_BIT_RW 1
1051	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1052	#define X86_PTE_BIT_US 2
1053	/** Bit 3 - PWT - Page level write thru bit. */
1054	#define X86_PTE_BIT_PWT 3
1055	/** Bit 4 - PCD - Page level cache disable bit. */
1056	#define X86_PTE_BIT_PCD 4
1057	/** Bit 5 - A - Access bit. */
1058	#define X86_PTE_BIT_A 5
1059	/** Bit 6 - D - Dirty bit. */
1060	#define X86_PTE_BIT_D 6
1061	/** Bit 7 - PAT - Page Attribute Table index bit. Reserved and 0 if not supported. */
1062	#define X86_PTE_BIT_PAT 7
1063	/** Bit 8 - G - Global flag. */
1064	#define X86_PTE_BIT_G 8
1065
1066	/** Bit 0 - P - Present bit mask. */
1067	#define X86_PTE_P RT_BIT(0)
1068	/** Bit 1 - R/W - Read (clear) / Write (set) bit mask. */
1069	#define X86_PTE_RW RT_BIT(1)
1070	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit mask. */
1071	#define X86_PTE_US RT_BIT(2)
1072	/** Bit 3 - PWT - Page level write thru bit mask. */
1073	#define X86_PTE_PWT RT_BIT(3)
1074	/** Bit 4 - PCD - Page level cache disable bit mask. */
1075	#define X86_PTE_PCD RT_BIT(4)
1076	/** Bit 5 - A - Access bit mask. */
1077	#define X86_PTE_A RT_BIT(5)
1078	/** Bit 6 - D - Dirty bit mask. */
1079	#define X86_PTE_D RT_BIT(6)
1080	/** Bit 7 - PAT - Page Attribute Table index bit mask. Reserved and 0 if not supported. */
1081	#define X86_PTE_PAT RT_BIT(7)
1082	/** Bit 8 - G - Global bit mask. */
1083	#define X86_PTE_G RT_BIT(8)
1084
1085	/** Bits 9-11 - - Available for use to system software. */
1086	#define X86_PTE_AVL_MASK (RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
1087	/** Bits 12-31 - - Physical Page number of the next level. */
1088	#define X86_PTE_PG_MASK ( 0xfffff000 )
1089
1090	/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1091	#if 1 /* we're using this internally and have to mask of the top 16-bit. */
1092	#define X86_PTE_PAE_PG_MASK ( 0x0000fffffffff000ULL )
1093	/** @todo Get rid of the above hack; makes code unreadable. */
1094	#define X86_PTE_PAE_PG_MASK_FULL ( 0x000ffffffffff000ULL )
1095	#else
1096	#define X86_PTE_PAE_PG_MASK ( 0x000ffffffffff000ULL )
1097	#endif
1098	/** Bits 63 - NX - PAE - No execution flag. */
1099	#define X86_PTE_PAE_NX RT_BIT_64(63)
1100
1101	/**
1102	* Page table entry.
1103	*/
1104	typedef struct X86PTEBITS
1105	{
1106	/** Flags whether(=1) or not the page is present. */
1107	unsigned u1Present : 1;
1108	/** Read(=0) / Write(=1) flag. */
1109	unsigned u1Write : 1;
1110	/** User(=1) / Supervisor (=0) flag. */
1111	unsigned u1User : 1;
1112	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1113	unsigned u1WriteThru : 1;
1114	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1115	unsigned u1CacheDisable : 1;
1116	/** Accessed flag.
1117	* Indicates that the page have been read or written to. */
1118	unsigned u1Accessed : 1;
1119	/** Dirty flag.
1120	* Indicates that the page have been written to. */
1121	unsigned u1Dirty : 1;
1122	/** Reserved / If PAT enabled, bit 2 of the index. */
1123	unsigned u1PAT : 1;
1124	/** Global flag. (Ignored in all but final level.) */
1125	unsigned u1Global : 1;
1126	/** Available for use to system software. */
1127	unsigned u3Available : 3;
1128	/** Physical Page number of the next level. */
1129	unsigned u20PageNo : 20;
1130	} X86PTEBITS;
1131	/** Pointer to a page table entry. */
1132	typedef X86PTEBITS *PX86PTEBITS;
1133	/** Pointer to a const page table entry. */
1134	typedef const X86PTEBITS *PCX86PTEBITS;
1135
1136	/**
1137	* Page table entry.
1138	*/
1139	typedef union X86PTE
1140	{
1141	/** Unsigned integer view */
1142	X86PGUINT u;
1143	/** Bit field view. */
1144	X86PTEBITS n;
1145	/** 32-bit view. */
1146	uint32_t au32[1];
1147	/** 16-bit view. */
1148	uint16_t au16[2];
1149	/** 8-bit view. */
1150	uint8_t au8[4];
1151	} X86PTE;
1152	/** Pointer to a page table entry. */
1153	typedef X86PTE *PX86PTE;
1154	/** Pointer to a const page table entry. */
1155	typedef const X86PTE *PCX86PTE;
1156
1157
1158	/**
1159	* PAE page table entry.
1160	*/
1161	typedef struct X86PTEPAEBITS
1162	{
1163	/** Flags whether(=1) or not the page is present. */
1164	uint32_t u1Present : 1;
1165	/** Read(=0) / Write(=1) flag. */
1166	uint32_t u1Write : 1;
1167	/** User(=1) / Supervisor(=0) flag. */
1168	uint32_t u1User : 1;
1169	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1170	uint32_t u1WriteThru : 1;
1171	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1172	uint32_t u1CacheDisable : 1;
1173	/** Accessed flag.
1174	* Indicates that the page have been read or written to. */
1175	uint32_t u1Accessed : 1;
1176	/** Dirty flag.
1177	* Indicates that the page have been written to. */
1178	uint32_t u1Dirty : 1;
1179	/** Reserved / If PAT enabled, bit 2 of the index. */
1180	uint32_t u1PAT : 1;
1181	/** Global flag. (Ignored in all but final level.) */
1182	uint32_t u1Global : 1;
1183	/** Available for use to system software. */
1184	uint32_t u3Available : 3;
1185	/** Physical Page number of the next level - Low Part. Don't use this. */
1186	uint32_t u20PageNoLow : 20;
1187	/** Physical Page number of the next level - High Part. Don't use this. */
1188	uint32_t u20PageNoHigh : 20;
1189	/** MBZ bits */
1190	uint32_t u11Reserved : 11;
1191	/** No Execute flag. */
1192	uint32_t u1NoExecute : 1;
1193	} X86PTEPAEBITS;
1194	/** Pointer to a page table entry. */
1195	typedef X86PTEPAEBITS *PX86PTEPAEBITS;
1196	/** Pointer to a page table entry. */
1197	typedef const X86PTEPAEBITS *PCX86PTEPAEBITS;
1198
1199	/**
1200	* PAE Page table entry.
1201	*/
1202	typedef union X86PTEPAE
1203	{
1204	/** Unsigned integer view */
1205	X86PGPAEUINT u;
1206	/** Bit field view. */
1207	X86PTEPAEBITS n;
1208	/** 32-bit view. */
1209	uint32_t au32[2];
1210	/** 16-bit view. */
1211	uint16_t au16[4];
1212	/** 8-bit view. */
1213	uint8_t au8[8];
1214	} X86PTEPAE;
1215	/** Pointer to a PAE page table entry. */
1216	typedef X86PTEPAE *PX86PTEPAE;
1217	/** Pointer to a const PAE page table entry. */
1218	typedef const X86PTEPAE *PCX86PTEPAE;
1219	/** @} */
1220
1221	/**
1222	* Page table.
1223	*/
1224	typedef struct X86PT
1225	{
1226	/** PTE Array. */
1227	X86PTE a[X86_PG_ENTRIES];
1228	} X86PT;
1229	/** Pointer to a page table. */
1230	typedef X86PT *PX86PT;
1231	/** Pointer to a const page table. */
1232	typedef const X86PT *PCX86PT;
1233
1234	/** The page shift to get the PT index. */
1235	#define X86_PT_SHIFT 12
1236	/** The PT index mask (apply to a shifted page address). */
1237	#define X86_PT_MASK 0x3ff
1238
1239
1240	/**
1241	* Page directory.
1242	*/
1243	typedef struct X86PTPAE
1244	{
1245	/** PTE Array. */
1246	X86PTEPAE a[X86_PG_PAE_ENTRIES];
1247	} X86PTPAE;
1248	/** Pointer to a page table. */
1249	typedef X86PTPAE *PX86PTPAE;
1250	/** Pointer to a const page table. */
1251	typedef const X86PTPAE *PCX86PTPAE;
1252
1253	/** The page shift to get the PA PTE index. */
1254	#define X86_PT_PAE_SHIFT 12
1255	/** The PAE PT index mask (apply to a shifted page address). */
1256	#define X86_PT_PAE_MASK 0x1ff
1257
1258
1259	/** @name 4KB Page Directory Entry
1260	* @{
1261	*/
1262	/** Bit 0 - P - Present bit. */
1263	#define X86_PDE_P RT_BIT(0)
1264	/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1265	#define X86_PDE_RW RT_BIT(1)
1266	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1267	#define X86_PDE_US RT_BIT(2)
1268	/** Bit 3 - PWT - Page level write thru bit. */
1269	#define X86_PDE_PWT RT_BIT(3)
1270	/** Bit 4 - PCD - Page level cache disable bit. */
1271	#define X86_PDE_PCD RT_BIT(4)
1272	/** Bit 5 - A - Access bit. */
1273	#define X86_PDE_A RT_BIT(5)
1274	/** Bit 7 - PS - Page size attribute.
1275	* Clear mean 4KB pages, set means large pages (2/4MB). */
1276	#define X86_PDE_PS RT_BIT(7)
1277	/** Bits 9-11 - - Available for use to system software. */
1278	#define X86_PDE_AVL_MASK (RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
1279	/** Bits 12-31 - - Physical Page number of the next level. */
1280	#define X86_PDE_PG_MASK ( 0xfffff000 )
1281
1282	/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1283	#if 1 /* we're using this internally and have to mask of the top 16-bit. */
1284	/* Note: This is kind of dangerous if the guest uses these bits (legally or illegally);
1285	* we partly or that part into shadow page table entries. Will be corrected
1286	* soon.
1287	*/
1288	#define X86_PDE_PAE_PG_MASK ( 0x0000fffffffff000ULL )
1289	#define X86_PDE_PAE_PG_MASK_FULL ( 0x000ffffffffff000ULL )
1290	#else
1291	#define X86_PDE_PAE_PG_MASK ( 0x000ffffffffff000ULL )
1292	#endif
1293	/** Bits 63 - NX - PAE - No execution flag. */
1294	#define X86_PDE_PAE_NX RT_BIT_64(63)
1295
1296	/**
1297	* Page directory entry.
1298	*/
1299	typedef struct X86PDEBITS
1300	{
1301	/** Flags whether(=1) or not the page is present. */
1302	unsigned u1Present : 1;
1303	/** Read(=0) / Write(=1) flag. */
1304	unsigned u1Write : 1;
1305	/** User(=1) / Supervisor (=0) flag. */
1306	unsigned u1User : 1;
1307	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1308	unsigned u1WriteThru : 1;
1309	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1310	unsigned u1CacheDisable : 1;
1311	/** Accessed flag.
1312	* Indicates that the page have been read or written to. */
1313	unsigned u1Accessed : 1;
1314	/** Reserved / Ignored (dirty bit). */
1315	unsigned u1Reserved0 : 1;
1316	/** Size bit if PSE is enabled - in any event it's 0. */
1317	unsigned u1Size : 1;
1318	/** Reserved / Ignored (global bit). */
1319	unsigned u1Reserved1 : 1;
1320	/** Available for use to system software. */
1321	unsigned u3Available : 3;
1322	/** Physical Page number of the next level. */
1323	unsigned u20PageNo : 20;
1324	} X86PDEBITS;
1325	/** Pointer to a page directory entry. */
1326	typedef X86PDEBITS *PX86PDEBITS;
1327	/** Pointer to a const page directory entry. */
1328	typedef const X86PDEBITS *PCX86PDEBITS;
1329
1330
1331	/**
1332	* PAE page directory entry.
1333	*/
1334	typedef struct X86PDEPAEBITS
1335	{
1336	/** Flags whether(=1) or not the page is present. */
1337	uint32_t u1Present : 1;
1338	/** Read(=0) / Write(=1) flag. */
1339	uint32_t u1Write : 1;
1340	/** User(=1) / Supervisor (=0) flag. */
1341	uint32_t u1User : 1;
1342	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1343	uint32_t u1WriteThru : 1;
1344	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1345	uint32_t u1CacheDisable : 1;
1346	/** Accessed flag.
1347	* Indicates that the page have been read or written to. */
1348	uint32_t u1Accessed : 1;
1349	/** Reserved / Ignored (dirty bit). */
1350	uint32_t u1Reserved0 : 1;
1351	/** Size bit if PSE is enabled - in any event it's 0. */
1352	uint32_t u1Size : 1;
1353	/** Reserved / Ignored (global bit). / */
1354	uint32_t u1Reserved1 : 1;
1355	/** Available for use to system software. */
1356	uint32_t u3Available : 3;
1357	/** Physical Page number of the next level - Low Part. Don't use! */
1358	uint32_t u20PageNoLow : 20;
1359	/** Physical Page number of the next level - High Part. Don't use! */
1360	uint32_t u20PageNoHigh : 20;
1361	/** MBZ bits */
1362	uint32_t u11Reserved : 11;
1363	/** No Execute flag. */
1364	uint32_t u1NoExecute : 1;
1365	} X86PDEPAEBITS;
1366	/** Pointer to a page directory entry. */
1367	typedef X86PDEPAEBITS *PX86PDEPAEBITS;
1368	/** Pointer to a const page directory entry. */
1369	typedef const X86PDEPAEBITS *PCX86PDEPAEBITS;
1370
1371	/** @} */
1372
1373
1374	/** @name 2/4MB Page Directory Entry
1375	* @{
1376	*/
1377	/** Bit 0 - P - Present bit. */
1378	#define X86_PDE4M_P RT_BIT(0)
1379	/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1380	#define X86_PDE4M_RW RT_BIT(1)
1381	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1382	#define X86_PDE4M_US RT_BIT(2)
1383	/** Bit 3 - PWT - Page level write thru bit. */
1384	#define X86_PDE4M_PWT RT_BIT(3)
1385	/** Bit 4 - PCD - Page level cache disable bit. */
1386	#define X86_PDE4M_PCD RT_BIT(4)
1387	/** Bit 5 - A - Access bit. */
1388	#define X86_PDE4M_A RT_BIT(5)
1389	/** Bit 6 - D - Dirty bit. */
1390	#define X86_PDE4M_D RT_BIT(6)
1391	/** Bit 7 - PS - Page size attribute. Clear mean 4KB pages, set means large pages (2/4MB). */
1392	#define X86_PDE4M_PS RT_BIT(7)
1393	/** Bit 8 - G - Global flag. */
1394	#define X86_PDE4M_G RT_BIT(8)
1395	/** Bits 9-11 - AVL - Available for use to system software. */
1396	#define X86_PDE4M_AVL (RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
1397	/** Bit 12 - PAT - Page Attribute Table index bit. Reserved and 0 if not supported. */
1398	#define X86_PDE4M_PAT RT_BIT(12)
1399	/** Shift to get from X86_PTE_PAT to X86_PDE4M_PAT. */
1400	#define X86_PDE4M_PAT_SHIFT (12 - 7)
1401	/** Bits 22-31 - - Physical Page number. */
1402	#define X86_PDE4M_PG_MASK ( 0xffc00000 )
1403	/** Bits 13-20 - - Physical Page number high part (32-39 bits). AMD64 hack. */
1404	#define X86_PDE4M_PG_HIGH_MASK ( 0x001fe000 )
1405	/** The number of bits to the high part of the page number. */
1406	#define X86_PDE4M_PG_HIGH_SHIFT 19
1407
1408	/** Bits 21-51 - - PAE & AMD64 - Physical Page number.
1409	* (Bits 40-51 (long mode) & bits 36-51 (pae legacy) are reserved according to the Intel docs; AMD allows for more.) */
1410	#define X86_PDE2M_PAE_PG_MASK ( 0x000fffffffe00000ULL )
1411	/** Bits 63 - NX - PAE & AMD64 - No execution flag. */
1412	#define X86_PDE2M_PAE_NX X86_PDE2M_PAE_NX
1413
1414	/**
1415	* 4MB page directory entry.
1416	*/
1417	typedef struct X86PDE4MBITS
1418	{
1419	/** Flags whether(=1) or not the page is present. */
1420	unsigned u1Present : 1;
1421	/** Read(=0) / Write(=1) flag. */
1422	unsigned u1Write : 1;
1423	/** User(=1) / Supervisor (=0) flag. */
1424	unsigned u1User : 1;
1425	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1426	unsigned u1WriteThru : 1;
1427	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1428	unsigned u1CacheDisable : 1;
1429	/** Accessed flag.
1430	* Indicates that the page have been read or written to. */
1431	unsigned u1Accessed : 1;
1432	/** Dirty flag.
1433	* Indicates that the page have been written to. */
1434	unsigned u1Dirty : 1;
1435	/** Page size flag - always 1 for 4MB entries. */
1436	unsigned u1Size : 1;
1437	/** Global flag. */
1438	unsigned u1Global : 1;
1439	/** Available for use to system software. */
1440	unsigned u3Available : 3;
1441	/** Reserved / If PAT enabled, bit 2 of the index. */
1442	unsigned u1PAT : 1;
1443	/** Bits 32-39 of the page number on AMD64.
1444	* This AMD64 hack allows accessing 40bits of physical memory without PAE. */
1445	unsigned u8PageNoHigh : 8;
1446	/** Reserved. */
1447	unsigned u1Reserved : 1;
1448	/** Physical Page number of the page. */
1449	unsigned u10PageNo : 10;
1450	} X86PDE4MBITS;
1451	/** Pointer to a page table entry. */
1452	typedef X86PDE4MBITS *PX86PDE4MBITS;
1453	/** Pointer to a const page table entry. */
1454	typedef const X86PDE4MBITS *PCX86PDE4MBITS;
1455
1456
1457	/**
1458	* 2MB PAE page directory entry.
1459	*/
1460	typedef struct X86PDE2MPAEBITS
1461	{
1462	/** Flags whether(=1) or not the page is present. */
1463	uint32_t u1Present : 1;
1464	/** Read(=0) / Write(=1) flag. */
1465	uint32_t u1Write : 1;
1466	/** User(=1) / Supervisor(=0) flag. */
1467	uint32_t u1User : 1;
1468	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1469	uint32_t u1WriteThru : 1;
1470	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1471	uint32_t u1CacheDisable : 1;
1472	/** Accessed flag.
1473	* Indicates that the page have been read or written to. */
1474	uint32_t u1Accessed : 1;
1475	/** Dirty flag.
1476	* Indicates that the page have been written to. */
1477	uint32_t u1Dirty : 1;
1478	/** Page size flag - always 1 for 2MB entries. */
1479	uint32_t u1Size : 1;
1480	/** Global flag. */
1481	uint32_t u1Global : 1;
1482	/** Available for use to system software. */
1483	uint32_t u3Available : 3;
1484	/** Reserved / If PAT enabled, bit 2 of the index. */
1485	uint32_t u1PAT : 1;
1486	/** Reserved. */
1487	uint32_t u9Reserved : 9;
1488	/** Physical Page number of the next level - Low part. Don't use! */
1489	uint32_t u10PageNoLow : 10;
1490	/** Physical Page number of the next level - High part. Don't use! */
1491	uint32_t u20PageNoHigh : 20;
1492	/** MBZ bits */
1493	uint32_t u11Reserved : 11;
1494	/** No Execute flag. */
1495	uint32_t u1NoExecute : 1;
1496	} X86PDE2MPAEBITS;
1497	/** Pointer to a 2MB PAE page table entry. */
1498	typedef X86PDE2MPAEBITS *PX86PDE2MPAEBITS;
1499	/** Pointer to a 2MB PAE page table entry. */
1500	typedef const X86PDE2MPAEBITS *PCX86PDE2MPAEBITS;
1501
1502	/** @} */
1503
1504	/**
1505	* Page directory entry.
1506	*/
1507	typedef union X86PDE
1508	{
1509	/** Unsigned integer view. */
1510	X86PGUINT u;
1511	/** Normal view. */
1512	X86PDEBITS n;
1513	/** 4MB view (big). */
1514	X86PDE4MBITS b;
1515	/** 8 bit unsigned integer view. */
1516	uint8_t au8[4];
1517	/** 16 bit unsigned integer view. */
1518	uint16_t au16[2];
1519	/** 32 bit unsigned integer view. */
1520	uint32_t au32[1];
1521	} X86PDE;
1522	/** Pointer to a page directory entry. */
1523	typedef X86PDE *PX86PDE;
1524	/** Pointer to a const page directory entry. */
1525	typedef const X86PDE *PCX86PDE;
1526
1527	/**
1528	* PAE page directory entry.
1529	*/
1530	typedef union X86PDEPAE
1531	{
1532	/** Unsigned integer view. */
1533	X86PGPAEUINT u;
1534	/** Normal view. */
1535	X86PDEPAEBITS n;
1536	/** 2MB page view (big). */
1537	X86PDE2MPAEBITS b;
1538	/** 8 bit unsigned integer view. */
1539	uint8_t au8[8];
1540	/** 16 bit unsigned integer view. */
1541	uint16_t au16[4];
1542	/** 32 bit unsigned integer view. */
1543	uint32_t au32[2];
1544	} X86PDEPAE;
1545	/** Pointer to a page directory entry. */
1546	typedef X86PDEPAE *PX86PDEPAE;
1547	/** Pointer to a const page directory entry. */
1548	typedef const X86PDEPAE *PCX86PDEPAE;
1549
1550	/**
1551	* Page directory.
1552	*/
1553	typedef struct X86PD
1554	{
1555	/** PDE Array. */
1556	X86PDE a[X86_PG_ENTRIES];
1557	} X86PD;
1558	/** Pointer to a page directory. */
1559	typedef X86PD *PX86PD;
1560	/** Pointer to a const page directory. */
1561	typedef const X86PD *PCX86PD;
1562
1563	/** The page shift to get the PD index. */
1564	#define X86_PD_SHIFT 22
1565	/** The PD index mask (apply to a shifted page address). */
1566	#define X86_PD_MASK 0x3ff
1567
1568
1569	/**
1570	* PAE page directory.
1571	*/
1572	typedef struct X86PDPAE
1573	{
1574	/** PDE Array. */
1575	X86PDEPAE a[X86_PG_PAE_ENTRIES];
1576	} X86PDPAE;
1577	/** Pointer to a PAE page directory. */
1578	typedef X86PDPAE *PX86PDPAE;
1579	/** Pointer to a const PAE page directory. */
1580	typedef const X86PDPAE *PCX86PDPAE;
1581
1582	/** The page shift to get the PAE PD index. */
1583	#define X86_PD_PAE_SHIFT 21
1584	/** The PAE PD index mask (apply to a shifted page address). */
1585	#define X86_PD_PAE_MASK 0x1ff
1586
1587
1588	/** @name Page Directory Pointer Table Entry (PAE)
1589	* @{
1590	*/
1591	/** Bit 0 - P - Present bit. */
1592	#define X86_PDPE_P RT_BIT(0)
1593	/** Bit 1 - R/W - Read (clear) / Write (set) bit. Long Mode only. */
1594	#define X86_PDPE_RW RT_BIT(1)
1595	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. Long Mode only. */
1596	#define X86_PDPE_US RT_BIT(2)
1597	/** Bit 3 - PWT - Page level write thru bit. */
1598	#define X86_PDPE_PWT RT_BIT(3)
1599	/** Bit 4 - PCD - Page level cache disable bit. */
1600	#define X86_PDPE_PCD RT_BIT(4)
1601	/** Bit 5 - A - Access bit. Long Mode only. */
1602	#define X86_PDPE_A RT_BIT(5)
1603	/** Bits 9-11 - - Available for use to system software. */
1604	#define X86_PDPE_AVL_MASK (RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
1605	/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1606	#if 1 /* we're using this internally and have to mask of the top 16-bit. */
1607	#define X86_PDPE_PG_MASK ( 0x0000fffffffff000ULL )
1608	/** @todo Get rid of the above hack; makes code unreadable. */
1609	#define X86_PDPE_PG_MASK_FULL ( 0x000ffffffffff000ULL )
1610	#else
1611	#define X86_PDPE_PG_MASK ( 0x000ffffffffff000ULL )
1612	#endif
1613	/** Bits 63 - NX - PAE - No execution flag. Long Mode only. */
1614	#define X86_PDPE_NX RT_BIT_64(63)
1615
1616	/**
1617	* Page directory pointer table entry.
1618	*/
1619	typedef struct X86PDPEBITS
1620	{
1621	/** Flags whether(=1) or not the page is present. */
1622	uint32_t u1Present : 1;
1623	/** Chunk of reserved bits. */
1624	uint32_t u2Reserved : 2;
1625	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1626	uint32_t u1WriteThru : 1;
1627	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1628	uint32_t u1CacheDisable : 1;
1629	/** Chunk of reserved bits. */
1630	uint32_t u4Reserved : 4;
1631	/** Available for use to system software. */
1632	uint32_t u3Available : 3;
1633	/** Physical Page number of the next level - Low Part. Don't use! */
1634	uint32_t u20PageNoLow : 20;
1635	/** Physical Page number of the next level - High Part. Don't use! */
1636	uint32_t u20PageNoHigh : 20;
1637	/** MBZ bits */
1638	uint32_t u12Reserved : 12;
1639	} X86PDPEBITS;
1640	/** Pointer to a page directory pointer table entry. */
1641	typedef X86PDPEBITS *PX86PTPEBITS;
1642	/** Pointer to a const page directory pointer table entry. */
1643	typedef const X86PDPEBITS *PCX86PTPEBITS;
1644
1645	/**
1646	* Page directory pointer table entry. AMD64 version
1647	*/
1648	typedef struct X86PDPEAMD64BITS
1649	{
1650	/** Flags whether(=1) or not the page is present. */
1651	uint32_t u1Present : 1;
1652	/** Read(=0) / Write(=1) flag. */
1653	uint32_t u1Write : 1;
1654	/** User(=1) / Supervisor (=0) flag. */
1655	uint32_t u1User : 1;
1656	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1657	uint32_t u1WriteThru : 1;
1658	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1659	uint32_t u1CacheDisable : 1;
1660	/** Accessed flag.
1661	* Indicates that the page have been read or written to. */
1662	uint32_t u1Accessed : 1;
1663	/** Chunk of reserved bits. */
1664	uint32_t u3Reserved : 3;
1665	/** Available for use to system software. */
1666	uint32_t u3Available : 3;
1667	/** Physical Page number of the next level - Low Part. Don't use! */
1668	uint32_t u20PageNoLow : 20;
1669	/** Physical Page number of the next level - High Part. Don't use! */
1670	uint32_t u20PageNoHigh : 20;
1671	/** MBZ bits */
1672	uint32_t u11Reserved : 11;
1673	/** No Execute flag. */
1674	uint32_t u1NoExecute : 1;
1675	} X86PDPEAMD64BITS;
1676	/** Pointer to a page directory pointer table entry. */
1677	typedef X86PDPEAMD64BITS *PX86PDPEAMD64BITS;
1678	/** Pointer to a const page directory pointer table entry. */
1679	typedef const X86PDPEBITS *PCX86PDPEAMD64BITS;
1680
1681	/**
1682	* Page directory pointer table entry.
1683	*/
1684	typedef union X86PDPE
1685	{
1686	/** Unsigned integer view. */
1687	X86PGPAEUINT u;
1688	/** Normal view. */
1689	X86PDPEBITS n;
1690	/** AMD64 view. */
1691	X86PDPEAMD64BITS lm;
1692	/** 8 bit unsigned integer view. */
1693	uint8_t au8[8];
1694	/** 16 bit unsigned integer view. */
1695	uint16_t au16[4];
1696	/** 32 bit unsigned integer view. */
1697	uint32_t au32[2];
1698	} X86PDPE;
1699	/** Pointer to a page directory pointer table entry. */
1700	typedef X86PDPE *PX86PDPE;
1701	/** Pointer to a const page directory pointer table entry. */
1702	typedef const X86PDPE *PCX86PDPE;
1703
1704
1705	/**
1706	* Page directory pointer table.
1707	*/
1708	typedef struct X86PDPT
1709	{
1710	/** PDE Array. */
1711	X86PDPE a[X86_PG_AMD64_PDPE_ENTRIES];
1712	} X86PDPT;
1713	/** Pointer to a page directory pointer table. */
1714	typedef X86PDPT *PX86PDPT;
1715	/** Pointer to a const page directory pointer table. */
1716	typedef const X86PDPT *PCX86PDPT;
1717
1718	/** The page shift to get the PDPT index. */
1719	#define X86_PDPT_SHIFT 30
1720	/** The PDPT index mask (apply to a shifted page address). (32 bits PAE) */
1721	#define X86_PDPT_MASK_PAE 0x3
1722	/** The PDPT index mask (apply to a shifted page address). (64 bits PAE)*/
1723	#define X86_PDPT_MASK_AMD64 0x1ff
1724
1725	/** @} */
1726
1727
1728	/** @name Page Map Level-4 Entry (Long Mode PAE)
1729	* @{
1730	*/
1731	/** Bit 0 - P - Present bit. */
1732	#define X86_PML4E_P RT_BIT(0)
1733	/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1734	#define X86_PML4E_RW RT_BIT(1)
1735	/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1736	#define X86_PML4E_US RT_BIT(2)
1737	/** Bit 3 - PWT - Page level write thru bit. */
1738	#define X86_PML4E_PWT RT_BIT(3)
1739	/** Bit 4 - PCD - Page level cache disable bit. */
1740	#define X86_PML4E_PCD RT_BIT(4)
1741	/** Bit 5 - A - Access bit. */
1742	#define X86_PML4E_A RT_BIT(5)
1743	/** Bits 9-11 - - Available for use to system software. */
1744	#define X86_PML4E_AVL_MASK (RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
1745	/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1746	#if 1 /* we're using this internally and have to mask of the top 16-bit. */
1747	#define X86_PML4E_PG_MASK ( 0x0000fffffffff000ULL )
1748	#define X86_PML4E_PG_MASK_FULL ( 0x000ffffffffff000ULL )
1749	#else
1750	#define X86_PML4E_PG_MASK ( 0x000ffffffffff000ULL )
1751	#endif
1752	/** Bits 63 - NX - PAE - No execution flag. */
1753	#define X86_PML4E_NX RT_BIT_64(63)
1754
1755	/**
1756	* Page Map Level-4 Entry
1757	*/
1758	typedef struct X86PML4EBITS
1759	{
1760	/** Flags whether(=1) or not the page is present. */
1761	uint32_t u1Present : 1;
1762	/** Read(=0) / Write(=1) flag. */
1763	uint32_t u1Write : 1;
1764	/** User(=1) / Supervisor (=0) flag. */
1765	uint32_t u1User : 1;
1766	/** Write Thru flag. If PAT enabled, bit 0 of the index. */
1767	uint32_t u1WriteThru : 1;
1768	/** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1769	uint32_t u1CacheDisable : 1;
1770	/** Accessed flag.
1771	* Indicates that the page have been read or written to. */
1772	uint32_t u1Accessed : 1;
1773	/** Chunk of reserved bits. */
1774	uint32_t u3Reserved : 3;
1775	/** Available for use to system software. */
1776	uint32_t u3Available : 3;
1777	/** Physical Page number of the next level - Low Part. Don't use! */
1778	uint32_t u20PageNoLow : 20;
1779	/** Physical Page number of the next level - High Part. Don't use! */
1780	uint32_t u20PageNoHigh : 20;
1781	/** MBZ bits */
1782	uint32_t u11Reserved : 11;
1783	/** No Execute flag. */
1784	uint32_t u1NoExecute : 1;
1785	} X86PML4EBITS;
1786	/** Pointer to a page map level-4 entry. */
1787	typedef X86PML4EBITS *PX86PML4EBITS;
1788	/** Pointer to a const page map level-4 entry. */
1789	typedef const X86PML4EBITS *PCX86PML4EBITS;
1790
1791	/**
1792	* Page Map Level-4 Entry.
1793	*/
1794	typedef union X86PML4E
1795	{
1796	/** Unsigned integer view. */
1797	X86PGPAEUINT u;
1798	/** Normal view. */
1799	X86PML4EBITS n;
1800	/** 8 bit unsigned integer view. */
1801	uint8_t au8[8];
1802	/** 16 bit unsigned integer view. */
1803	uint16_t au16[4];
1804	/** 32 bit unsigned integer view. */
1805	uint32_t au32[2];
1806	} X86PML4E;
1807	/** Pointer to a page map level-4 entry. */
1808	typedef X86PML4E *PX86PML4E;
1809	/** Pointer to a const page map level-4 entry. */
1810	typedef const X86PML4E *PCX86PML4E;
1811
1812
1813	/**
1814	* Page Map Level-4.
1815	*/
1816	typedef struct X86PML4
1817	{
1818	/** PDE Array. */
1819	X86PML4E a[X86_PG_PAE_ENTRIES];
1820	} X86PML4;
1821	/** Pointer to a page map level-4. */
1822	typedef X86PML4 *PX86PML4;
1823	/** Pointer to a const page map level-4. */
1824	typedef const X86PML4 *PCX86PML4;
1825
1826	/** The page shift to get the PML4 index. */
1827	#define X86_PML4_SHIFT 39
1828	/** The PML4 index mask (apply to a shifted page address). */
1829	#define X86_PML4_MASK 0x1ff
1830
1831	/** @} */
1832
1833	/** @} */
1834
1835
1836	/**
1837	* 80-bit MMX/FPU register type.
1838	*/
1839	typedef struct X86FPUMMX
1840	{
1841	uint8_t reg[10];
1842	} X86FPUMMX;
1843	/** Pointer to a 80-bit MMX/FPU register type. */
1844	typedef X86FPUMMX *PX86FPUMMX;
1845	/** Pointer to a const 80-bit MMX/FPU register type. */
1846	typedef const X86FPUMMX *PCX86FPUMMX;
1847
1848	/**
1849	* FPU state (aka FSAVE/FRSTOR Memory Region).
1850	*/
1851	#pragma pack(1)
1852	typedef struct X86FPUSTATE
1853	{
1854	/** Control word. */
1855	uint16_t FCW;
1856	/** Alignment word */
1857	uint16_t Dummy1;
1858	/** Status word. */
1859	uint16_t FSW;
1860	/** Alignment word */
1861	uint16_t Dummy2;
1862	/** Tag word */
1863	uint16_t FTW;
1864	/** Alignment word */
1865	uint16_t Dummy3;
1866
1867	/** Instruction pointer. */
1868	uint32_t FPUIP;
1869	/** Code selector. */
1870	uint16_t CS;
1871	/** Opcode. */
1872	uint16_t FOP;
1873	/** FOO. */
1874	uint32_t FPUOO;
1875	/** FOS. */
1876	uint32_t FPUOS;
1877	/** FPU view - todo. */
1878	X86FPUMMX regs[8];
1879	} X86FPUSTATE;
1880	#pragma pack()
1881	/** Pointer to a FPU state. */
1882	typedef X86FPUSTATE *PX86FPUSTATE;
1883	/** Pointer to a const FPU state. */
1884	typedef const X86FPUSTATE *PCX86FPUSTATE;
1885
1886	/**
1887	* FPU Extended state (aka FXSAVE/FXRSTORE Memory Region).
1888	*/
1889	#pragma pack(1)
1890	typedef struct X86FXSTATE
1891	{
1892	/** Control word. */
1893	uint16_t FCW;
1894	/** Status word. */
1895	uint16_t FSW;
1896	/** Tag word. (The upper byte is always zero.) */
1897	uint16_t FTW;
1898	/** Opcode. */
1899	uint16_t FOP;
1900	/** Instruction pointer. */
1901	uint32_t FPUIP;
1902	/** Code selector. */
1903	uint16_t CS;
1904	uint16_t Rsvrd1;
1905	/* - offset 16 - */
1906	/** Data pointer. */
1907	uint32_t FPUDP;
1908	/** Data segment */
1909	uint16_t DS;
1910	uint16_t Rsrvd2;
1911	uint32_t MXCSR;
1912	uint32_t MXCSR_MASK;
1913	/* - offset 32 - */
1914	union
1915	{
1916	/** MMX view. */
1917	uint64_t mmx;
1918	/** FPU view - todo. */
1919	X86FPUMMX fpu;
1920	/** 8-bit view. */
1921	uint8_t au8[16];
1922	/** 16-bit view. */
1923	uint16_t au16[8];
1924	/** 32-bit view. */
1925	uint32_t au32[4];
1926	/** 64-bit view. */
1927	uint64_t au64[2];
1928	/** 128-bit view. (yeah, very helpful) */
1929	uint128_t au128[1];
1930	} aRegs[8];
1931	/* - offset 160 - */
1932	union
1933	{
1934	/** XMM Register view . /
1935	uint128_t xmm;
1936	/** 8-bit view. */
1937	uint8_t au8[16];
1938	/** 16-bit view. */
1939	uint16_t au16[8];
1940	/** 32-bit view. */
1941	uint32_t au32[4];
1942	/** 64-bit view. */
1943	uint64_t au64[2];
1944	/** 128-bit view. (yeah, very helpful) */
1945	uint128_t au128[1];
1946	} aXMM[16]; /* 8 registers in 32 bits mode; 16 in long mode */
1947	/* - offset 416 - */
1948	uint32_t au32RsrvdRest[(512 - 416) / sizeof(uint32_t)];
1949	} X86FXSTATE;
1950	#pragma pack()
1951	/** Pointer to a FPU Extended state. */
1952	typedef X86FXSTATE *PX86FXSTATE;
1953	/** Pointer to a const FPU Extended state. */
1954	typedef const X86FXSTATE *PCX86FXSTATE;
1955
1956
1957	/** @name Selector Descriptor
1958	* @{
1959	*/
1960
1961	/**
1962	* Descriptor attributes.
1963	*/
1964	typedef struct X86DESCATTRBITS
1965	{
1966	/** 00 - Segment Type. */
1967	unsigned u4Type : 4;
1968	/** 04 - Descriptor Type. System(=0) or code/data selector */
1969	unsigned u1DescType : 1;
1970	/** 05 - Descriptor Privelege level. */
1971	unsigned u2Dpl : 2;
1972	/** 07 - Flags selector present(=1) or not. */
1973	unsigned u1Present : 1;
1974	/** 08 - Segment limit 16-19. */
1975	unsigned u4LimitHigh : 4;
1976	/** 0c - Available for system software. */
1977	unsigned u1Available : 1;
1978	/** 0d - 32 bits mode: Reserved - 0, long mode: Long Attribute Bit. */
1979	unsigned u1Long : 1;
1980	/** 0e - This flags meaning depends on the segment type. Try make sense out
1981	* of the intel manual yourself. */
1982	unsigned u1DefBig : 1;
1983	/** 0f - Granularity of the limit. If set 4KB granularity is used, if
1984	* clear byte. */
1985	unsigned u1Granularity : 1;
1986	} X86DESCATTRBITS;
1987
1988
1989	#pragma pack(1)
1990	typedef union X86DESCATTR
1991	{
1992	/** Unsigned integer view. */
1993	uint32_t u;
1994	/** Normal view. */
1995	X86DESCATTRBITS n;
1996	} X86DESCATTR;
1997	#pragma pack()
1998	/** Pointer to descriptor attributes. */
1999	typedef X86DESCATTR *PX86DESCATTR;
2000	/** Pointer to const descriptor attributes. */
2001	typedef const X86DESCATTR *PCX86DESCATTR;
2002
2003
2004	/**
2005	* Generic descriptor table entry
2006	*/
2007	#pragma pack(1)
2008	typedef struct X86DESCGENERIC
2009	{
2010	/** Limit - Low word. */
2011	unsigned u16LimitLow : 16;
2012	/** Base address - lowe word.
2013	* Don't try set this to 24 because MSC is doing stupid things then. */
2014	unsigned u16BaseLow : 16;
2015	/** Base address - first 8 bits of high word. */
2016	unsigned u8BaseHigh1 : 8;
2017	/** Segment Type. */
2018	unsigned u4Type : 4;
2019	/** Descriptor Type. System(=0) or code/data selector */
2020	unsigned u1DescType : 1;
2021	/** Descriptor Privelege level. */
2022	unsigned u2Dpl : 2;
2023	/** Flags selector present(=1) or not. */
2024	unsigned u1Present : 1;
2025	/** Segment limit 16-19. */
2026	unsigned u4LimitHigh : 4;
2027	/** Available for system software. */
2028	unsigned u1Available : 1;
2029	/** 32 bits mode: Reserved - 0, long mode: Long Attribute Bit. */
2030	unsigned u1Long : 1;
2031	/** This flags meaning depends on the segment type. Try make sense out
2032	* of the intel manual yourself. */
2033	unsigned u1DefBig : 1;
2034	/** Granularity of the limit. If set 4KB granularity is used, if
2035	* clear byte. */
2036	unsigned u1Granularity : 1;
2037	/** Base address - highest 8 bits. */
2038	unsigned u8BaseHigh2 : 8;
2039	} X86DESCGENERIC;
2040	#pragma pack()
2041	/** Pointer to a generic descriptor entry. */
2042	typedef X86DESCGENERIC *PX86DESCGENERIC;
2043	/** Pointer to a const generic descriptor entry. */
2044	typedef const X86DESCGENERIC *PCX86DESCGENERIC;
2045
2046	/**
2047	* Call-, Interrupt-, Trap- or Task-gate descriptor (legacy).
2048	*/
2049	typedef struct X86DESCGATE
2050	{
2051	/** Target code segment offset - Low word.
2052	* Ignored if task-gate. */
2053	unsigned u16OffsetLow : 16;
2054	/** Target code segment selector for call-, interrupt- and trap-gates,
2055	* TSS selector if task-gate. */
2056	unsigned u16Sel : 16;
2057	/** Number of parameters for a call-gate.
2058	* Ignored if interrupt-, trap- or task-gate. */
2059	unsigned u4ParmCount : 4;
2060	/** Reserved / ignored. */
2061	unsigned u4Reserved : 4;
2062	/** Segment Type. */
2063	unsigned u4Type : 4;
2064	/** Descriptor Type (0 = system). */
2065	unsigned u1DescType : 1;
2066	/** Descriptor Privelege level. */
2067	unsigned u2Dpl : 2;
2068	/** Flags selector present(=1) or not. */
2069	unsigned u1Present : 1;
2070	/** Target code segment offset - High word.
2071	* Ignored if task-gate. */
2072	unsigned u16OffsetHigh : 16;
2073	} X86DESCGATE;
2074	AssertCompileSize(X86DESCGATE, 8);
2075	/** Pointer to a Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
2076	typedef X86DESCGATE *PX86DESCGATE;
2077	/** Pointer to a const Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
2078	typedef const X86DESCGATE *PCX86DESCGATE;
2079
2080	/**
2081	* Descriptor table entry.
2082	*/
2083	#pragma pack(1)
2084	typedef union X86DESC
2085	{
2086	/** Generic descriptor view. */
2087	X86DESCGENERIC Gen;
2088	/** Gate descriptor view. */
2089	X86DESCGATE Gate;
2090
2091	/** 8 bit unsigned interger view. */
2092	uint8_t au8[8];
2093	/** 16 bit unsigned interger view. */
2094	uint16_t au16[4];
2095	/** 32 bit unsigned interger view. */
2096	uint32_t au32[2];
2097	} X86DESC;
2098	AssertCompileSize(X86DESC, 8);
2099	#pragma pack()
2100	/** Pointer to descriptor table entry. */
2101	typedef X86DESC *PX86DESC;
2102	/** Pointer to const descriptor table entry. */
2103	typedef const X86DESC *PCX86DESC;
2104
2105	/** @def X86DESC_BASE
2106	* Return the base address of a descriptor.
2107	*/
2108	#define X86DESC_BASE(desc) /ASM-NOINC/ \
2109	( ((uint32_t)((desc).Gen.u8BaseHigh2) << 24) \
2110	\| ( (desc).Gen.u8BaseHigh1 << 16) \
2111	\| ( (desc).Gen.u16BaseLow ) )
2112
2113	/** @def X86DESC_LIMIT
2114	* Return the limit of a descriptor.
2115	*/
2116	#define X86DESC_LIMIT(desc) /ASM-NOINC/ \
2117	( ((uint32_t)((desc).Gen.u4LimitHigh) << 16) \
2118	\| ( (desc).Gen.u16LimitLow ) )
2119
2120	/**
2121	* 64 bits generic descriptor table entry
2122	* Note: most of these bits have no meaning in long mode.
2123	*/
2124	#pragma pack(1)
2125	typedef struct X86DESC64GENERIC
2126	{
2127	/** Limit - Low word - IGNORED. */
2128	unsigned u16LimitLow : 16;
2129	/** Base address - lowe word. - IGNORED
2130	* Don't try set this to 24 because MSC is doing stupid things then. */
2131	unsigned u16BaseLow : 16;
2132	/** Base address - first 8 bits of high word. - IGNORED */
2133	unsigned u8BaseHigh1 : 8;
2134	/** Segment Type. */
2135	unsigned u4Type : 4;
2136	/** Descriptor Type. System(=0) or code/data selector */
2137	unsigned u1DescType : 1;
2138	/** Descriptor Privelege level. */
2139	unsigned u2Dpl : 2;
2140	/** Flags selector present(=1) or not. */
2141	unsigned u1Present : 1;
2142	/** Segment limit 16-19. - IGNORED */
2143	unsigned u4LimitHigh : 4;
2144	/** Available for system software. - IGNORED */
2145	unsigned u1Available : 1;
2146	/** Long mode flag. */
2147	unsigned u1Long : 1;
2148	/** This flags meaning depends on the segment type. Try make sense out
2149	* of the intel manual yourself. */
2150	unsigned u1DefBig : 1;
2151	/** Granularity of the limit. If set 4KB granularity is used, if
2152	* clear byte. - IGNORED */
2153	unsigned u1Granularity : 1;
2154	/** Base address - highest 8 bits. - IGNORED */
2155	unsigned u8BaseHigh2 : 8;
2156	/** Base address - bits 63-32. */
2157	unsigned u32BaseHigh3 : 32;
2158	unsigned u8Reserved : 8;
2159	unsigned u5Zeros : 5;
2160	unsigned u19Reserved : 19;
2161	} X86DESC64GENERIC;
2162	#pragma pack()
2163	/** Pointer to a generic descriptor entry. */
2164	typedef X86DESC64GENERIC *PX86DESC64GENERIC;
2165	/** Pointer to a const generic descriptor entry. */
2166	typedef const X86DESC64GENERIC *PCX86DESC64GENERIC;
2167
2168	/**
2169	* System descriptor table entry (64 bits)
2170	*
2171	* @remarks This is, save a couple of comments, identical to X86DESC64GENERIC...
2172	*/
2173	#pragma pack(1)
2174	typedef struct X86DESC64SYSTEM
2175	{
2176	/** Limit - Low word. */
2177	unsigned u16LimitLow : 16;
2178	/** Base address - lowe word.
2179	* Don't try set this to 24 because MSC is doing stupid things then. */
2180	unsigned u16BaseLow : 16;
2181	/** Base address - first 8 bits of high word. */
2182	unsigned u8BaseHigh1 : 8;
2183	/** Segment Type. */
2184	unsigned u4Type : 4;
2185	/** Descriptor Type. System(=0) or code/data selector */
2186	unsigned u1DescType : 1;
2187	/** Descriptor Privelege level. */
2188	unsigned u2Dpl : 2;
2189	/** Flags selector present(=1) or not. */
2190	unsigned u1Present : 1;
2191	/** Segment limit 16-19. */
2192	unsigned u4LimitHigh : 4;
2193	/** Available for system software. */
2194	unsigned u1Available : 1;
2195	/** Reserved - 0. */
2196	unsigned u1Reserved : 1;
2197	/** This flags meaning depends on the segment type. Try make sense out
2198	* of the intel manual yourself. */
2199	unsigned u1DefBig : 1;
2200	/** Granularity of the limit. If set 4KB granularity is used, if
2201	* clear byte. */
2202	unsigned u1Granularity : 1;
2203	/** Base address - bits 31-24. */
2204	unsigned u8BaseHigh2 : 8;
2205	/** Base address - bits 63-32. */
2206	unsigned u32BaseHigh3 : 32;
2207	unsigned u8Reserved : 8;
2208	unsigned u5Zeros : 5;
2209	unsigned u19Reserved : 19;
2210	} X86DESC64SYSTEM;
2211	#pragma pack()
2212	/** Pointer to a system descriptor entry. */
2213	typedef X86DESC64SYSTEM *PX86DESC64SYSTEM;
2214	/** Pointer to a const system descriptor entry. */
2215	typedef const X86DESC64SYSTEM *PCX86DESC64SYSTEM;
2216
2217	/**
2218	* Call-, Interrupt-, Trap- or Task-gate descriptor (64-bit).
2219	*/
2220	typedef struct X86DESC64GATE
2221	{
2222	/** Target code segment offset - Low word. */
2223	unsigned u16OffsetLow : 16;
2224	/** Target code segment selector. */
2225	unsigned u16Sel : 16;
2226	/** Interrupt stack table for interrupt- and trap-gates.
2227	* Ignored by call-gates. */
2228	unsigned u3IST : 3;
2229	/** Reserved / ignored. */
2230	unsigned u5Reserved : 5;
2231	/** Segment Type. */
2232	unsigned u4Type : 4;
2233	/** Descriptor Type (0 = system). */
2234	unsigned u1DescType : 1;
2235	/** Descriptor Privelege level. */
2236	unsigned u2Dpl : 2;
2237	/** Flags selector present(=1) or not. */
2238	unsigned u1Present : 1;
2239	/** Target code segment offset - High word.
2240	* Ignored if task-gate. */
2241	unsigned u16OffsetHigh : 16;
2242	/** Target code segment offset - Top dword.
2243	* Ignored if task-gate. */
2244	unsigned u32OffsetTop : 32;
2245	/** Reserved / ignored / must be zero.
2246	* For call-gates bits 8 thru 12 must be zero, the other gates ignores this. */
2247	unsigned u32Reserved : 32;
2248	} X86DESC64GATE;
2249	AssertCompileSize(X86DESC64GATE, 16);
2250	/** Pointer to a Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
2251	typedef X86DESC64GATE *PX86DESC64GATE;
2252	/** Pointer to a const Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
2253	typedef const X86DESC64GATE *PCX86DESC64GATE;
2254
2255
2256	/**
2257	* Descriptor table entry.
2258	*/
2259	#pragma pack(1)
2260	typedef union X86DESC64
2261	{
2262	/** Generic descriptor view. */
2263	X86DESC64GENERIC Gen;
2264	/** System descriptor view. */
2265	X86DESC64SYSTEM System;
2266	/** Gate descriptor view. */
2267	X86DESC64GATE Gate;
2268
2269	/** 8 bit unsigned interger view. */
2270	uint8_t au8[16];
2271	/** 16 bit unsigned interger view. */
2272	uint16_t au16[8];
2273	/** 32 bit unsigned interger view. */
2274	uint32_t au32[4];
2275	/** 64 bit unsigned interger view. */
2276	uint64_t au64[2];
2277	} X86DESC64;
2278	AssertCompileSize(X86DESC64, 16);
2279	#pragma pack()
2280	/** Pointer to descriptor table entry. */
2281	typedef X86DESC64 *PX86DESC64;
2282	/** Pointer to const descriptor table entry. */
2283	typedef const X86DESC64 *PCX86DESC64;
2284
2285	/** @def X86DESC64_BASE
2286	* Return the base of a 64-bit descriptor.
2287	*/
2288	#define X86DESC64_BASE(desc) /ASM-NOINC/ \
2289	( ((uint64_t)((desc).Gen.u32BaseHigh3) << 32) \
2290	\| ((uint32_t)((desc).Gen.u8BaseHigh2) << 24) \
2291	\| ( (desc).Gen.u8BaseHigh1 << 16) \
2292	\| ( (desc).Gen.u16BaseLow ) )
2293
2294
2295
2296	/** @name Host system descriptor table entry - Use with care!
2297	* @{ */
2298	/** Host system descriptor table entry. */
2299	#if HC_ARCH_BITS == 64
2300	typedef X86DESC64 X86DESCHC;
2301	#else
2302	typedef X86DESC X86DESCHC;
2303	#endif
2304	/** Pointer to a host system descriptor table entry. */
2305	#if HC_ARCH_BITS == 64
2306	typedef PX86DESC64 PX86DESCHC;
2307	#else
2308	typedef PX86DESC PX86DESCHC;
2309	#endif
2310	/** Pointer to a const host system descriptor table entry. */
2311	#if HC_ARCH_BITS == 64
2312	typedef PCX86DESC64 PCX86DESCHC;
2313	#else
2314	typedef PCX86DESC PCX86DESCHC;
2315	#endif
2316	/** @} */
2317
2318
2319	/** @name Selector Descriptor Types.
2320	* @{
2321	*/
2322
2323	/** @name Non-System Selector Types.
2324	* @{ */
2325	/** Code(=set)/Data(=clear) bit. */
2326	#define X86_SEL_TYPE_CODE 8
2327	/** Memory(=set)/System(=clear) bit. */
2328	#define X86_SEL_TYPE_MEMORY RT_BIT(4)
2329	/** Accessed bit. */
2330	#define X86_SEL_TYPE_ACCESSED 1
2331	/** Expand down bit (for data selectors only). */
2332	#define X86_SEL_TYPE_DOWN 4
2333	/** Conforming bit (for code selectors only). */
2334	#define X86_SEL_TYPE_CONF 4
2335	/** Write bit (for data selectors only). */
2336	#define X86_SEL_TYPE_WRITE 2
2337	/** Read bit (for code selectors only). */
2338	#define X86_SEL_TYPE_READ 2
2339
2340	/** Read only selector type. */
2341	#define X86_SEL_TYPE_RO 0
2342	/** Accessed read only selector type. */
2343	#define X86_SEL_TYPE_RO_ACC (0 \| X86_SEL_TYPE_ACCESSED)
2344	/** Read write selector type. */
2345	#define X86_SEL_TYPE_RW 2
2346	/** Accessed read write selector type. */
2347	#define X86_SEL_TYPE_RW_ACC (2 \| X86_SEL_TYPE_ACCESSED)
2348	/** Expand down read only selector type. */
2349	#define X86_SEL_TYPE_RO_DOWN 4
2350	/** Accessed expand down read only selector type. */
2351	#define X86_SEL_TYPE_RO_DOWN_ACC (4 \| X86_SEL_TYPE_ACCESSED)
2352	/** Expand down read write selector type. */
2353	#define X86_SEL_TYPE_RW_DOWN 6
2354	/** Accessed expand down read write selector type. */
2355	#define X86_SEL_TYPE_RW_DOWN_ACC (6 \| X86_SEL_TYPE_ACCESSED)
2356	/** Execute only selector type. */
2357	#define X86_SEL_TYPE_EO (0 \| X86_SEL_TYPE_CODE)
2358	/** Accessed execute only selector type. */
2359	#define X86_SEL_TYPE_EO_ACC (0 \| X86_SEL_TYPE_CODE \| X86_SEL_TYPE_ACCESSED)
2360	/** Execute and read selector type. */
2361	#define X86_SEL_TYPE_ER (2 \| X86_SEL_TYPE_CODE)
2362	/** Accessed execute and read selector type. */
2363	#define X86_SEL_TYPE_ER_ACC (2 \| X86_SEL_TYPE_CODE \| X86_SEL_TYPE_ACCESSED)
2364	/** Conforming execute only selector type. */
2365	#define X86_SEL_TYPE_EO_CONF (4 \| X86_SEL_TYPE_CODE)
2366	/** Accessed Conforming execute only selector type. */
2367	#define X86_SEL_TYPE_EO_CONF_ACC (4 \| X86_SEL_TYPE_CODE \| X86_SEL_TYPE_ACCESSED)
2368	/** Conforming execute and write selector type. */
2369	#define X86_SEL_TYPE_ER_CONF (6 \| X86_SEL_TYPE_CODE)
2370	/** Accessed Conforming execute and write selector type. */
2371	#define X86_SEL_TYPE_ER_CONF_ACC (6 \| X86_SEL_TYPE_CODE \| X86_SEL_TYPE_ACCESSED)
2372	/** @} */
2373
2374
2375	/** @name System Selector Types.
2376	* @{ */
2377	/** Undefined system selector type. */
2378	#define X86_SEL_TYPE_SYS_UNDEFINED 0
2379	/** 286 TSS selector. */
2380	#define X86_SEL_TYPE_SYS_286_TSS_AVAIL 1
2381	/** LDT selector. */
2382	#define X86_SEL_TYPE_SYS_LDT 2
2383	/** 286 TSS selector - Busy. */
2384	#define X86_SEL_TYPE_SYS_286_TSS_BUSY 3
2385	/** 286 Callgate selector. */
2386	#define X86_SEL_TYPE_SYS_286_CALL_GATE 4
2387	/** Taskgate selector. */
2388	#define X86_SEL_TYPE_SYS_TASK_GATE 5
2389	/** 286 Interrupt gate selector. */
2390	#define X86_SEL_TYPE_SYS_286_INT_GATE 6
2391	/** 286 Trapgate selector. */
2392	#define X86_SEL_TYPE_SYS_286_TRAP_GATE 7
2393	/** Undefined system selector. */
2394	#define X86_SEL_TYPE_SYS_UNDEFINED2 8
2395	/** 386 TSS selector. */
2396	#define X86_SEL_TYPE_SYS_386_TSS_AVAIL 9
2397	/** Undefined system selector. */
2398	#define X86_SEL_TYPE_SYS_UNDEFINED3 0xA
2399	/** 386 TSS selector - Busy. */
2400	#define X86_SEL_TYPE_SYS_386_TSS_BUSY 0xB
2401	/** 386 Callgate selector. */
2402	#define X86_SEL_TYPE_SYS_386_CALL_GATE 0xC
2403	/** Undefined system selector. */
2404	#define X86_SEL_TYPE_SYS_UNDEFINED4 0xD
2405	/** 386 Interruptgate selector. */
2406	#define X86_SEL_TYPE_SYS_386_INT_GATE 0xE
2407	/** 386 Trapgate selector. */
2408	#define X86_SEL_TYPE_SYS_386_TRAP_GATE 0xF
2409	/** @} */
2410
2411	/** @name AMD64 System Selector Types.
2412	* @{ */
2413	#define AMD64_SEL_TYPE_SYS_LDT 2
2414	/** 286 TSS selector - Busy. */
2415	#define AMD64_SEL_TYPE_SYS_TSS_AVAIL 9
2416	/** 386 TSS selector - Busy. */
2417	#define AMD64_SEL_TYPE_SYS_TSS_BUSY 0xB
2418	/** 386 Callgate selector. */
2419	#define AMD64_SEL_TYPE_SYS_CALL_GATE 0xC
2420	/** 386 Interruptgate selector. */
2421	#define AMD64_SEL_TYPE_SYS_INT_GATE 0xE
2422	/** 386 Trapgate selector. */
2423	#define AMD64_SEL_TYPE_SYS_TRAP_GATE 0xF
2424	/** @} */
2425
2426	/** @} */
2427
2428
2429	/** @name Descriptor Table Entry Flag Masks.
2430	* These are for the 2nd 32-bit word of a descriptor.
2431	* @{ */
2432	/** Bits 8-11 - TYPE - Descriptor type mask. */
2433	#define X86_DESC_TYPE_MASK (RT_BIT(8) \| RT_BIT(9) \| RT_BIT(10) \| RT_BIT(11))
2434	/** Bit 12 - S - System (=0) or Code/Data (=1). */
2435	#define X86_DESC_S RT_BIT(12)
2436	/** Bits 13-14 - DPL - Descriptor Privilege Level. */
2437	#define X86_DESC_DPL (RT_BIT(13) \| RT_BIT(14))
2438	/** Bit 15 - P - Present. */
2439	#define X86_DESC_P RT_BIT(15)
2440	/** Bit 20 - AVL - Available for system software. */
2441	#define X86_DESC_AVL RT_BIT(20)
2442	/** Bit 22 - DB - Default operation size. 0 = 16 bit, 1 = 32 bit. */
2443	#define X86_DESC_DB RT_BIT(22)
2444	/** Bit 23 - G - Granularity of the limit. If set 4KB granularity is
2445	* used, if clear byte. */
2446	#define X86_DESC_G RT_BIT(23)
2447	/** @} */
2448
2449	/** @} */
2450
2451	/** @name Task segment.
2452	* @{
2453	*/
2454	#pragma pack(1)
2455	typedef struct X86TSS32
2456	{
2457	/** Back link to previous task. (static) */
2458	RTSEL selPrev;
2459	uint16_t padding1;
2460	/** Ring-0 stack pointer. (static) */
2461	uint32_t esp0;
2462	/** Ring-0 stack segment. (static) */
2463	RTSEL ss0;
2464	uint16_t padding_ss0;
2465	/** Ring-1 stack pointer. (static) */
2466	uint32_t esp1;
2467	/** Ring-1 stack segment. (static) */
2468	RTSEL ss1;
2469	uint16_t padding_ss1;
2470	/** Ring-2 stack pointer. (static) */
2471	uint32_t esp2;
2472	/** Ring-2 stack segment. (static) */
2473	RTSEL ss2;
2474	uint16_t padding_ss2;
2475	/** Page directory for the task. (static) */
2476	uint32_t cr3;
2477	/** EIP before task switch. */
2478	uint32_t eip;
2479	/** EFLAGS before task switch. */
2480	uint32_t eflags;
2481	/** EAX before task switch. */
2482	uint32_t eax;
2483	/** ECX before task switch. */
2484	uint32_t ecx;
2485	/** EDX before task switch. */
2486	uint32_t edx;
2487	/** EBX before task switch. */
2488	uint32_t ebx;
2489	/** ESP before task switch. */
2490	uint32_t esp;
2491	/** EBP before task switch. */
2492	uint32_t ebp;
2493	/** ESI before task switch. */
2494	uint32_t esi;
2495	/** EDI before task switch. */
2496	uint32_t edi;
2497	/** ES before task switch. */
2498	RTSEL es;
2499	uint16_t padding_es;
2500	/** CS before task switch. */
2501	RTSEL cs;
2502	uint16_t padding_cs;
2503	/** SS before task switch. */
2504	RTSEL ss;
2505	uint16_t padding_ss;
2506	/** DS before task switch. */
2507	RTSEL ds;
2508	uint16_t padding_ds;
2509	/** FS before task switch. */
2510	RTSEL fs;
2511	uint16_t padding_fs;
2512	/** GS before task switch. */
2513	RTSEL gs;
2514	uint16_t padding_gs;
2515	/** LDTR before task switch. */
2516	RTSEL selLdt;
2517	uint16_t padding_ldt;
2518	/** Debug trap flag */
2519	uint16_t fDebugTrap;
2520	/** Offset relative to the TSS of the start of the I/O Bitmap
2521	* and the end of the interrupt redirection bitmap. */
2522	uint16_t offIoBitmap;
2523	/** 32 bytes for the virtual interrupt redirection bitmap. (VME) */
2524	uint8_t IntRedirBitmap[32];
2525	} X86TSS32;
2526	#pragma pack()
2527	/** Pointer to task segment. */
2528	typedef X86TSS32 *PX86TSS32;
2529	/** Pointer to const task segment. */
2530	typedef const X86TSS32 *PCX86TSS32;
2531	/** @} */
2532
2533
2534	/** @name 64 bits Task segment.
2535	* @{
2536	*/
2537	#pragma pack(1)
2538	typedef struct X86TSS64
2539	{
2540	/** Reserved. */
2541	uint32_t u32Reserved;
2542	/** Ring-0 stack pointer. (static) */
2543	uint64_t rsp0;
2544	/** Ring-1 stack pointer. (static) */
2545	uint64_t rsp1;
2546	/** Ring-2 stack pointer. (static) */
2547	uint64_t rsp2;
2548	/** Reserved. */
2549	uint32_t u32Reserved2[2];
2550	/* IST */
2551	uint64_t ist1;
2552	uint64_t ist2;
2553	uint64_t ist3;
2554	uint64_t ist4;
2555	uint64_t ist5;
2556	uint64_t ist6;
2557	uint64_t ist7;
2558	/* Reserved. */
2559	uint16_t u16Reserved[5];
2560	/** Offset relative to the TSS of the start of the I/O Bitmap
2561	* and the end of the interrupt redirection bitmap. */
2562	uint16_t offIoBitmap;
2563	/** 32 bytes for the virtual interrupt redirection bitmap. (VME) */
2564	uint8_t IntRedirBitmap[32];
2565	} X86TSS64;
2566	#pragma pack()
2567	/** Pointer to task segment. */
2568	typedef X86TSS64 *PX86TSS64;
2569	/** Pointer to const task segment. */
2570	typedef const X86TSS64 *PCX86TSS64;
2571	AssertCompileSize(X86TSS64, 136);
2572
2573	/** @} */
2574
2575
2576	/** @name Selectors.
2577	* @{
2578	*/
2579
2580	/**
2581	* The shift used to convert a selector from and to index an index (C).
2582	*/
2583	#define X86_SEL_SHIFT 3
2584
2585	/**
2586	* The mask used to mask off the table indicator and CPL of an selector.
2587	*/
2588	#define X86_SEL_MASK 0xfff8
2589
2590	/**
2591	* The bit indicating that a selector is in the LDT and not in the GDT.
2592	*/
2593	#define X86_SEL_LDT 0x0004
2594	/**
2595	* The bit mask for getting the RPL of a selector.
2596	*/
2597	#define X86_SEL_RPL 0x0003
2598
2599	/** @} */
2600
2601
2602	/**
2603	* x86 Exceptions/Faults/Traps.
2604	*/
2605	typedef enum X86XCPT
2606	{
2607	/** \#DE - Divide error. */
2608	X86_XCPT_DE = 0x00,
2609	/** \#DB - Debug event (single step, DRx, ..) */
2610	X86_XCPT_DB = 0x01,
2611	/** NMI - Non-Maskable Interrupt */
2612	X86_XCPT_NMI = 0x02,
2613	/** \#BP - Breakpoint (INT3). */
2614	X86_XCPT_BP = 0x03,
2615	/** \#OF - Overflow (INTO). */
2616	X86_XCPT_OF = 0x04,
2617	/** \#BR - Bound range exceeded (BOUND). */
2618	X86_XCPT_BR = 0x05,
2619	/** \#UD - Undefined opcode. */
2620	X86_XCPT_UD = 0x06,
2621	/** \#NM - Device not available (math coprocessor device). */
2622	X86_XCPT_NM = 0x07,
2623	/** \#DF - Double fault. */
2624	X86_XCPT_DF = 0x08,
2625	/** ??? - Coprocessor segment overrun (obsolete). */
2626	X86_XCPT_CO_SEG_OVERRUN = 0x09,
2627	/** \#TS - Taskswitch (TSS). */
2628	X86_XCPT_TS = 0x0a,
2629	/** \#NP - Segment no present. */
2630	X86_XCPT_NP = 0x0b,
2631	/** \#SS - Stack segment fault. */
2632	X86_XCPT_SS = 0x0c,
2633	/** \#GP - General protection fault. */
2634	X86_XCPT_GP = 0x0d,
2635	/** \#PF - Page fault. */
2636	X86_XCPT_PF = 0x0e,
2637	/* 0x0f is reserved. */
2638	/** \#MF - Math fault (FPU). */
2639	X86_XCPT_MF = 0x10,
2640	/** \#AC - Alignment check. */
2641	X86_XCPT_AC = 0x11,
2642	/** \#MC - Machine check. */
2643	X86_XCPT_MC = 0x12,
2644	/** \#XF - SIMD Floating-Pointer Exception. */
2645	X86_XCPT_XF = 0x13
2646	} X86XCPT;
2647	/** Pointer to a x86 exception code. */
2648	typedef X86XCPT *PX86XCPT;
2649	/** Pointer to a const x86 exception code. */
2650	typedef const X86XCPT *PCX86XCPT;
2651
2652
2653	/** @name Trap Error Codes
2654	* @{
2655	*/
2656	/** External indicator. */
2657	#define X86_TRAP_ERR_EXTERNAL 1
2658	/** IDT indicator. */
2659	#define X86_TRAP_ERR_IDT 2
2660	/** Descriptor table indicator - If set LDT, if clear GDT. */
2661	#define X86_TRAP_ERR_TI 4
2662	/** Mask for getting the selector. */
2663	#define X86_TRAP_ERR_SEL_MASK 0xfff8
2664	/** Shift for getting the selector table index (C type index). */
2665	#define X86_TRAP_ERR_SEL_SHIFT 3
2666	/** @} */
2667
2668
2669	/** @name \#PF Trap Error Codes
2670	* @{
2671	*/
2672	/** Bit 0 - P - Not present (clear) or page level protection (set) fault. */
2673	#define X86_TRAP_PF_P RT_BIT(0)
2674	/** Bit 1 - R/W - Read (clear) or write (set) access. */
2675	#define X86_TRAP_PF_RW RT_BIT(1)
2676	/** Bit 2 - U/S - CPU executing in user mode (set) or supervisor mode (clear). */
2677	#define X86_TRAP_PF_US RT_BIT(2)
2678	/** Bit 3 - RSVD- Reserved bit violation (set), i.e. reserved bit was set to 1. */
2679	#define X86_TRAP_PF_RSVD RT_BIT(3)
2680	/** Bit 4 - I/D - Instruction fetch (set) / Data access (clear) - PAE + NXE. */
2681	#define X86_TRAP_PF_ID RT_BIT(4)
2682	/** @} */
2683
2684	#pragma pack(1)
2685	/**
2686	* 32-bit IDTR/GDTR.
2687	*/
2688	typedef struct X86XDTR32
2689	{
2690	/** Size of the descriptor table. */
2691	uint16_t cb;
2692	/** Address of the descriptor table. */
2693	uint32_t uAddr;
2694	} X86XDTR32, *PX86XDTR32;
2695	#pragma pack()
2696
2697	#pragma pack(1)
2698	/**
2699	* 64-bit IDTR/GDTR.
2700	*/
2701	typedef struct X86XDTR64
2702	{
2703	/** Size of the descriptor table. */
2704	uint16_t cb;
2705	/** Address of the descriptor table. */
2706	uint64_t uAddr;
2707	} X86XDTR64, *PX86XDTR64;
2708	#pragma pack()
2709
2710	/** @} */
2711
2712	#endif
2713

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/include/VBox/x86.h@ 26182

Download in other formats: