VirtualBox

source: vbox/trunk/include/iprt/x86.h@ 73436

Last change on this file since 73436 was 73389, checked in by vboxsync, 7 years ago

VMM, SUPDrv: Nested VMX: bugref:9180 Implement some of the VMX MSRs.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 163.3 KB
Line 
1/** @file
2 * IPRT - X86 and AMD64 Structures and Definitions.
3 *
4 * @note x86.mac is generated from this file by running 'kmk incs' in the root.
5 */
6
7/*
8 * Copyright (C) 2006-2017 Oracle Corporation
9 *
10 * This file is part of VirtualBox Open Source Edition (OSE), as
11 * available from http://www.virtualbox.org. This file is free software;
12 * you can redistribute it and/or modify it under the terms of the GNU
13 * General Public License (GPL) as published by the Free Software
14 * Foundation, in version 2 as it comes in the "COPYING" file of the
15 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
16 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
17 *
18 * The contents of this file may alternatively be used under the terms
19 * of the Common Development and Distribution License Version 1.0
20 * (CDDL) only, as it comes in the "COPYING.CDDL" file of the
21 * VirtualBox OSE distribution, in which case the provisions of the
22 * CDDL are applicable instead of those of the GPL.
23 *
24 * You may elect to license modified versions of this file under the
25 * terms and conditions of either the GPL or the CDDL or both.
26 */
27
28#ifndef ___iprt_x86_h
29#define ___iprt_x86_h
30
31#ifndef VBOX_FOR_DTRACE_LIB
32# include <iprt/types.h>
33# include <iprt/assert.h>
34#else
35# pragma D depends_on library vbox-types.d
36#endif
37
38/* Workaround for Solaris sys/regset.h defining CS, DS */
39#ifdef RT_OS_SOLARIS
40# undef CS
41# undef DS
42#endif
43
44/** @defgroup grp_rt_x86 x86 Types and Definitions
45 * @ingroup grp_rt
46 * @{
47 */
48
49#ifndef VBOX_FOR_DTRACE_LIB
50/**
51 * EFLAGS Bits.
52 */
53typedef struct X86EFLAGSBITS
54{
55 /** Bit 0 - CF - Carry flag - Status flag. */
56 unsigned u1CF : 1;
57 /** Bit 1 - 1 - Reserved flag. */
58 unsigned u1Reserved0 : 1;
59 /** Bit 2 - PF - Parity flag - Status flag. */
60 unsigned u1PF : 1;
61 /** Bit 3 - 0 - Reserved flag. */
62 unsigned u1Reserved1 : 1;
63 /** Bit 4 - AF - Auxiliary carry flag - Status flag. */
64 unsigned u1AF : 1;
65 /** Bit 5 - 0 - Reserved flag. */
66 unsigned u1Reserved2 : 1;
67 /** Bit 6 - ZF - Zero flag - Status flag. */
68 unsigned u1ZF : 1;
69 /** Bit 7 - SF - Signed flag - Status flag. */
70 unsigned u1SF : 1;
71 /** Bit 8 - TF - Trap flag - System flag. */
72 unsigned u1TF : 1;
73 /** Bit 9 - IF - Interrupt flag - System flag. */
74 unsigned u1IF : 1;
75 /** Bit 10 - DF - Direction flag - Control flag. */
76 unsigned u1DF : 1;
77 /** Bit 11 - OF - Overflow flag - Status flag. */
78 unsigned u1OF : 1;
79 /** Bit 12-13 - IOPL - I/O privilege level flag - System flag. */
80 unsigned u2IOPL : 2;
81 /** Bit 14 - NT - Nested task flag - System flag. */
82 unsigned u1NT : 1;
83 /** Bit 15 - 0 - Reserved flag. */
84 unsigned u1Reserved3 : 1;
85 /** Bit 16 - RF - Resume flag - System flag. */
86 unsigned u1RF : 1;
87 /** Bit 17 - VM - Virtual 8086 mode - System flag. */
88 unsigned u1VM : 1;
89 /** Bit 18 - AC - Alignment check flag - System flag. Works with CR0.AM. */
90 unsigned u1AC : 1;
91 /** Bit 19 - VIF - Virtual interrupt flag - System flag. */
92 unsigned u1VIF : 1;
93 /** Bit 20 - VIP - Virtual interrupt pending flag - System flag. */
94 unsigned u1VIP : 1;
95 /** Bit 21 - ID - CPUID flag - System flag. If this responds to flipping CPUID is supported. */
96 unsigned u1ID : 1;
97 /** Bit 22-31 - 0 - Reserved flag. */
98 unsigned u10Reserved4 : 10;
99} X86EFLAGSBITS;
100/** Pointer to EFLAGS bits. */
101typedef X86EFLAGSBITS *PX86EFLAGSBITS;
102/** Pointer to const EFLAGS bits. */
103typedef const X86EFLAGSBITS *PCX86EFLAGSBITS;
104#endif /* !VBOX_FOR_DTRACE_LIB */
105
106/**
107 * EFLAGS.
108 */
109typedef union X86EFLAGS
110{
111 /** The plain unsigned view. */
112 uint32_t u;
113#ifndef VBOX_FOR_DTRACE_LIB
114 /** The bitfield view. */
115 X86EFLAGSBITS Bits;
116#endif
117 /** The 8-bit view. */
118 uint8_t au8[4];
119 /** The 16-bit view. */
120 uint16_t au16[2];
121 /** The 32-bit view. */
122 uint32_t au32[1];
123 /** The 32-bit view. */
124 uint32_t u32;
125} X86EFLAGS;
126/** Pointer to EFLAGS. */
127typedef X86EFLAGS *PX86EFLAGS;
128/** Pointer to const EFLAGS. */
129typedef const X86EFLAGS *PCX86EFLAGS;
130
131/**
132 * RFLAGS (32 upper bits are reserved).
133 */
134typedef union X86RFLAGS
135{
136 /** The plain unsigned view. */
137 uint64_t u;
138#ifndef VBOX_FOR_DTRACE_LIB
139 /** The bitfield view. */
140 X86EFLAGSBITS Bits;
141#endif
142 /** The 8-bit view. */
143 uint8_t au8[8];
144 /** The 16-bit view. */
145 uint16_t au16[4];
146 /** The 32-bit view. */
147 uint32_t au32[2];
148 /** The 64-bit view. */
149 uint64_t au64[1];
150 /** The 64-bit view. */
151 uint64_t u64;
152} X86RFLAGS;
153/** Pointer to RFLAGS. */
154typedef X86RFLAGS *PX86RFLAGS;
155/** Pointer to const RFLAGS. */
156typedef const X86RFLAGS *PCX86RFLAGS;
157
158
159/** @name EFLAGS
160 * @{
161 */
162/** Bit 0 - CF - Carry flag - Status flag. */
163#define X86_EFL_CF RT_BIT_32(0)
164#define X86_EFL_CF_BIT 0
165/** Bit 1 - Reserved, reads as 1. */
166#define X86_EFL_1 RT_BIT_32(1)
167/** Bit 2 - PF - Parity flag - Status flag. */
168#define X86_EFL_PF RT_BIT_32(2)
169/** Bit 4 - AF - Auxiliary carry flag - Status flag. */
170#define X86_EFL_AF RT_BIT_32(4)
171#define X86_EFL_AF_BIT 4
172/** Bit 6 - ZF - Zero flag - Status flag. */
173#define X86_EFL_ZF RT_BIT_32(6)
174#define X86_EFL_ZF_BIT 6
175/** Bit 7 - SF - Signed flag - Status flag. */
176#define X86_EFL_SF RT_BIT_32(7)
177#define X86_EFL_SF_BIT 7
178/** Bit 8 - TF - Trap flag - System flag. */
179#define X86_EFL_TF RT_BIT_32(8)
180/** Bit 9 - IF - Interrupt flag - System flag. */
181#define X86_EFL_IF RT_BIT_32(9)
182/** Bit 10 - DF - Direction flag - Control flag. */
183#define X86_EFL_DF RT_BIT_32(10)
184/** Bit 11 - OF - Overflow flag - Status flag. */
185#define X86_EFL_OF RT_BIT_32(11)
186#define X86_EFL_OF_BIT 11
187/** Bit 12-13 - IOPL - I/O privilege level flag - System flag. */
188#define X86_EFL_IOPL (RT_BIT_32(12) | RT_BIT_32(13))
189/** Bit 14 - NT - Nested task flag - System flag. */
190#define X86_EFL_NT RT_BIT_32(14)
191/** Bit 16 - RF - Resume flag - System flag. */
192#define X86_EFL_RF RT_BIT_32(16)
193/** Bit 17 - VM - Virtual 8086 mode - System flag. */
194#define X86_EFL_VM RT_BIT_32(17)
195/** Bit 18 - AC - Alignment check flag - System flag. Works with CR0.AM. */
196#define X86_EFL_AC RT_BIT_32(18)
197/** Bit 19 - VIF - Virtual interrupt flag - System flag. */
198#define X86_EFL_VIF RT_BIT_32(19)
199/** Bit 20 - VIP - Virtual interrupt pending flag - System flag. */
200#define X86_EFL_VIP RT_BIT_32(20)
201/** Bit 21 - ID - CPUID flag - System flag. If this responds to flipping CPUID is supported. */
202#define X86_EFL_ID RT_BIT_32(21)
203/** All live bits. */
204#define X86_EFL_LIVE_MASK UINT32_C(0x003f7fd5)
205/** Read as 1 bits. */
206#define X86_EFL_RA1_MASK RT_BIT_32(1)
207/** IOPL shift. */
208#define X86_EFL_IOPL_SHIFT 12
209/** The IOPL level from the flags. */
210#define X86_EFL_GET_IOPL(efl) (((efl) >> X86_EFL_IOPL_SHIFT) & 3)
211/** Bits restored by popf */
212#define X86_EFL_POPF_BITS ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_TF | X86_EFL_IF \
213 | X86_EFL_DF | X86_EFL_OF | X86_EFL_IOPL | X86_EFL_NT | X86_EFL_AC | X86_EFL_ID )
214/** Bits restored by popf */
215#define X86_EFL_POPF_BITS_386 ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_TF | X86_EFL_IF \
216 | X86_EFL_DF | X86_EFL_OF | X86_EFL_IOPL | X86_EFL_NT )
217/** The status bits commonly updated by arithmetic instructions. */
218#define X86_EFL_STATUS_BITS ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_OF )
219/** @} */
220
221
222/** CPUID Feature information - ECX.
223 * CPUID query with EAX=1.
224 */
225#ifndef VBOX_FOR_DTRACE_LIB
226typedef struct X86CPUIDFEATECX
227{
228 /** Bit 0 - SSE3 - Supports SSE3 or not. */
229 unsigned u1SSE3 : 1;
230 /** Bit 1 - PCLMULQDQ. */
231 unsigned u1PCLMULQDQ : 1;
232 /** Bit 2 - DS Area 64-bit layout. */
233 unsigned u1DTE64 : 1;
234 /** Bit 3 - MONITOR - Supports MONITOR/MWAIT. */
235 unsigned u1Monitor : 1;
236 /** Bit 4 - CPL-DS - CPL Qualified Debug Store. */
237 unsigned u1CPLDS : 1;
238 /** Bit 5 - VMX - Virtual Machine Technology. */
239 unsigned u1VMX : 1;
240 /** Bit 6 - SMX: Safer Mode Extensions. */
241 unsigned u1SMX : 1;
242 /** Bit 7 - EST - Enh. SpeedStep Tech. */
243 unsigned u1EST : 1;
244 /** Bit 8 - TM2 - Terminal Monitor 2. */
245 unsigned u1TM2 : 1;
246 /** Bit 9 - SSSE3 - Supplemental Streaming SIMD Extensions 3. */
247 unsigned u1SSSE3 : 1;
248 /** Bit 10 - CNTX-ID - L1 Context ID. */
249 unsigned u1CNTXID : 1;
250 /** Bit 11 - Reserved. */
251 unsigned u1Reserved1 : 1;
252 /** Bit 12 - FMA. */
253 unsigned u1FMA : 1;
254 /** Bit 13 - CX16 - CMPXCHG16B. */
255 unsigned u1CX16 : 1;
256 /** Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
257 unsigned u1TPRUpdate : 1;
258 /** Bit 15 - PDCM - Perf/Debug Capability MSR. */
259 unsigned u1PDCM : 1;
260 /** Bit 16 - Reserved. */
261 unsigned u1Reserved2 : 1;
262 /** Bit 17 - PCID - Process-context identifiers. */
263 unsigned u1PCID : 1;
264 /** Bit 18 - Direct Cache Access. */
265 unsigned u1DCA : 1;
266 /** Bit 19 - SSE4_1 - Supports SSE4_1 or not. */
267 unsigned u1SSE4_1 : 1;
268 /** Bit 20 - SSE4_2 - Supports SSE4_2 or not. */
269 unsigned u1SSE4_2 : 1;
270 /** Bit 21 - x2APIC. */
271 unsigned u1x2APIC : 1;
272 /** Bit 22 - MOVBE - Supports MOVBE. */
273 unsigned u1MOVBE : 1;
274 /** Bit 23 - POPCNT - Supports POPCNT. */
275 unsigned u1POPCNT : 1;
276 /** Bit 24 - TSC-Deadline. */
277 unsigned u1TSCDEADLINE : 1;
278 /** Bit 25 - AES. */
279 unsigned u1AES : 1;
280 /** Bit 26 - XSAVE - Supports XSAVE. */
281 unsigned u1XSAVE : 1;
282 /** Bit 27 - OSXSAVE - Supports OSXSAVE. */
283 unsigned u1OSXSAVE : 1;
284 /** Bit 28 - AVX - Supports AVX instruction extensions. */
285 unsigned u1AVX : 1;
286 /** Bit 29 - F16C - Supports 16-bit floating point conversion instructions. */
287 unsigned u1F16C : 1;
288 /** Bit 30 - RDRAND - Supports RDRAND. */
289 unsigned u1RDRAND : 1;
290 /** Bit 31 - Hypervisor present (we're a guest). */
291 unsigned u1HVP : 1;
292} X86CPUIDFEATECX;
293#else /* VBOX_FOR_DTRACE_LIB */
294typedef uint32_t X86CPUIDFEATECX;
295#endif /* VBOX_FOR_DTRACE_LIB */
296/** Pointer to CPUID Feature Information - ECX. */
297typedef X86CPUIDFEATECX *PX86CPUIDFEATECX;
298/** Pointer to const CPUID Feature Information - ECX. */
299typedef const X86CPUIDFEATECX *PCX86CPUIDFEATECX;
300
301
302/** CPUID Feature Information - EDX.
303 * CPUID query with EAX=1.
304 */
305#ifndef VBOX_FOR_DTRACE_LIB /* DTrace different (brain-dead from a C pov) bitfield implementation */
306typedef struct X86CPUIDFEATEDX
307{
308 /** Bit 0 - FPU - x87 FPU on Chip. */
309 unsigned u1FPU : 1;
310 /** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
311 unsigned u1VME : 1;
312 /** Bit 2 - DE - Debugging extensions. */
313 unsigned u1DE : 1;
314 /** Bit 3 - PSE - Page Size Extension. */
315 unsigned u1PSE : 1;
316 /** Bit 4 - TSC - Time Stamp Counter. */
317 unsigned u1TSC : 1;
318 /** Bit 5 - MSR - Model Specific Registers RDMSR and WRMSR Instructions. */
319 unsigned u1MSR : 1;
320 /** Bit 6 - PAE - Physical Address Extension. */
321 unsigned u1PAE : 1;
322 /** Bit 7 - MCE - Machine Check Exception. */
323 unsigned u1MCE : 1;
324 /** Bit 8 - CX8 - CMPXCHG8B instruction. */
325 unsigned u1CX8 : 1;
326 /** Bit 9 - APIC - APIC On-Chip. */
327 unsigned u1APIC : 1;
328 /** Bit 10 - Reserved. */
329 unsigned u1Reserved1 : 1;
330 /** Bit 11 - SEP - SYSENTER and SYSEXIT. */
331 unsigned u1SEP : 1;
332 /** Bit 12 - MTRR - Memory Type Range Registers. */
333 unsigned u1MTRR : 1;
334 /** Bit 13 - PGE - PTE Global Bit. */
335 unsigned u1PGE : 1;
336 /** Bit 14 - MCA - Machine Check Architecture. */
337 unsigned u1MCA : 1;
338 /** Bit 15 - CMOV - Conditional Move Instructions. */
339 unsigned u1CMOV : 1;
340 /** Bit 16 - PAT - Page Attribute Table. */
341 unsigned u1PAT : 1;
342 /** Bit 17 - PSE-36 - 36-bit Page Size Extension. */
343 unsigned u1PSE36 : 1;
344 /** Bit 18 - PSN - Processor Serial Number. */
345 unsigned u1PSN : 1;
346 /** Bit 19 - CLFSH - CLFLUSH Instruction. */
347 unsigned u1CLFSH : 1;
348 /** Bit 20 - Reserved. */
349 unsigned u1Reserved2 : 1;
350 /** Bit 21 - DS - Debug Store. */
351 unsigned u1DS : 1;
352 /** Bit 22 - ACPI - Thermal Monitor and Software Controlled Clock Facilities. */
353 unsigned u1ACPI : 1;
354 /** Bit 23 - MMX - Intel MMX 'Technology'. */
355 unsigned u1MMX : 1;
356 /** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
357 unsigned u1FXSR : 1;
358 /** Bit 25 - SSE - SSE Support. */
359 unsigned u1SSE : 1;
360 /** Bit 26 - SSE2 - SSE2 Support. */
361 unsigned u1SSE2 : 1;
362 /** Bit 27 - SS - Self Snoop. */
363 unsigned u1SS : 1;
364 /** Bit 28 - HTT - Hyper-Threading Technology. */
365 unsigned u1HTT : 1;
366 /** Bit 29 - TM - Thermal Monitor. */
367 unsigned u1TM : 1;
368 /** Bit 30 - Reserved - . */
369 unsigned u1Reserved3 : 1;
370 /** Bit 31 - PBE - Pending Break Enabled. */
371 unsigned u1PBE : 1;
372} X86CPUIDFEATEDX;
373#else /* VBOX_FOR_DTRACE_LIB */
374typedef uint32_t X86CPUIDFEATEDX;
375#endif /* VBOX_FOR_DTRACE_LIB */
376/** Pointer to CPUID Feature Information - EDX. */
377typedef X86CPUIDFEATEDX *PX86CPUIDFEATEDX;
378/** Pointer to const CPUID Feature Information - EDX. */
379typedef const X86CPUIDFEATEDX *PCX86CPUIDFEATEDX;
380
381/** @name CPUID Vendor information.
382 * CPUID query with EAX=0.
383 * @{
384 */
385#define X86_CPUID_VENDOR_INTEL_EBX 0x756e6547 /* Genu */
386#define X86_CPUID_VENDOR_INTEL_ECX 0x6c65746e /* ntel */
387#define X86_CPUID_VENDOR_INTEL_EDX 0x49656e69 /* ineI */
388
389#define X86_CPUID_VENDOR_AMD_EBX 0x68747541 /* Auth */
390#define X86_CPUID_VENDOR_AMD_ECX 0x444d4163 /* cAMD */
391#define X86_CPUID_VENDOR_AMD_EDX 0x69746e65 /* enti */
392
393#define X86_CPUID_VENDOR_VIA_EBX 0x746e6543 /* Cent */
394#define X86_CPUID_VENDOR_VIA_ECX 0x736c7561 /* auls */
395#define X86_CPUID_VENDOR_VIA_EDX 0x48727561 /* aurH */
396/** @} */
397
398
399/** @name CPUID Feature information.
400 * CPUID query with EAX=1.
401 * @{
402 */
403/** ECX Bit 0 - SSE3 - Supports SSE3 or not. */
404#define X86_CPUID_FEATURE_ECX_SSE3 RT_BIT_32(0)
405/** ECX Bit 1 - PCLMUL - PCLMULQDQ support (for AES-GCM). */
406#define X86_CPUID_FEATURE_ECX_PCLMUL RT_BIT_32(1)
407/** ECX Bit 2 - DTES64 - DS Area 64-bit Layout. */
408#define X86_CPUID_FEATURE_ECX_DTES64 RT_BIT_32(2)
409/** ECX Bit 3 - MONITOR - Supports MONITOR/MWAIT. */
410#define X86_CPUID_FEATURE_ECX_MONITOR RT_BIT_32(3)
411/** ECX Bit 4 - CPL-DS - CPL Qualified Debug Store. */
412#define X86_CPUID_FEATURE_ECX_CPLDS RT_BIT_32(4)
413/** ECX Bit 5 - VMX - Virtual Machine Technology. */
414#define X86_CPUID_FEATURE_ECX_VMX RT_BIT_32(5)
415/** ECX Bit 6 - SMX - Safer Mode Extensions. */
416#define X86_CPUID_FEATURE_ECX_SMX RT_BIT_32(6)
417/** ECX Bit 7 - EST - Enh. SpeedStep Tech. */
418#define X86_CPUID_FEATURE_ECX_EST RT_BIT_32(7)
419/** ECX Bit 8 - TM2 - Terminal Monitor 2. */
420#define X86_CPUID_FEATURE_ECX_TM2 RT_BIT_32(8)
421/** ECX Bit 9 - SSSE3 - Supplemental Streaming SIMD Extensions 3. */
422#define X86_CPUID_FEATURE_ECX_SSSE3 RT_BIT_32(9)
423/** ECX Bit 10 - CNTX-ID - L1 Context ID. */
424#define X86_CPUID_FEATURE_ECX_CNTXID RT_BIT_32(10)
425/** ECX Bit 11 - SDBG - Sillicon debug interface (IA32_DEBUG_INTERFACE MSR).
426 * See figure 3-6 and table 3-10, in intel Vol. 2A. from 2015-01-01. */
427#define X86_CPUID_FEATURE_ECX_SDBG RT_BIT_32(11)
428/** ECX Bit 12 - FMA. */
429#define X86_CPUID_FEATURE_ECX_FMA RT_BIT_32(12)
430/** ECX Bit 13 - CX16 - CMPXCHG16B. */
431#define X86_CPUID_FEATURE_ECX_CX16 RT_BIT_32(13)
432/** ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
433#define X86_CPUID_FEATURE_ECX_TPRUPDATE RT_BIT_32(14)
434/** ECX Bit 15 - PDCM - Perf/Debug Capability MSR. */
435#define X86_CPUID_FEATURE_ECX_PDCM RT_BIT_32(15)
436/** ECX Bit 17 - PCID - Process-context identifiers. */
437#define X86_CPUID_FEATURE_ECX_PCID RT_BIT_32(17)
438/** ECX Bit 18 - DCA - Direct Cache Access. */
439#define X86_CPUID_FEATURE_ECX_DCA RT_BIT_32(18)
440/** ECX Bit 19 - SSE4_1 - Supports SSE4_1 or not. */
441#define X86_CPUID_FEATURE_ECX_SSE4_1 RT_BIT_32(19)
442/** ECX Bit 20 - SSE4_2 - Supports SSE4_2 or not. */
443#define X86_CPUID_FEATURE_ECX_SSE4_2 RT_BIT_32(20)
444/** ECX Bit 21 - x2APIC support. */
445#define X86_CPUID_FEATURE_ECX_X2APIC RT_BIT_32(21)
446/** ECX Bit 22 - MOVBE instruction. */
447#define X86_CPUID_FEATURE_ECX_MOVBE RT_BIT_32(22)
448/** ECX Bit 23 - POPCNT instruction. */
449#define X86_CPUID_FEATURE_ECX_POPCNT RT_BIT_32(23)
450/** ECX Bir 24 - TSC-Deadline. */
451#define X86_CPUID_FEATURE_ECX_TSCDEADL RT_BIT_32(24)
452/** ECX Bit 25 - AES instructions. */
453#define X86_CPUID_FEATURE_ECX_AES RT_BIT_32(25)
454/** ECX Bit 26 - XSAVE instruction. */
455#define X86_CPUID_FEATURE_ECX_XSAVE RT_BIT_32(26)
456/** ECX Bit 27 - Copy of CR4.OSXSAVE. */
457#define X86_CPUID_FEATURE_ECX_OSXSAVE RT_BIT_32(27)
458/** ECX Bit 28 - AVX. */
459#define X86_CPUID_FEATURE_ECX_AVX RT_BIT_32(28)
460/** ECX Bit 29 - F16C - Half-precision convert instruction support. */
461#define X86_CPUID_FEATURE_ECX_F16C RT_BIT_32(29)
462/** ECX Bit 30 - RDRAND instruction. */
463#define X86_CPUID_FEATURE_ECX_RDRAND RT_BIT_32(30)
464/** ECX Bit 31 - Hypervisor Present (software only). */
465#define X86_CPUID_FEATURE_ECX_HVP RT_BIT_32(31)
466
467
468/** Bit 0 - FPU - x87 FPU on Chip. */
469#define X86_CPUID_FEATURE_EDX_FPU RT_BIT_32(0)
470/** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
471#define X86_CPUID_FEATURE_EDX_VME RT_BIT_32(1)
472/** Bit 2 - DE - Debugging extensions. */
473#define X86_CPUID_FEATURE_EDX_DE RT_BIT_32(2)
474/** Bit 3 - PSE - Page Size Extension. */
475#define X86_CPUID_FEATURE_EDX_PSE RT_BIT_32(3)
476#define X86_CPUID_FEATURE_EDX_PSE_BIT 3 /**< Bit number for X86_CPUID_FEATURE_EDX_PSE. */
477/** Bit 4 - TSC - Time Stamp Counter. */
478#define X86_CPUID_FEATURE_EDX_TSC RT_BIT_32(4)
479/** Bit 5 - MSR - Model Specific Registers RDMSR and WRMSR Instructions. */
480#define X86_CPUID_FEATURE_EDX_MSR RT_BIT_32(5)
481/** Bit 6 - PAE - Physical Address Extension. */
482#define X86_CPUID_FEATURE_EDX_PAE RT_BIT_32(6)
483#define X86_CPUID_FEATURE_EDX_PAE_BIT 6 /**< Bit number for X86_CPUID_FEATURE_EDX_PAE. */
484/** Bit 7 - MCE - Machine Check Exception. */
485#define X86_CPUID_FEATURE_EDX_MCE RT_BIT_32(7)
486/** Bit 8 - CX8 - CMPXCHG8B instruction. */
487#define X86_CPUID_FEATURE_EDX_CX8 RT_BIT_32(8)
488/** Bit 9 - APIC - APIC On-Chip. */
489#define X86_CPUID_FEATURE_EDX_APIC RT_BIT_32(9)
490/** Bit 11 - SEP - SYSENTER and SYSEXIT Present. */
491#define X86_CPUID_FEATURE_EDX_SEP RT_BIT_32(11)
492/** Bit 12 - MTRR - Memory Type Range Registers. */
493#define X86_CPUID_FEATURE_EDX_MTRR RT_BIT_32(12)
494/** Bit 13 - PGE - PTE Global Bit. */
495#define X86_CPUID_FEATURE_EDX_PGE RT_BIT_32(13)
496/** Bit 14 - MCA - Machine Check Architecture. */
497#define X86_CPUID_FEATURE_EDX_MCA RT_BIT_32(14)
498/** Bit 15 - CMOV - Conditional Move Instructions. */
499#define X86_CPUID_FEATURE_EDX_CMOV RT_BIT_32(15)
500/** Bit 16 - PAT - Page Attribute Table. */
501#define X86_CPUID_FEATURE_EDX_PAT RT_BIT_32(16)
502/** Bit 17 - PSE-36 - 36-bit Page Size Extension. */
503#define X86_CPUID_FEATURE_EDX_PSE36 RT_BIT_32(17)
504/** Bit 18 - PSN - Processor Serial Number. */
505#define X86_CPUID_FEATURE_EDX_PSN RT_BIT_32(18)
506/** Bit 19 - CLFSH - CLFLUSH Instruction. */
507#define X86_CPUID_FEATURE_EDX_CLFSH RT_BIT_32(19)
508/** Bit 21 - DS - Debug Store. */
509#define X86_CPUID_FEATURE_EDX_DS RT_BIT_32(21)
510/** Bit 22 - ACPI - Thermal Monitor and Software Controlled Clock Facilities. */
511#define X86_CPUID_FEATURE_EDX_ACPI RT_BIT_32(22)
512/** Bit 23 - MMX - Intel MMX Technology. */
513#define X86_CPUID_FEATURE_EDX_MMX RT_BIT_32(23)
514/** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
515#define X86_CPUID_FEATURE_EDX_FXSR RT_BIT_32(24)
516/** Bit 25 - SSE - SSE Support. */
517#define X86_CPUID_FEATURE_EDX_SSE RT_BIT_32(25)
518/** Bit 26 - SSE2 - SSE2 Support. */
519#define X86_CPUID_FEATURE_EDX_SSE2 RT_BIT_32(26)
520/** Bit 27 - SS - Self Snoop. */
521#define X86_CPUID_FEATURE_EDX_SS RT_BIT_32(27)
522/** Bit 28 - HTT - Hyper-Threading Technology. */
523#define X86_CPUID_FEATURE_EDX_HTT RT_BIT_32(28)
524/** Bit 29 - TM - Therm. Monitor. */
525#define X86_CPUID_FEATURE_EDX_TM RT_BIT_32(29)
526/** Bit 31 - PBE - Pending Break Enabled. */
527#define X86_CPUID_FEATURE_EDX_PBE RT_BIT_32(31)
528/** @} */
529
530/** @name CPUID mwait/monitor information.
531 * CPUID query with EAX=5.
532 * @{
533 */
534/** ECX Bit 0 - MWAITEXT - Supports mwait/monitor extensions or not. */
535#define X86_CPUID_MWAIT_ECX_EXT RT_BIT_32(0)
536/** ECX Bit 1 - MWAITBREAK - Break mwait for external interrupt even if EFLAGS.IF=0. */
537#define X86_CPUID_MWAIT_ECX_BREAKIRQIF0 RT_BIT_32(1)
538/** @} */
539
540
541/** @name CPUID Structured Extended Feature information.
542 * CPUID query with EAX=7.
543 * @{
544 */
545/** EBX Bit 0 - FSGSBASE - Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE. */
546#define X86_CPUID_STEXT_FEATURE_EBX_FSGSBASE RT_BIT_32(0)
547/** EBX Bit 1 - TSCADJUST - Supports MSR_IA32_TSC_ADJUST. */
548#define X86_CPUID_STEXT_FEATURE_EBX_TSC_ADJUST RT_BIT_32(1)
549/** EBX Bit 2 - SGX - Supports Software Guard Extensions . */
550#define X86_CPUID_STEXT_FEATURE_EBX_SGX RT_BIT_32(2)
551/** EBX Bit 3 - BMI1 - Advanced Bit Manipulation extension 1. */
552#define X86_CPUID_STEXT_FEATURE_EBX_BMI1 RT_BIT_32(3)
553/** EBX Bit 4 - HLE - Hardware Lock Elision. */
554#define X86_CPUID_STEXT_FEATURE_EBX_HLE RT_BIT_32(4)
555/** EBX Bit 5 - AVX2 - Advanced Vector Extensions 2. */
556#define X86_CPUID_STEXT_FEATURE_EBX_AVX2 RT_BIT_32(5)
557/** EBX Bit 6 - FDP_EXCPTN_ONLY - FPU data pointer only updated on exceptions if set. */
558#define X86_CPUID_STEXT_FEATURE_EBX_FDP_EXCPTN_ONLY RT_BIT_32(6)
559/** EBX Bit 7 - SMEP - Supervisor Mode Execution Prevention. */
560#define X86_CPUID_STEXT_FEATURE_EBX_SMEP RT_BIT_32(7)
561/** EBX Bit 8 - BMI2 - Advanced Bit Manipulation extension 2. */
562#define X86_CPUID_STEXT_FEATURE_EBX_BMI2 RT_BIT_32(8)
563/** EBX Bit 9 - ERMS - Supports Enhanced REP MOVSB/STOSB. */
564#define X86_CPUID_STEXT_FEATURE_EBX_ERMS RT_BIT_32(9)
565/** EBX Bit 10 - INVPCID - Supports INVPCID. */
566#define X86_CPUID_STEXT_FEATURE_EBX_INVPCID RT_BIT_32(10)
567/** EBX Bit 11 - RTM - Supports Restricted Transactional Memory. */
568#define X86_CPUID_STEXT_FEATURE_EBX_RTM RT_BIT_32(11)
569/** EBX Bit 12 - PQM - Supports Platform Quality of Service Monitoring. */
570#define X86_CPUID_STEXT_FEATURE_EBX_PQM RT_BIT_32(12)
571/** EBX Bit 13 - DEPFPU_CS_DS - Deprecates FPU CS, FPU DS values if set. */
572#define X86_CPUID_STEXT_FEATURE_EBX_DEPR_FPU_CS_DS RT_BIT_32(13)
573/** EBX Bit 14 - MPE - Supports Intel Memory Protection Extensions. */
574#define X86_CPUID_STEXT_FEATURE_EBX_MPE RT_BIT_32(14)
575/** EBX Bit 15 - PQE - Supports Platform Quality of Service Enforcement. */
576#define X86_CPUID_STEXT_FEATURE_EBX_PQE RT_BIT_32(15)
577/** EBX Bit 16 - AVX512F - Supports AVX512F. */
578#define X86_CPUID_STEXT_FEATURE_EBX_AVX512F RT_BIT_32(16)
579/** EBX Bit 18 - RDSEED - Supports RDSEED. */
580#define X86_CPUID_STEXT_FEATURE_EBX_RDSEED RT_BIT_32(18)
581/** EBX Bit 19 - ADX - Supports ADCX/ADOX. */
582#define X86_CPUID_STEXT_FEATURE_EBX_ADX RT_BIT_32(19)
583/** EBX Bit 20 - SMAP - Supports Supervisor Mode Access Prevention. */
584#define X86_CPUID_STEXT_FEATURE_EBX_SMAP RT_BIT_32(20)
585/** EBX Bit 23 - CLFLUSHOPT - Supports CLFLUSHOPT (Cache Line Flush). */
586#define X86_CPUID_STEXT_FEATURE_EBX_CLFLUSHOPT RT_BIT_32(23)
587/** EBX Bit 25 - INTEL_PT - Supports Intel Processor Trace. */
588#define X86_CPUID_STEXT_FEATURE_EBX_INTEL_PT RT_BIT_32(25)
589/** EBX Bit 26 - AVX512PF - Supports AVX512PF. */
590#define X86_CPUID_STEXT_FEATURE_EBX_AVX512PF RT_BIT_32(26)
591/** EBX Bit 27 - AVX512ER - Supports AVX512ER. */
592#define X86_CPUID_STEXT_FEATURE_EBX_AVX512ER RT_BIT_32(27)
593/** EBX Bit 28 - AVX512CD - Supports AVX512CD. */
594#define X86_CPUID_STEXT_FEATURE_EBX_AVX512CD RT_BIT_32(28)
595/** EBX Bit 29 - SHA - Supports Secure Hash Algorithm extensions. */
596#define X86_CPUID_STEXT_FEATURE_EBX_SHA RT_BIT_32(29)
597
598/** ECX Bit 0 - PREFETCHWT1 - Supports the PREFETCHWT1 instruction. */
599#define X86_CPUID_STEXT_FEATURE_ECX_PREFETCHWT1 RT_BIT_32(0)
600/** ECX Bit 2 - UIMP - Supports user mode instruction prevention. */
601#define X86_CPUID_STEXT_FEATURE_ECX_UMIP RT_BIT_32(2)
602/** ECX Bit 3 - PKU - Supports protection keys for user-mode pages. */
603#define X86_CPUID_STEXT_FEATURE_ECX_PKU RT_BIT_32(3)
604/** ECX Bit 4 - OSPKE - Protection keys for user mode pages enabled. */
605#define X86_CPUID_STEXT_FEATURE_ECX_OSPKE RT_BIT_32(4)
606/** ECX Bits 17-21 - MAWAU - Value used by BNDLDX and BNDSTX. */
607#define X86_CPUID_STEXT_FEATURE_ECX_MAWAU UINT32_C(0x003e0000)
608/** ECX Bit 22 - RDPID - Support pread process ID. */
609#define X86_CPUID_STEXT_FEATURE_ECX_RDPID RT_BIT_32(2)
610/** ECX Bit 30 - SGX_LC - Supports SGX launch configuration. */
611#define X86_CPUID_STEXT_FEATURE_ECX_SGX_LC RT_BIT_32(30)
612
613/** EDX Bit 26 - IBRS & IBPB - Supports the IBRS flag in IA32_SPEC_CTRL and
614 * IBPB command in IA32_PRED_CMD. */
615#define X86_CPUID_STEXT_FEATURE_EDX_IBRS_IBPB RT_BIT_32(26)
616/** EDX Bit 27 - IBRS & IBPB - Supports the STIBP flag in IA32_SPEC_CTRL. */
617#define X86_CPUID_STEXT_FEATURE_EDX_STIBP RT_BIT_32(27)
618
619/** EDX Bit 29 - ARCHCAP - Supports the IA32_ARCH_CAPABILITIES MSR. */
620#define X86_CPUID_STEXT_FEATURE_EDX_ARCHCAP RT_BIT_32(29)
621
622/** @} */
623
624
625/** @name CPUID Extended Feature information.
626 * CPUID query with EAX=0x80000001.
627 * @{
628 */
629/** ECX Bit 0 - LAHF/SAHF support in 64-bit mode. */
630#define X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF RT_BIT_32(0)
631
632/** EDX Bit 11 - SYSCALL/SYSRET. */
633#define X86_CPUID_EXT_FEATURE_EDX_SYSCALL RT_BIT_32(11)
634/** EDX Bit 20 - No-Execute/Execute-Disable. */
635#define X86_CPUID_EXT_FEATURE_EDX_NX RT_BIT_32(20)
636/** EDX Bit 26 - 1 GB large page. */
637#define X86_CPUID_EXT_FEATURE_EDX_PAGE1GB RT_BIT_32(26)
638/** EDX Bit 27 - RDTSCP. */
639#define X86_CPUID_EXT_FEATURE_EDX_RDTSCP RT_BIT_32(27)
640/** EDX Bit 29 - AMD Long Mode/Intel-64 Instructions. */
641#define X86_CPUID_EXT_FEATURE_EDX_LONG_MODE RT_BIT_32(29)
642/** @}*/
643
644/** @name CPUID AMD Feature information.
645 * CPUID query with EAX=0x80000001.
646 * @{
647 */
648/** Bit 0 - FPU - x87 FPU on Chip. */
649#define X86_CPUID_AMD_FEATURE_EDX_FPU RT_BIT_32(0)
650/** Bit 1 - VME - Virtual 8086 Mode Enhancements. */
651#define X86_CPUID_AMD_FEATURE_EDX_VME RT_BIT_32(1)
652/** Bit 2 - DE - Debugging extensions. */
653#define X86_CPUID_AMD_FEATURE_EDX_DE RT_BIT_32(2)
654/** Bit 3 - PSE - Page Size Extension. */
655#define X86_CPUID_AMD_FEATURE_EDX_PSE RT_BIT_32(3)
656/** Bit 4 - TSC - Time Stamp Counter. */
657#define X86_CPUID_AMD_FEATURE_EDX_TSC RT_BIT_32(4)
658/** Bit 5 - MSR - K86 Model Specific Registers RDMSR and WRMSR Instructions. */
659#define X86_CPUID_AMD_FEATURE_EDX_MSR RT_BIT_32(5)
660/** Bit 6 - PAE - Physical Address Extension. */
661#define X86_CPUID_AMD_FEATURE_EDX_PAE RT_BIT_32(6)
662/** Bit 7 - MCE - Machine Check Exception. */
663#define X86_CPUID_AMD_FEATURE_EDX_MCE RT_BIT_32(7)
664/** Bit 8 - CX8 - CMPXCHG8B instruction. */
665#define X86_CPUID_AMD_FEATURE_EDX_CX8 RT_BIT_32(8)
666/** Bit 9 - APIC - APIC On-Chip. */
667#define X86_CPUID_AMD_FEATURE_EDX_APIC RT_BIT_32(9)
668/** Bit 12 - MTRR - Memory Type Range Registers. */
669#define X86_CPUID_AMD_FEATURE_EDX_MTRR RT_BIT_32(12)
670/** Bit 13 - PGE - PTE Global Bit. */
671#define X86_CPUID_AMD_FEATURE_EDX_PGE RT_BIT_32(13)
672/** Bit 14 - MCA - Machine Check Architecture. */
673#define X86_CPUID_AMD_FEATURE_EDX_MCA RT_BIT_32(14)
674/** Bit 15 - CMOV - Conditional Move Instructions. */
675#define X86_CPUID_AMD_FEATURE_EDX_CMOV RT_BIT_32(15)
676/** Bit 16 - PAT - Page Attribute Table. */
677#define X86_CPUID_AMD_FEATURE_EDX_PAT RT_BIT_32(16)
678/** Bit 17 - PSE-36 - 36-bit Page Size Extension. */
679#define X86_CPUID_AMD_FEATURE_EDX_PSE36 RT_BIT_32(17)
680/** Bit 22 - AXMMX - AMD Extensions to MMX Instructions. */
681#define X86_CPUID_AMD_FEATURE_EDX_AXMMX RT_BIT_32(22)
682/** Bit 23 - MMX - Intel MMX Technology. */
683#define X86_CPUID_AMD_FEATURE_EDX_MMX RT_BIT_32(23)
684/** Bit 24 - FXSR - FXSAVE and FXRSTOR Instructions. */
685#define X86_CPUID_AMD_FEATURE_EDX_FXSR RT_BIT_32(24)
686/** Bit 25 - FFXSR - AMD fast FXSAVE and FXRSTOR Instructions. */
687#define X86_CPUID_AMD_FEATURE_EDX_FFXSR RT_BIT_32(25)
688/** Bit 30 - 3DNOWEXT - AMD Extensions to 3DNow. */
689#define X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX RT_BIT_32(30)
690/** Bit 31 - 3DNOW - AMD 3DNow. */
691#define X86_CPUID_AMD_FEATURE_EDX_3DNOW RT_BIT_32(31)
692
693/** Bit 1 - CmpLegacy - Core multi-processing legacy mode. */
694#define X86_CPUID_AMD_FEATURE_ECX_CMPL RT_BIT_32(1)
695/** Bit 2 - SVM - AMD VM extensions. */
696#define X86_CPUID_AMD_FEATURE_ECX_SVM RT_BIT_32(2)
697/** Bit 3 - EXTAPIC - AMD extended APIC registers starting at 0x400. */
698#define X86_CPUID_AMD_FEATURE_ECX_EXT_APIC RT_BIT_32(3)
699/** Bit 4 - CR8L - AMD LOCK MOV CR0 means MOV CR8. */
700#define X86_CPUID_AMD_FEATURE_ECX_CR8L RT_BIT_32(4)
701/** Bit 5 - ABM - AMD Advanced bit manipulation. LZCNT instruction support. */
702#define X86_CPUID_AMD_FEATURE_ECX_ABM RT_BIT_32(5)
703/** Bit 6 - SSE4A - AMD EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support. */
704#define X86_CPUID_AMD_FEATURE_ECX_SSE4A RT_BIT_32(6)
705/** Bit 7 - MISALIGNSSE - AMD Misaligned SSE mode. */
706#define X86_CPUID_AMD_FEATURE_ECX_MISALNSSE RT_BIT_32(7)
707/** Bit 8 - 3DNOWPRF - AMD PREFETCH and PREFETCHW instruction support. */
708#define X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF RT_BIT_32(8)
709/** Bit 9 - OSVW - AMD OS visible workaround. */
710#define X86_CPUID_AMD_FEATURE_ECX_OSVW RT_BIT_32(9)
711/** Bit 10 - IBS - Instruct based sampling. */
712#define X86_CPUID_AMD_FEATURE_ECX_IBS RT_BIT_32(10)
713/** Bit 11 - XOP - Extended operation support (see APM6). */
714#define X86_CPUID_AMD_FEATURE_ECX_XOP RT_BIT_32(11)
715/** Bit 12 - SKINIT - AMD SKINIT: SKINIT, STGI, and DEV support. */
716#define X86_CPUID_AMD_FEATURE_ECX_SKINIT RT_BIT_32(12)
717/** Bit 13 - WDT - AMD Watchdog timer support. */
718#define X86_CPUID_AMD_FEATURE_ECX_WDT RT_BIT_32(13)
719/** Bit 15 - LWP - Lightweight profiling support. */
720#define X86_CPUID_AMD_FEATURE_ECX_LWP RT_BIT_32(15)
721/** Bit 16 - FMA4 - Four operand FMA instruction support. */
722#define X86_CPUID_AMD_FEATURE_ECX_FMA4 RT_BIT_32(16)
723/** Bit 19 - NodeId - Indicates support for
724 * MSR_C001_100C[NodeId,NodesPerProcessr]. */
725#define X86_CPUID_AMD_FEATURE_ECX_NODEID RT_BIT_32(19)
726/** Bit 21 - TBM - Trailing bit manipulation instruction support. */
727#define X86_CPUID_AMD_FEATURE_ECX_TBM RT_BIT_32(21)
728/** Bit 22 - TopologyExtensions - . */
729#define X86_CPUID_AMD_FEATURE_ECX_TOPOEXT RT_BIT_32(22)
730/** @} */
731
732
733/** @name CPUID AMD Feature information.
734 * CPUID query with EAX=0x80000007.
735 * @{
736 */
737/** Bit 0 - TS - Temperature Sensor. */
738#define X86_CPUID_AMD_ADVPOWER_EDX_TS RT_BIT_32(0)
739/** Bit 1 - FID - Frequency ID Control. */
740#define X86_CPUID_AMD_ADVPOWER_EDX_FID RT_BIT_32(1)
741/** Bit 2 - VID - Voltage ID Control. */
742#define X86_CPUID_AMD_ADVPOWER_EDX_VID RT_BIT_32(2)
743/** Bit 3 - TTP - THERMTRIP. */
744#define X86_CPUID_AMD_ADVPOWER_EDX_TTP RT_BIT_32(3)
745/** Bit 4 - TM - Hardware Thermal Control. */
746#define X86_CPUID_AMD_ADVPOWER_EDX_TM RT_BIT_32(4)
747/** Bit 5 - STC - Software Thermal Control. */
748#define X86_CPUID_AMD_ADVPOWER_EDX_STC RT_BIT_32(5)
749/** Bit 6 - MC - 100 Mhz Multiplier Control. */
750#define X86_CPUID_AMD_ADVPOWER_EDX_MC RT_BIT_32(6)
751/** Bit 7 - HWPSTATE - Hardware P-State Control. */
752#define X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE RT_BIT_32(7)
753/** Bit 8 - TSCINVAR - TSC Invariant. */
754#define X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR RT_BIT_32(8)
755/** Bit 9 - CPB - TSC Invariant. */
756#define X86_CPUID_AMD_ADVPOWER_EDX_CPB RT_BIT_32(9)
757/** Bit 10 - EffFreqRO - MPERF/APERF. */
758#define X86_CPUID_AMD_ADVPOWER_EDX_EFRO RT_BIT_32(10)
759/** Bit 11 - PFI - Processor feedback interface (see EAX). */
760#define X86_CPUID_AMD_ADVPOWER_EDX_PFI RT_BIT_32(11)
761/** Bit 12 - PA - Processor accumulator (MSR c001_007a). */
762#define X86_CPUID_AMD_ADVPOWER_EDX_PA RT_BIT_32(12)
763/** @} */
764
765
766/** @name CPUID AMD extended feature extensions ID (EBX).
767 * CPUID query with EAX=0x80000008.
768 * @{
769 */
770/** Bit 0 - CLZERO - Clear zero instruction. */
771#define X86_CPUID_AMD_EFEID_EBX_CLZERO RT_BIT_32(0)
772/** Bit 1 - IRPerf - Instructions retired count support. */
773#define X86_CPUID_AMD_EFEID_EBX_IRPERF RT_BIT_32(1)
774/** Bit 2 - XSaveErPtr - Always XSAVE* and XRSTR* error pointers. */
775#define X86_CPUID_AMD_EFEID_EBX_XSAVE_ER_PTR RT_BIT_32(2)
776/* AMD pipeline length: 9 feature bits ;-) */
777/** Bit 12 - IBPB - Supports the IBPB command in IA32_PRED_CMD. */
778#define X86_CPUID_AMD_EFEID_EBX_IBPB RT_BIT_32(12)
779/** @} */
780
781
782/** @name CPUID AMD SVM Feature information.
783 * CPUID query with EAX=0x8000000a.
784 * @{
785 */
786/** Bit 0 - NP - Nested Paging supported. */
787#define X86_CPUID_SVM_FEATURE_EDX_NESTED_PAGING RT_BIT(0)
788/** Bit 1 - LbrVirt - Support for saving five debug MSRs. */
789#define X86_CPUID_SVM_FEATURE_EDX_LBR_VIRT RT_BIT(1)
790/** Bit 2 - SVML - SVM locking bit supported. */
791#define X86_CPUID_SVM_FEATURE_EDX_SVM_LOCK RT_BIT(2)
792/** Bit 3 - NRIPS - Saving the next instruction pointer is supported. */
793#define X86_CPUID_SVM_FEATURE_EDX_NRIP_SAVE RT_BIT(3)
794/** Bit 4 - TscRateMsr - Support for MSR TSC ratio. */
795#define X86_CPUID_SVM_FEATURE_EDX_TSC_RATE_MSR RT_BIT(4)
796/** Bit 5 - VmcbClean - Support VMCB clean bits. */
797#define X86_CPUID_SVM_FEATURE_EDX_VMCB_CLEAN RT_BIT(5)
798/** Bit 6 - FlushByAsid - Indicate TLB flushing for current ASID only, and that
799 * VMCB.TLB_Control is supported. */
800#define X86_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID RT_BIT(6)
801/** Bit 7 - DecodeAssists - Indicate decode assists is supported. */
802#define X86_CPUID_SVM_FEATURE_EDX_DECODE_ASSISTS RT_BIT(7)
803/** Bit 10 - PauseFilter - Indicates support for the PAUSE intercept filter. */
804#define X86_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER RT_BIT(10)
805/** Bit 12 - PauseFilterThreshold - Indicates support for the PAUSE
806 * intercept filter cycle count threshold. */
807#define X86_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER_THRESHOLD RT_BIT(12)
808/** Bit 13 - AVIC - Advanced Virtual Interrupt Controller. */
809#define X86_CPUID_SVM_FEATURE_EDX_AVIC RT_BIT(13)
810/** Bit 15 - V_VMSAVE_VMLOAD - Supports virtualized VMSAVE/VMLOAD. */
811#define X86_CPUID_SVM_FEATURE_EDX_VIRT_VMSAVE_VMLOAD RT_BIT(15)
812/** Bit 16 - V_VMSAVE_VMLOAD - Supports virtualized GIF. */
813#define X86_CPUID_SVM_FEATURE_EDX_VGIF RT_BIT(16)
814/** @} */
815
816
817/** @name CR0
818 * @remarks The 286 (MSW), 386 and 486 ignores attempts at setting
819 * reserved flags.
820 * @{ */
821/** Bit 0 - PE - Protection Enabled */
822#define X86_CR0_PE RT_BIT_32(0)
823#define X86_CR0_PROTECTION_ENABLE RT_BIT_32(0)
824/** Bit 1 - MP - Monitor Coprocessor */
825#define X86_CR0_MP RT_BIT_32(1)
826#define X86_CR0_MONITOR_COPROCESSOR RT_BIT_32(1)
827/** Bit 2 - EM - Emulation. */
828#define X86_CR0_EM RT_BIT_32(2)
829#define X86_CR0_EMULATE_FPU RT_BIT_32(2)
830/** Bit 3 - TS - Task Switch. */
831#define X86_CR0_TS RT_BIT_32(3)
832#define X86_CR0_TASK_SWITCH RT_BIT_32(3)
833/** Bit 4 - ET - Extension flag. (386, 'hardcoded' to 1 on 486+) */
834#define X86_CR0_ET RT_BIT_32(4)
835#define X86_CR0_EXTENSION_TYPE RT_BIT_32(4)
836/** Bit 5 - NE - Numeric error (486+). */
837#define X86_CR0_NE RT_BIT_32(5)
838#define X86_CR0_NUMERIC_ERROR RT_BIT_32(5)
839/** Bit 16 - WP - Write Protect (486+). */
840#define X86_CR0_WP RT_BIT_32(16)
841#define X86_CR0_WRITE_PROTECT RT_BIT_32(16)
842/** Bit 18 - AM - Alignment Mask (486+). */
843#define X86_CR0_AM RT_BIT_32(18)
844#define X86_CR0_ALIGMENT_MASK RT_BIT_32(18)
845/** Bit 29 - NW - Not Write-though (486+). */
846#define X86_CR0_NW RT_BIT_32(29)
847#define X86_CR0_NOT_WRITE_THROUGH RT_BIT_32(29)
848/** Bit 30 - WP - Cache Disable (486+). */
849#define X86_CR0_CD RT_BIT_32(30)
850#define X86_CR0_CACHE_DISABLE RT_BIT_32(30)
851/** Bit 31 - PG - Paging. */
852#define X86_CR0_PG RT_BIT_32(31)
853#define X86_CR0_PAGING RT_BIT_32(31)
854/** @} */
855
856
857/** @name CR3
858 * @{ */
859/** Bit 3 - PWT - Page-level Writes Transparent. */
860#define X86_CR3_PWT RT_BIT_32(3)
861/** Bit 4 - PCD - Page-level Cache Disable. */
862#define X86_CR3_PCD RT_BIT_32(4)
863/** Bits 12-31 - - Page directory page number. */
864#define X86_CR3_PAGE_MASK (0xfffff000)
865/** Bits 5-31 - - PAE Page directory page number. */
866#define X86_CR3_PAE_PAGE_MASK (0xffffffe0)
867/** Bits 12-51 - - AMD64 Page directory page number. */
868#define X86_CR3_AMD64_PAGE_MASK UINT64_C(0x000ffffffffff000)
869/** @} */
870
871
872/** @name CR4
873 * @{ */
874/** Bit 0 - VME - Virtual-8086 Mode Extensions. */
875#define X86_CR4_VME RT_BIT_32(0)
876/** Bit 1 - PVI - Protected-Mode Virtual Interrupts. */
877#define X86_CR4_PVI RT_BIT_32(1)
878/** Bit 2 - TSD - Time Stamp Disable. */
879#define X86_CR4_TSD RT_BIT_32(2)
880/** Bit 3 - DE - Debugging Extensions. */
881#define X86_CR4_DE RT_BIT_32(3)
882/** Bit 4 - PSE - Page Size Extension. */
883#define X86_CR4_PSE RT_BIT_32(4)
884/** Bit 5 - PAE - Physical Address Extension. */
885#define X86_CR4_PAE RT_BIT_32(5)
886/** Bit 6 - MCE - Machine-Check Enable. */
887#define X86_CR4_MCE RT_BIT_32(6)
888/** Bit 7 - PGE - Page Global Enable. */
889#define X86_CR4_PGE RT_BIT_32(7)
890/** Bit 8 - PCE - Performance-Monitoring Counter Enable. */
891#define X86_CR4_PCE RT_BIT_32(8)
892/** Bit 9 - OSFXSR - Operating System Support for FXSAVE and FXRSTORE instructions. */
893#define X86_CR4_OSFXSR RT_BIT_32(9)
894/** Bit 10 - OSXMMEEXCPT - Operating System Support for Unmasked SIMD Floating-Point Exceptions. */
895#define X86_CR4_OSXMMEEXCPT RT_BIT_32(10)
896/** Bit 13 - VMXE - VMX mode is enabled. */
897#define X86_CR4_VMXE RT_BIT_32(13)
898/** Bit 14 - SMXE - Safer Mode Extensions Enabled. */
899#define X86_CR4_SMXE RT_BIT_32(14)
900/** Bit 16 - FSGSBASE - Read/write FSGSBASE instructions Enable. */
901#define X86_CR4_FSGSBASE RT_BIT_32(16)
902/** Bit 17 - PCIDE - Process-Context Identifiers Enabled. */
903#define X86_CR4_PCIDE RT_BIT_32(17)
904/** Bit 18 - OSXSAVE - Operating System Support for XSAVE and processor
905 * extended states. */
906#define X86_CR4_OSXSAVE RT_BIT_32(18)
907/** Bit 20 - SMEP - Supervisor-mode Execution Prevention enabled. */
908#define X86_CR4_SMEP RT_BIT_32(20)
909/** Bit 21 - SMAP - Supervisor-mode Access Prevention enabled. */
910#define X86_CR4_SMAP RT_BIT_32(21)
911/** Bit 22 - PKE - Protection Key Enable. */
912#define X86_CR4_PKE RT_BIT_32(22)
913/** @} */
914
915
916/** @name DR6
917 * @{ */
918/** Bit 0 - B0 - Breakpoint 0 condition detected. */
919#define X86_DR6_B0 RT_BIT_32(0)
920/** Bit 1 - B1 - Breakpoint 1 condition detected. */
921#define X86_DR6_B1 RT_BIT_32(1)
922/** Bit 2 - B2 - Breakpoint 2 condition detected. */
923#define X86_DR6_B2 RT_BIT_32(2)
924/** Bit 3 - B3 - Breakpoint 3 condition detected. */
925#define X86_DR6_B3 RT_BIT_32(3)
926/** Mask of all the Bx bits. */
927#define X86_DR6_B_MASK UINT64_C(0x0000000f)
928/** Bit 13 - BD - Debug register access detected. Corresponds to the X86_DR7_GD bit. */
929#define X86_DR6_BD RT_BIT_32(13)
930/** Bit 14 - BS - Single step */
931#define X86_DR6_BS RT_BIT_32(14)
932/** Bit 15 - BT - Task switch. (TSS T bit.) */
933#define X86_DR6_BT RT_BIT_32(15)
934/** Bit 16 - RTM - Cleared if debug exception inside RTM (@sa X86_DR7_RTM). */
935#define X86_DR6_RTM RT_BIT_32(16)
936/** Value of DR6 after powerup/reset. */
937#define X86_DR6_INIT_VAL UINT64_C(0xFFFF0FF0)
938/** Bits which must be 1s in DR6. */
939#define X86_DR6_RA1_MASK UINT64_C(0xffff0ff0)
940/** Bits which must be 1s in DR6, when RTM is supported. */
941#define X86_DR6_RA1_MASK_RTM UINT64_C(0xfffe0ff0)
942/** Bits which must be 0s in DR6. */
943#define X86_DR6_RAZ_MASK RT_BIT_64(12)
944/** Bits which must be 0s on writes to DR6. */
945#define X86_DR6_MBZ_MASK UINT64_C(0xffffffff00000000)
946/** @} */
947
948/** Get the DR6.Bx bit for a the given breakpoint. */
949#define X86_DR6_B(iBp) RT_BIT_64(iBp)
950
951
952/** @name DR7
953 * @{ */
954/** Bit 0 - L0 - Local breakpoint enable. Cleared on task switch. */
955#define X86_DR7_L0 RT_BIT_32(0)
956/** Bit 1 - G0 - Global breakpoint enable. Not cleared on task switch. */
957#define X86_DR7_G0 RT_BIT_32(1)
958/** Bit 2 - L1 - Local breakpoint enable. Cleared on task switch. */
959#define X86_DR7_L1 RT_BIT_32(2)
960/** Bit 3 - G1 - Global breakpoint enable. Not cleared on task switch. */
961#define X86_DR7_G1 RT_BIT_32(3)
962/** Bit 4 - L2 - Local breakpoint enable. Cleared on task switch. */
963#define X86_DR7_L2 RT_BIT_32(4)
964/** Bit 5 - G2 - Global breakpoint enable. Not cleared on task switch. */
965#define X86_DR7_G2 RT_BIT_32(5)
966/** Bit 6 - L3 - Local breakpoint enable. Cleared on task switch. */
967#define X86_DR7_L3 RT_BIT_32(6)
968/** Bit 7 - G3 - Global breakpoint enable. Not cleared on task switch. */
969#define X86_DR7_G3 RT_BIT_32(7)
970/** Bit 8 - LE - Local breakpoint exact. (Not supported (read ignored) by P6 and later.) */
971#define X86_DR7_LE RT_BIT_32(8)
972/** Bit 9 - GE - Local breakpoint exact. (Not supported (read ignored) by P6 and later.) */
973#define X86_DR7_GE RT_BIT_32(9)
974
975/** L0, L1, L2, and L3. */
976#define X86_DR7_LE_ALL UINT64_C(0x0000000000000055)
977/** L0, L1, L2, and L3. */
978#define X86_DR7_GE_ALL UINT64_C(0x00000000000000aa)
979
980/** Bit 11 - RTM - Enable advanced debugging of RTM transactions.
981 * Requires IA32_DEBUGCTL.RTM=1 too, and RTM HW support of course. */
982#define X86_DR7_RTM RT_BIT_32(11)
983/** Bit 12 - IR (ICE) - Interrupt redirection on Pentium. When set, the in
984 * Circuit Emulator (ICE) will break emulation on breakpoints and stuff.
985 * May cause CPU hang if enabled without ICE attached when the ICEBP/INT1
986 * instruction is executed.
987 * @see http://www.rcollins.org/secrets/DR7.html */
988#define X86_DR7_ICE_IR RT_BIT_32(12)
989/** Bit 13 - GD - General detect enable. Enables emulators to get exceptions when
990 * any DR register is accessed. */
991#define X86_DR7_GD RT_BIT_32(13)
992/** Bit 14 - TR1 (ICE) - Code discontinuity trace for use with ICE on
993 * Pentium. */
994#define X86_DR7_ICE_TR1 RT_BIT_32(14)
995/** Bit 15 - TR2 (ICE) - Controls unknown ICE trace feature of the pentium. */
996#define X86_DR7_ICE_TR2 RT_BIT_32(15)
997/** Bit 16 & 17 - R/W0 - Read write field 0. Values X86_DR7_RW_*. */
998#define X86_DR7_RW0_MASK (3 << 16)
999/** Bit 18 & 19 - LEN0 - Length field 0. Values X86_DR7_LEN_*. */
1000#define X86_DR7_LEN0_MASK (3 << 18)
1001/** Bit 20 & 21 - R/W1 - Read write field 0. Values X86_DR7_RW_*. */
1002#define X86_DR7_RW1_MASK (3 << 20)
1003/** Bit 22 & 23 - LEN1 - Length field 0. Values X86_DR7_LEN_*. */
1004#define X86_DR7_LEN1_MASK (3 << 22)
1005/** Bit 24 & 25 - R/W2 - Read write field 0. Values X86_DR7_RW_*. */
1006#define X86_DR7_RW2_MASK (3 << 24)
1007/** Bit 26 & 27 - LEN2 - Length field 0. Values X86_DR7_LEN_*. */
1008#define X86_DR7_LEN2_MASK (3 << 26)
1009/** Bit 28 & 29 - R/W3 - Read write field 0. Values X86_DR7_RW_*. */
1010#define X86_DR7_RW3_MASK (3 << 28)
1011/** Bit 30 & 31 - LEN3 - Length field 0. Values X86_DR7_LEN_*. */
1012#define X86_DR7_LEN3_MASK (3 << 30)
1013
1014/** Bits which reads as 1s. */
1015#define X86_DR7_RA1_MASK RT_BIT_32(10)
1016/** Bits which reads as zeros. These are related to ICE (bits 12, 14, 15). */
1017#define X86_DR7_RAZ_MASK UINT64_C(0x0000d800)
1018/** Bits which must be 0s when writing to DR7. */
1019#define X86_DR7_MBZ_MASK UINT64_C(0xffffffff00000000)
1020
1021/** Calcs the L bit of Nth breakpoint.
1022 * @param iBp The breakpoint number [0..3].
1023 */
1024#define X86_DR7_L(iBp) ( UINT32_C(1) << (iBp * 2) )
1025
1026/** Calcs the G bit of Nth breakpoint.
1027 * @param iBp The breakpoint number [0..3].
1028 */
1029#define X86_DR7_G(iBp) ( UINT32_C(1) << (iBp * 2 + 1) )
1030
1031/** Calcs the L and G bits of Nth breakpoint.
1032 * @param iBp The breakpoint number [0..3].
1033 */
1034#define X86_DR7_L_G(iBp) ( UINT32_C(3) << (iBp * 2) )
1035
1036/** @name Read/Write values.
1037 * @{ */
1038/** Break on instruction fetch only. */
1039#define X86_DR7_RW_EO UINT32_C(0)
1040/** Break on write only. */
1041#define X86_DR7_RW_WO UINT32_C(1)
1042/** Break on I/O read/write. This is only defined if CR4.DE is set. */
1043#define X86_DR7_RW_IO UINT32_C(2)
1044/** Break on read or write (but not instruction fetches). */
1045#define X86_DR7_RW_RW UINT32_C(3)
1046/** @} */
1047
1048/** Shifts a X86_DR7_RW_* value to its right place.
1049 * @param iBp The breakpoint number [0..3].
1050 * @param fRw One of the X86_DR7_RW_* value.
1051 */
1052#define X86_DR7_RW(iBp, fRw) ( (fRw) << ((iBp) * 4 + 16) )
1053
1054/** Fetch the R/Wx bits for a given breakpoint (so it can be compared with
1055 * one of the X86_DR7_RW_XXX constants).
1056 *
1057 * @returns X86_DR7_RW_XXX
1058 * @param uDR7 DR7 value
1059 * @param iBp The breakpoint number [0..3].
1060 */
1061#define X86_DR7_GET_RW(uDR7, iBp) ( ( (uDR7) >> ((iBp) * 4 + 16) ) & UINT32_C(3) )
1062
1063/** R/W0, R/W1, R/W2, and R/W3. */
1064#define X86_DR7_RW_ALL_MASKS UINT32_C(0x33330000)
1065
1066#ifndef VBOX_FOR_DTRACE_LIB
1067/** Checks if there are any I/O breakpoint types configured in the RW
1068 * registers. Does NOT check if these are enabled, sorry. */
1069# define X86_DR7_ANY_RW_IO(uDR7) \
1070 ( ( UINT32_C(0x22220000) & (uDR7) ) /* any candidates? */ \
1071 && ( ( (UINT32_C(0x22220000) & (uDR7) ) >> 1 ) & ~(uDR7) ) )
1072AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x33330000)) == 0);
1073AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x22220000)) == 1);
1074AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x32320000)) == 1);
1075AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x23230000)) == 1);
1076AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x00000000)) == 0);
1077AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x00010000)) == 0);
1078AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x00020000)) == 1);
1079AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x00030000)) == 0);
1080AssertCompile(X86_DR7_ANY_RW_IO(UINT32_C(0x00040000)) == 0);
1081#endif /* !VBOX_FOR_DTRACE_LIB */
1082
1083/** @name Length values.
1084 * @{ */
1085#define X86_DR7_LEN_BYTE UINT32_C(0)
1086#define X86_DR7_LEN_WORD UINT32_C(1)
1087#define X86_DR7_LEN_QWORD UINT32_C(2) /**< AMD64 long mode only. */
1088#define X86_DR7_LEN_DWORD UINT32_C(3)
1089/** @} */
1090
1091/** Shifts a X86_DR7_LEN_* value to its right place.
1092 * @param iBp The breakpoint number [0..3].
1093 * @param cb One of the X86_DR7_LEN_* values.
1094 */
1095#define X86_DR7_LEN(iBp, cb) ( (cb) << ((iBp) * 4 + 18) )
1096
1097/** Fetch the breakpoint length bits from the DR7 value.
1098 * @param uDR7 DR7 value
1099 * @param iBp The breakpoint number [0..3].
1100 */
1101#define X86_DR7_GET_LEN(uDR7, iBp) ( ( (uDR7) >> ((iBp) * 4 + 18) ) & UINT32_C(0x3) )
1102
1103/** Mask used to check if any breakpoints are enabled. */
1104#define X86_DR7_ENABLED_MASK UINT32_C(0x000000ff)
1105
1106/** LEN0, LEN1, LEN2, and LEN3. */
1107#define X86_DR7_LEN_ALL_MASKS UINT32_C(0xcccc0000)
1108/** R/W0, R/W1, R/W2, R/W3,LEN0, LEN1, LEN2, and LEN3. */
1109#define X86_DR7_RW_LEN_ALL_MASKS UINT32_C(0xffff0000)
1110
1111/** Value of DR7 after powerup/reset. */
1112#define X86_DR7_INIT_VAL 0x400
1113/** @} */
1114
1115
1116/** @name Machine Specific Registers
1117 * @{
1118 */
1119/** Machine check address register (P5). */
1120#define MSR_P5_MC_ADDR UINT32_C(0x00000000)
1121/** Machine check type register (P5). */
1122#define MSR_P5_MC_TYPE UINT32_C(0x00000001)
1123/** Time Stamp Counter. */
1124#define MSR_IA32_TSC 0x10
1125#define MSR_IA32_CESR UINT32_C(0x00000011)
1126#define MSR_IA32_CTR0 UINT32_C(0x00000012)
1127#define MSR_IA32_CTR1 UINT32_C(0x00000013)
1128
1129#define MSR_IA32_PLATFORM_ID 0x17
1130
1131#ifndef MSR_IA32_APICBASE /* qemu cpu.h kludge */
1132# define MSR_IA32_APICBASE 0x1b
1133/** Local APIC enabled. */
1134# define MSR_IA32_APICBASE_EN RT_BIT_64(11)
1135/** X2APIC enabled (requires the EN bit to be set). */
1136# define MSR_IA32_APICBASE_EXTD RT_BIT_64(10)
1137/** The processor is the boot strap processor (BSP). */
1138# define MSR_IA32_APICBASE_BSP RT_BIT_64(8)
1139/** Minimum base address mask, consult CPUID leaf 0x80000008 for the actual
1140 * width. */
1141# define MSR_IA32_APICBASE_BASE_MIN UINT64_C(0x0000000ffffff000)
1142/** The default physical base address of the APIC. */
1143# define MSR_IA32_APICBASE_ADDR UINT64_C(0x00000000fee00000)
1144/** Gets the physical base address from the MSR. */
1145# define MSR_IA32_APICBASE_GET_ADDR(a_Msr) ((a_Msr) & X86_PAGE_4K_BASE_MASK)
1146#endif
1147
1148/** Undocumented intel MSR for reporting thread and core counts.
1149 * Judging from the XNU sources, it seems to be introduced in Nehalem. The
1150 * first 16 bits is the thread count. The next 16 bits the core count, except
1151 * on Westmere where it seems it's only the next 4 bits for some reason. */
1152#define MSR_CORE_THREAD_COUNT 0x35
1153
1154/** CPU Feature control. */
1155#define MSR_IA32_FEATURE_CONTROL 0x3A
1156/** Feature control - Lock MSR from writes (R/W0). */
1157#define MSR_IA32_FEATURE_CONTROL_LOCK RT_BIT_64(0)
1158/** Feature control - Enable VMX inside SMX operation (R/WL). */
1159#define MSR_IA32_FEATURE_CONTROL_SMX_VMXON RT_BIT_64(1)
1160/** Feature control - Enable VMX outside SMX operationr (R/WL). */
1161#define MSR_IA32_FEATURE_CONTROL_VMXON RT_BIT_64(2)
1162/** Feature control - SENTER local functions enable (R/WL). */
1163#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_0 RT_BIT_64(8)
1164#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_1 RT_BIT_64(9)
1165#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_2 RT_BIT_64(10)
1166#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_3 RT_BIT_64(11)
1167#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_4 RT_BIT_64(12)
1168#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_5 RT_BIT_64(13)
1169#define MSR_IA32_FEATURE_CONTROL_SENTER_LOCAL_FN_6 RT_BIT_64(14)
1170/** Feature control - SENTER global enable (R/WL). */
1171#define MSR_IA32_FEATURE_CONTROL_SENTER_GLOBAL_EN RT_BIT_64(15)
1172/** Feature control - SGX launch control enable (R/WL). */
1173#define MSR_IA32_FEATURE_CONTROL_SGX_LAUNCH_EN RT_BIT_64(17)
1174/** Feature control - SGX global enable (R/WL). */
1175#define MSR_IA32_FEATURE_CONTROL_SGX_GLOBAL_EN RT_BIT_64(18)
1176/** Feature control - LMCE on (R/WL). */
1177#define MSR_IA32_FEATURE_CONTROL_LMCE RT_BIT_64(20)
1178
1179/** Per-processor TSC adjust MSR. */
1180#define MSR_IA32_TSC_ADJUST 0x3B
1181
1182/** Spectre control register.
1183 * Logical processor scope. Reset value 0, unaffected by SIPI & INIT. */
1184#define MSR_IA32_SPEC_CTRL 0x48
1185/** IBRS - Indirect branch restricted speculation. */
1186#define MSR_IA32_SPEC_CTRL_F_IBRS RT_BIT_32(0)
1187/** STIBP - Single thread indirect branch predictors. */
1188#define MSR_IA32_SPEC_CTRL_F_STIBP RT_BIT_32(1)
1189
1190/** Prediction command register.
1191 * Write only, logical processor scope, no state since write only. */
1192#define MSR_IA32_PRED_CMD 0x49
1193/** IBPB - Indirect branch prediction barrie when written as 1. */
1194#define MSR_IA32_PRED_CMD_F_IBPB RT_BIT_32(0)
1195
1196/** BIOS update trigger (microcode update). */
1197#define MSR_IA32_BIOS_UPDT_TRIG 0x79
1198
1199/** BIOS update signature (microcode). */
1200#define MSR_IA32_BIOS_SIGN_ID 0x8B
1201
1202/** SMM monitor control. */
1203#define MSR_IA32_SMM_MONITOR_CTL 0x9B
1204
1205/** General performance counter no. 0. */
1206#define MSR_IA32_PMC0 0xC1
1207/** General performance counter no. 1. */
1208#define MSR_IA32_PMC1 0xC2
1209/** General performance counter no. 2. */
1210#define MSR_IA32_PMC2 0xC3
1211/** General performance counter no. 3. */
1212#define MSR_IA32_PMC3 0xC4
1213
1214/** Nehalem power control. */
1215#define MSR_IA32_PLATFORM_INFO 0xCE
1216
1217/** Get FSB clock status (Intel-specific). */
1218#define MSR_IA32_FSB_CLOCK_STS 0xCD
1219
1220/** C-State configuration control. Intel specific: Nehalem, Sandy Bridge. */
1221#define MSR_PKG_CST_CONFIG_CONTROL UINT32_C(0x000000e2)
1222
1223/** C0 Maximum Frequency Clock Count */
1224#define MSR_IA32_MPERF 0xE7
1225/** C0 Actual Frequency Clock Count */
1226#define MSR_IA32_APERF 0xE8
1227
1228/** MTRR Capabilities. */
1229#define MSR_IA32_MTRR_CAP 0xFE
1230
1231/** Architecture capabilities (bugfixes).
1232 * @note May move */
1233#define MSR_IA32_ARCH_CAPABILITIES UINT32_C(0x10a)
1234/** CPU is no subject to spectre problems. */
1235#define MSR_IA32_ARCH_CAP_F_SPECTRE_FIX RT_BIT_32(0)
1236/** CPU has better IBRS and you can leave it on all the time. */
1237#define MSR_IA32_ARCH_CAP_F_BETTER_IBRS RT_BIT_32(1)
1238
1239/** Cache control/info. */
1240#define MSR_BBL_CR_CTL3 UINT32_C(0x11e)
1241
1242#ifndef MSR_IA32_SYSENTER_CS /* qemu cpu.h kludge */
1243/** SYSENTER_CS - the R0 CS, indirectly giving R0 SS, R3 CS and R3 DS.
1244 * R0 SS == CS + 8
1245 * R3 CS == CS + 16
1246 * R3 SS == CS + 24
1247 */
1248#define MSR_IA32_SYSENTER_CS 0x174
1249/** SYSENTER_ESP - the R0 ESP. */
1250#define MSR_IA32_SYSENTER_ESP 0x175
1251/** SYSENTER_EIP - the R0 EIP. */
1252#define MSR_IA32_SYSENTER_EIP 0x176
1253#endif
1254
1255/** Machine Check Global Capabilities Register. */
1256#define MSR_IA32_MCG_CAP 0x179
1257/** Machine Check Global Status Register. */
1258#define MSR_IA32_MCG_STATUS 0x17A
1259/** Machine Check Global Control Register. */
1260#define MSR_IA32_MCG_CTRL 0x17B
1261
1262/** Page Attribute Table. */
1263#define MSR_IA32_CR_PAT 0x277
1264/** Default PAT MSR value on processor powerup / reset (see Intel spec. 11.12.4
1265 * "Programming the PAT", AMD spec. 7.8.2 "PAT Indexing") */
1266#define MSR_IA32_CR_PAT_INIT_VAL UINT64_C(0x0007040600070406)
1267
1268/** Performance counter MSRs. (Intel only) */
1269#define MSR_IA32_PERFEVTSEL0 0x186
1270#define MSR_IA32_PERFEVTSEL1 0x187
1271/** Flexible ratio, seems to be undocumented, used by XNU (tsc.c).
1272 * The 16th bit whether flex ratio is being used, in which case bits 15:8
1273 * holds a ratio that Apple takes for TSC granularity.
1274 *
1275 * @note This MSR conflicts the P4 MSR_MCG_R12 register. */
1276#define MSR_FLEX_RATIO 0x194
1277/** Performance state value and starting with Intel core more.
1278 * Apple uses the >=core features to determine TSC granularity on older CPUs. */
1279#define MSR_IA32_PERF_STATUS 0x198
1280#define MSR_IA32_PERF_CTL 0x199
1281#define MSR_IA32_THERM_STATUS 0x19c
1282
1283/** Enable misc. processor features (R/W). */
1284#define MSR_IA32_MISC_ENABLE 0x1A0
1285/** Enable fast-strings feature (for REP MOVS and REP STORS). */
1286#define MSR_IA32_MISC_ENABLE_FAST_STRINGS RT_BIT_64(0)
1287/** Automatic Thermal Control Circuit Enable (R/W). */
1288#define MSR_IA32_MISC_ENABLE_TCC RT_BIT_64(3)
1289/** Performance Monitoring Available (R). */
1290#define MSR_IA32_MISC_ENABLE_PERF_MON RT_BIT_64(7)
1291/** Branch Trace Storage Unavailable (R/O). */
1292#define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL RT_BIT_64(11)
1293/** Precise Event Based Sampling (PEBS) Unavailable (R/O). */
1294#define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL RT_BIT_64(12)
1295/** Enhanced Intel SpeedStep Technology Enable (R/W). */
1296#define MSR_IA32_MISC_ENABLE_SST_ENABLE RT_BIT_64(16)
1297/** If MONITOR/MWAIT is supported (R/W). */
1298#define MSR_IA32_MISC_ENABLE_MONITOR RT_BIT_64(18)
1299/** Limit CPUID Maxval to 3 leafs (R/W). */
1300#define MSR_IA32_MISC_ENABLE_LIMIT_CPUID RT_BIT_64(22)
1301/** When set to 1, xTPR messages are disabled (R/W). */
1302#define MSR_IA32_MISC_ENABLE_XTPR_MSG_DISABLE RT_BIT_64(23)
1303/** When set to 1, the Execute Disable Bit feature (XD Bit) is disabled (R/W). */
1304#define MSR_IA32_MISC_ENABLE_XD_DISABLE RT_BIT_64(34)
1305
1306/** Trace/Profile Resource Control (R/W) */
1307#define MSR_IA32_DEBUGCTL UINT32_C(0x000001d9)
1308/** Last branch record. */
1309#define MSR_IA32_DEBUGCTL_LBR RT_BIT_64(0)
1310/** Branch trace flag (single step on branches). */
1311#define MSR_IA32_DEBUGCTL_BTF RT_BIT_64(1)
1312/** Performance monitoring pin control (AMD only). */
1313#define MSR_IA32_DEBUGCTL_PB0 RT_BIT_64(2)
1314#define MSR_IA32_DEBUGCTL_PB1 RT_BIT_64(3)
1315#define MSR_IA32_DEBUGCTL_PB2 RT_BIT_64(4)
1316#define MSR_IA32_DEBUGCTL_PB3 RT_BIT_64(5)
1317/** Trace message enable (Intel only). */
1318#define MSR_IA32_DEBUGCTL_TR RT_BIT_64(6)
1319/** Branch trace store (Intel only). */
1320#define MSR_IA32_DEBUGCTL_BTS RT_BIT_64(7)
1321/** Branch trace interrupt (Intel only). */
1322#define MSR_IA32_DEBUGCTL_BTINT RT_BIT_64(8)
1323/** Branch trace off in privileged code (Intel only). */
1324#define MSR_IA32_DEBUGCTL_BTS_OFF_OS RT_BIT_64(9)
1325/** Branch trace off in user code (Intel only). */
1326#define MSR_IA32_DEBUGCTL_BTS_OFF_USER RT_BIT_64(10)
1327/** Freeze LBR on PMI flag (Intel only). */
1328#define MSR_IA32_DEBUGCTL_FREEZE_LBR_ON_PMI RT_BIT_64(11)
1329/** Freeze PERFMON on PMI flag (Intel only). */
1330#define MSR_IA32_DEBUGCTL_FREEZE_PERFMON_ON_PMI RT_BIT_64(12)
1331/** Freeze while SMM enabled (Intel only). */
1332#define MSR_IA32_DEBUGCTL_FREEZE_WHILE_SMM_EM RT_BIT_64(14)
1333/** Advanced debugging of RTM regions (Intel only). */
1334#define MSR_IA32_DEBUGCTL_RTM RT_BIT_64(15)
1335
1336/** The number (0..3 or 0..15) of the last branch record register on P4 and
1337 * related Xeons. */
1338#define MSR_P4_LASTBRANCH_TOS UINT32_C(0x000001da)
1339/** @name Last branch registers for P4 and Xeon, models 0 thru 2.
1340 * @{ */
1341#define MSR_P4_LASTBRANCH_0 UINT32_C(0x000001db)
1342#define MSR_P4_LASTBRANCH_1 UINT32_C(0x000001dc)
1343#define MSR_P4_LASTBRANCH_2 UINT32_C(0x000001dd)
1344#define MSR_P4_LASTBRANCH_3 UINT32_C(0x000001de)
1345/** @} */
1346
1347
1348#define IA32_MTRR_PHYSBASE0 0x200
1349#define IA32_MTRR_PHYSMASK0 0x201
1350#define IA32_MTRR_PHYSBASE1 0x202
1351#define IA32_MTRR_PHYSMASK1 0x203
1352#define IA32_MTRR_PHYSBASE2 0x204
1353#define IA32_MTRR_PHYSMASK2 0x205
1354#define IA32_MTRR_PHYSBASE3 0x206
1355#define IA32_MTRR_PHYSMASK3 0x207
1356#define IA32_MTRR_PHYSBASE4 0x208
1357#define IA32_MTRR_PHYSMASK4 0x209
1358#define IA32_MTRR_PHYSBASE5 0x20a
1359#define IA32_MTRR_PHYSMASK5 0x20b
1360#define IA32_MTRR_PHYSBASE6 0x20c
1361#define IA32_MTRR_PHYSMASK6 0x20d
1362#define IA32_MTRR_PHYSBASE7 0x20e
1363#define IA32_MTRR_PHYSMASK7 0x20f
1364#define IA32_MTRR_PHYSBASE8 0x210
1365#define IA32_MTRR_PHYSMASK8 0x211
1366#define IA32_MTRR_PHYSBASE9 0x212
1367#define IA32_MTRR_PHYSMASK9 0x213
1368
1369/** Fixed range MTRRs.
1370 * @{ */
1371#define IA32_MTRR_FIX64K_00000 0x250
1372#define IA32_MTRR_FIX16K_80000 0x258
1373#define IA32_MTRR_FIX16K_A0000 0x259
1374#define IA32_MTRR_FIX4K_C0000 0x268
1375#define IA32_MTRR_FIX4K_C8000 0x269
1376#define IA32_MTRR_FIX4K_D0000 0x26a
1377#define IA32_MTRR_FIX4K_D8000 0x26b
1378#define IA32_MTRR_FIX4K_E0000 0x26c
1379#define IA32_MTRR_FIX4K_E8000 0x26d
1380#define IA32_MTRR_FIX4K_F0000 0x26e
1381#define IA32_MTRR_FIX4K_F8000 0x26f
1382/** @} */
1383
1384/** MTRR Default Range. */
1385#define MSR_IA32_MTRR_DEF_TYPE 0x2FF
1386
1387/** Global performance counter control facilities (Intel only). */
1388#define MSR_IA32_PERF_GLOBAL_STATUS 0x38E
1389#define MSR_IA32_PERF_GLOBAL_CTRL 0x38F
1390#define MSR_IA32_PERF_GLOBAL_OVF_CTRL 0x390
1391
1392/** Precise Event Based sampling (Intel only). */
1393#define MSR_IA32_PEBS_ENABLE 0x3F1
1394
1395#define MSR_IA32_MC0_CTL 0x400
1396#define MSR_IA32_MC0_STATUS 0x401
1397
1398/** Basic VMX information. */
1399#define MSR_IA32_VMX_BASIC 0x480
1400/** Allowed settings for pin-based VM execution controls. */
1401#define MSR_IA32_VMX_PINBASED_CTLS 0x481
1402/** Allowed settings for proc-based VM execution controls. */
1403#define MSR_IA32_VMX_PROCBASED_CTLS 0x482
1404/** Allowed settings for the VM-exit controls. */
1405#define MSR_IA32_VMX_EXIT_CTLS 0x483
1406/** Allowed settings for the VM-entry controls. */
1407#define MSR_IA32_VMX_ENTRY_CTLS 0x484
1408/** Misc VMX info. */
1409#define MSR_IA32_VMX_MISC 0x485
1410/** Fixed cleared bits in CR0. */
1411#define MSR_IA32_VMX_CR0_FIXED0 0x486
1412/** Fixed set bits in CR0. */
1413#define MSR_IA32_VMX_CR0_FIXED1 0x487
1414/** Fixed cleared bits in CR4. */
1415#define MSR_IA32_VMX_CR4_FIXED0 0x488
1416/** Fixed set bits in CR4. */
1417#define MSR_IA32_VMX_CR4_FIXED1 0x489
1418/** Information for enumerating fields in the VMCS. */
1419#define MSR_IA32_VMX_VMCS_ENUM 0x48A
1420/** Allowed settings for the VM-functions controls. */
1421#define MSR_IA32_VMX_VMFUNC 0x491
1422/** Allowed settings for secondary proc-based VM execution controls */
1423#define MSR_IA32_VMX_PROCBASED_CTLS2 0x48B
1424/** EPT capabilities. */
1425#define MSR_IA32_VMX_EPT_VPID_CAP 0x48C
1426/** Allowed settings of all pin-based VM execution controls. */
1427#define MSR_IA32_VMX_TRUE_PINBASED_CTLS 0x48D
1428/** Allowed settings of all proc-based VM execution controls. */
1429#define MSR_IA32_VMX_TRUE_PROCBASED_CTLS 0x48E
1430/** Allowed settings of all VMX exit controls. */
1431#define MSR_IA32_VMX_TRUE_EXIT_CTLS 0x48F
1432/** Allowed settings of all VMX entry controls. */
1433#define MSR_IA32_VMX_TRUE_ENTRY_CTLS 0x490
1434/** Allowed settings for the VM-function controls. */
1435#define MSR_IA32_VMX_VMFUNC 0x491
1436
1437
1438/** DS Save Area (R/W). */
1439#define MSR_IA32_DS_AREA 0x600
1440/** Running Average Power Limit (RAPL) power units. */
1441#define MSR_RAPL_POWER_UNIT 0x606
1442
1443/** X2APIC MSR range start. */
1444#define MSR_IA32_X2APIC_START 0x800
1445/** X2APIC MSR - APIC ID Register. */
1446#define MSR_IA32_X2APIC_ID 0x802
1447/** X2APIC MSR - APIC Version Register. */
1448#define MSR_IA32_X2APIC_VERSION 0x803
1449/** X2APIC MSR - Task Priority Register. */
1450#define MSR_IA32_X2APIC_TPR 0x808
1451/** X2APIC MSR - Processor Priority register. */
1452#define MSR_IA32_X2APIC_PPR 0x80A
1453/** X2APIC MSR - End Of Interrupt register. */
1454#define MSR_IA32_X2APIC_EOI 0x80B
1455/** X2APIC MSR - Logical Destination Register. */
1456#define MSR_IA32_X2APIC_LDR 0x80D
1457/** X2APIC MSR - Spurious Interrupt Vector Register. */
1458#define MSR_IA32_X2APIC_SVR 0x80F
1459/** X2APIC MSR - In-service Register (bits 31:0). */
1460#define MSR_IA32_X2APIC_ISR0 0x810
1461/** X2APIC MSR - In-service Register (bits 63:32). */
1462#define MSR_IA32_X2APIC_ISR1 0x811
1463/** X2APIC MSR - In-service Register (bits 95:64). */
1464#define MSR_IA32_X2APIC_ISR2 0x812
1465/** X2APIC MSR - In-service Register (bits 127:96). */
1466#define MSR_IA32_X2APIC_ISR3 0x813
1467/** X2APIC MSR - In-service Register (bits 159:128). */
1468#define MSR_IA32_X2APIC_ISR4 0x814
1469/** X2APIC MSR - In-service Register (bits 191:160). */
1470#define MSR_IA32_X2APIC_ISR5 0x815
1471/** X2APIC MSR - In-service Register (bits 223:192). */
1472#define MSR_IA32_X2APIC_ISR6 0x816
1473/** X2APIC MSR - In-service Register (bits 255:224). */
1474#define MSR_IA32_X2APIC_ISR7 0x817
1475/** X2APIC MSR - Trigger Mode Register (bits 31:0). */
1476#define MSR_IA32_X2APIC_TMR0 0x818
1477/** X2APIC MSR - Trigger Mode Register (bits 63:32). */
1478#define MSR_IA32_X2APIC_TMR1 0x819
1479/** X2APIC MSR - Trigger Mode Register (bits 95:64). */
1480#define MSR_IA32_X2APIC_TMR2 0x81A
1481/** X2APIC MSR - Trigger Mode Register (bits 127:96). */
1482#define MSR_IA32_X2APIC_TMR3 0x81B
1483/** X2APIC MSR - Trigger Mode Register (bits 159:128). */
1484#define MSR_IA32_X2APIC_TMR4 0x81C
1485/** X2APIC MSR - Trigger Mode Register (bits 191:160). */
1486#define MSR_IA32_X2APIC_TMR5 0x81D
1487/** X2APIC MSR - Trigger Mode Register (bits 223:192). */
1488#define MSR_IA32_X2APIC_TMR6 0x81E
1489/** X2APIC MSR - Trigger Mode Register (bits 255:224). */
1490#define MSR_IA32_X2APIC_TMR7 0x81F
1491/** X2APIC MSR - Interrupt Request Register (bits 31:0). */
1492#define MSR_IA32_X2APIC_IRR0 0x820
1493/** X2APIC MSR - Interrupt Request Register (bits 63:32). */
1494#define MSR_IA32_X2APIC_IRR1 0x821
1495/** X2APIC MSR - Interrupt Request Register (bits 95:64). */
1496#define MSR_IA32_X2APIC_IRR2 0x822
1497/** X2APIC MSR - Interrupt Request Register (bits 127:96). */
1498#define MSR_IA32_X2APIC_IRR3 0x823
1499/** X2APIC MSR - Interrupt Request Register (bits 159:128). */
1500#define MSR_IA32_X2APIC_IRR4 0x824
1501/** X2APIC MSR - Interrupt Request Register (bits 191:160). */
1502#define MSR_IA32_X2APIC_IRR5 0x825
1503/** X2APIC MSR - Interrupt Request Register (bits 223:192). */
1504#define MSR_IA32_X2APIC_IRR6 0x826
1505/** X2APIC MSR - Interrupt Request Register (bits 255:224). */
1506#define MSR_IA32_X2APIC_IRR7 0x827
1507/** X2APIC MSR - Error Status Register. */
1508#define MSR_IA32_X2APIC_ESR 0x828
1509/** X2APIC MSR - LVT CMCI Register. */
1510#define MSR_IA32_X2APIC_LVT_CMCI 0x82F
1511/** X2APIC MSR - Interrupt Command Register. */
1512#define MSR_IA32_X2APIC_ICR 0x830
1513/** X2APIC MSR - LVT Timer Register. */
1514#define MSR_IA32_X2APIC_LVT_TIMER 0x832
1515/** X2APIC MSR - LVT Thermal Sensor Register. */
1516#define MSR_IA32_X2APIC_LVT_THERMAL 0x833
1517/** X2APIC MSR - LVT Performance Counter Register. */
1518#define MSR_IA32_X2APIC_LVT_PERF 0x834
1519/** X2APIC MSR - LVT LINT0 Register. */
1520#define MSR_IA32_X2APIC_LVT_LINT0 0x835
1521/** X2APIC MSR - LVT LINT1 Register. */
1522#define MSR_IA32_X2APIC_LVT_LINT1 0x836
1523/** X2APIC MSR - LVT Error Register . */
1524#define MSR_IA32_X2APIC_LVT_ERROR 0x837
1525/** X2APIC MSR - Timer Initial Count Register. */
1526#define MSR_IA32_X2APIC_TIMER_ICR 0x838
1527/** X2APIC MSR - Timer Current Count Register. */
1528#define MSR_IA32_X2APIC_TIMER_CCR 0x839
1529/** X2APIC MSR - Timer Divide Configuration Register. */
1530#define MSR_IA32_X2APIC_TIMER_DCR 0x83E
1531/** X2APIC MSR - Self IPI. */
1532#define MSR_IA32_X2APIC_SELF_IPI 0x83F
1533/** X2APIC MSR range end. */
1534#define MSR_IA32_X2APIC_END 0xBFF
1535/** X2APIC MSR - LVT start range. */
1536#define MSR_IA32_X2APIC_LVT_START MSR_IA32_X2APIC_LVT_TIMER
1537/** X2APIC MSR - LVT end range (inclusive). */
1538#define MSR_IA32_X2APIC_LVT_END MSR_IA32_X2APIC_LVT_ERROR
1539
1540/** K6 EFER - Extended Feature Enable Register. */
1541#define MSR_K6_EFER UINT32_C(0xc0000080)
1542/** @todo document EFER */
1543/** Bit 0 - SCE - System call extensions (SYSCALL / SYSRET). (R/W) */
1544#define MSR_K6_EFER_SCE RT_BIT_32(0)
1545/** Bit 8 - LME - Long mode enabled. (R/W) */
1546#define MSR_K6_EFER_LME RT_BIT_32(8)
1547/** Bit 10 - LMA - Long mode active. (R) */
1548#define MSR_K6_EFER_LMA RT_BIT_32(10)
1549/** Bit 11 - NXE - No-Execute Page Protection Enabled. (R/W) */
1550#define MSR_K6_EFER_NXE RT_BIT_32(11)
1551#define MSR_K6_EFER_BIT_NXE 11 /**< Bit number of MSR_K6_EFER_NXE */
1552/** Bit 12 - SVME - Secure VM Extension Enabled. (R/W) */
1553#define MSR_K6_EFER_SVME RT_BIT_32(12)
1554/** Bit 13 - LMSLE - Long Mode Segment Limit Enable. (R/W?) */
1555#define MSR_K6_EFER_LMSLE RT_BIT_32(13)
1556/** Bit 14 - FFXSR - Fast FXSAVE / FXRSTOR (skip XMM*). (R/W) */
1557#define MSR_K6_EFER_FFXSR RT_BIT_32(14)
1558/** Bit 15 - TCE - Translation Cache Extension. (R/W) */
1559#define MSR_K6_EFER_TCE RT_BIT_32(15)
1560/** K6 STAR - SYSCALL/RET targets. */
1561#define MSR_K6_STAR UINT32_C(0xc0000081)
1562/** Shift value for getting the SYSRET CS and SS value. */
1563#define MSR_K6_STAR_SYSRET_CS_SS_SHIFT 48
1564/** Shift value for getting the SYSCALL CS and SS value. */
1565#define MSR_K6_STAR_SYSCALL_CS_SS_SHIFT 32
1566/** Selector mask for use after shifting. */
1567#define MSR_K6_STAR_SEL_MASK UINT32_C(0xffff)
1568/** The mask which give the SYSCALL EIP. */
1569#define MSR_K6_STAR_SYSCALL_EIP_MASK UINT32_C(0xffffffff)
1570/** K6 WHCR - Write Handling Control Register. */
1571#define MSR_K6_WHCR UINT32_C(0xc0000082)
1572/** K6 UWCCR - UC/WC Cacheability Control Register. */
1573#define MSR_K6_UWCCR UINT32_C(0xc0000085)
1574/** K6 PSOR - Processor State Observability Register. */
1575#define MSR_K6_PSOR UINT32_C(0xc0000087)
1576/** K6 PFIR - Page Flush/Invalidate Register. */
1577#define MSR_K6_PFIR UINT32_C(0xc0000088)
1578
1579/** Performance counter MSRs. (AMD only) */
1580#define MSR_K7_EVNTSEL0 UINT32_C(0xc0010000)
1581#define MSR_K7_EVNTSEL1 UINT32_C(0xc0010001)
1582#define MSR_K7_EVNTSEL2 UINT32_C(0xc0010002)
1583#define MSR_K7_EVNTSEL3 UINT32_C(0xc0010003)
1584#define MSR_K7_PERFCTR0 UINT32_C(0xc0010004)
1585#define MSR_K7_PERFCTR1 UINT32_C(0xc0010005)
1586#define MSR_K7_PERFCTR2 UINT32_C(0xc0010006)
1587#define MSR_K7_PERFCTR3 UINT32_C(0xc0010007)
1588
1589/** K8 LSTAR - Long mode SYSCALL target (RIP). */
1590#define MSR_K8_LSTAR UINT32_C(0xc0000082)
1591/** K8 CSTAR - Compatibility mode SYSCALL target (RIP). */
1592#define MSR_K8_CSTAR UINT32_C(0xc0000083)
1593/** K8 SF_MASK - SYSCALL flag mask. (aka SFMASK) */
1594#define MSR_K8_SF_MASK UINT32_C(0xc0000084)
1595/** K8 FS.base - The 64-bit base FS register. */
1596#define MSR_K8_FS_BASE UINT32_C(0xc0000100)
1597/** K8 GS.base - The 64-bit base GS register. */
1598#define MSR_K8_GS_BASE UINT32_C(0xc0000101)
1599/** K8 KernelGSbase - Used with SWAPGS. */
1600#define MSR_K8_KERNEL_GS_BASE UINT32_C(0xc0000102)
1601/** K8 TSC_AUX - Used with RDTSCP. */
1602#define MSR_K8_TSC_AUX UINT32_C(0xc0000103)
1603#define MSR_K8_SYSCFG UINT32_C(0xc0010010)
1604#define MSR_K8_HWCR UINT32_C(0xc0010015)
1605#define MSR_K8_IORRBASE0 UINT32_C(0xc0010016)
1606#define MSR_K8_IORRMASK0 UINT32_C(0xc0010017)
1607#define MSR_K8_IORRBASE1 UINT32_C(0xc0010018)
1608#define MSR_K8_IORRMASK1 UINT32_C(0xc0010019)
1609#define MSR_K8_TOP_MEM1 UINT32_C(0xc001001a)
1610#define MSR_K8_TOP_MEM2 UINT32_C(0xc001001d)
1611/** North bridge config? See BIOS & Kernel dev guides for
1612 * details. */
1613#define MSR_K8_NB_CFG UINT32_C(0xc001001f)
1614
1615/** Hypertransport interrupt pending register.
1616 * "BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors" */
1617#define MSR_K8_INT_PENDING UINT32_C(0xc0010055)
1618
1619/** SVM Control. */
1620#define MSR_K8_VM_CR UINT32_C(0xc0010114)
1621/** Disables HDT (Hardware Debug Tool) and certain internal debug
1622 * features. */
1623#define MSR_K8_VM_CR_DPD RT_BIT_32(0)
1624/** If set, non-intercepted INIT signals are converted to \#SX
1625 * exceptions. */
1626#define MSR_K8_VM_CR_R_INIT RT_BIT_32(1)
1627/** Disables A20 masking. */
1628#define MSR_K8_VM_CR_DIS_A20M RT_BIT_32(2)
1629/** Lock bit for this MSR controlling bits 3 (LOCK) and 4 (SVMDIS). */
1630#define MSR_K8_VM_CR_LOCK RT_BIT_32(3)
1631/** SVM disable. When set, writes to EFER.SVME are treated as MBZ. When
1632 * clear, EFER.SVME can be written normally. */
1633#define MSR_K8_VM_CR_SVM_DISABLE RT_BIT_32(4)
1634
1635#define MSR_K8_IGNNE UINT32_C(0xc0010115)
1636#define MSR_K8_SMM_CTL UINT32_C(0xc0010116)
1637/** SVM - VM_HSAVE_PA - Physical address for saving and restoring
1638 * host state during world switch. */
1639#define MSR_K8_VM_HSAVE_PA UINT32_C(0xc0010117)
1640
1641/** @} */
1642
1643
1644/** @name Page Table / Directory / Directory Pointers / L4.
1645 * @{
1646 */
1647
1648/** Page table/directory entry as an unsigned integer. */
1649typedef uint32_t X86PGUINT;
1650/** Pointer to a page table/directory table entry as an unsigned integer. */
1651typedef X86PGUINT *PX86PGUINT;
1652/** Pointer to an const page table/directory table entry as an unsigned integer. */
1653typedef X86PGUINT const *PCX86PGUINT;
1654
1655/** Number of entries in a 32-bit PT/PD. */
1656#define X86_PG_ENTRIES 1024
1657
1658
1659/** PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
1660typedef uint64_t X86PGPAEUINT;
1661/** Pointer to a PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
1662typedef X86PGPAEUINT *PX86PGPAEUINT;
1663/** Pointer to an const PAE page table/page directory/pdpt/l4/l5 entry as an unsigned integer. */
1664typedef X86PGPAEUINT const *PCX86PGPAEUINT;
1665
1666/** Number of entries in a PAE PT/PD. */
1667#define X86_PG_PAE_ENTRIES 512
1668/** Number of entries in a PAE PDPT. */
1669#define X86_PG_PAE_PDPE_ENTRIES 4
1670
1671/** Number of entries in an AMD64 PT/PD/PDPT/L4/L5. */
1672#define X86_PG_AMD64_ENTRIES X86_PG_PAE_ENTRIES
1673/** Number of entries in an AMD64 PDPT.
1674 * Just for complementing X86_PG_PAE_PDPE_ENTRIES, using X86_PG_AMD64_ENTRIES for this is fine too. */
1675#define X86_PG_AMD64_PDPE_ENTRIES X86_PG_AMD64_ENTRIES
1676
1677/** The size of a default page. */
1678#define X86_PAGE_SIZE X86_PAGE_4K_SIZE
1679/** The page shift of a default page. */
1680#define X86_PAGE_SHIFT X86_PAGE_4K_SHIFT
1681/** The default page offset mask. */
1682#define X86_PAGE_OFFSET_MASK X86_PAGE_4K_OFFSET_MASK
1683/** The default page base mask for virtual addresses. */
1684#define X86_PAGE_BASE_MASK X86_PAGE_4K_BASE_MASK
1685/** The default page base mask for virtual addresses - 32bit version. */
1686#define X86_PAGE_BASE_MASK_32 X86_PAGE_4K_BASE_MASK_32
1687
1688/** The size of a 4KB page. */
1689#define X86_PAGE_4K_SIZE _4K
1690/** The page shift of a 4KB page. */
1691#define X86_PAGE_4K_SHIFT 12
1692/** The 4KB page offset mask. */
1693#define X86_PAGE_4K_OFFSET_MASK 0xfff
1694/** The 4KB page base mask for virtual addresses. */
1695#define X86_PAGE_4K_BASE_MASK 0xfffffffffffff000ULL
1696/** The 4KB page base mask for virtual addresses - 32bit version. */
1697#define X86_PAGE_4K_BASE_MASK_32 0xfffff000U
1698
1699/** The size of a 2MB page. */
1700#define X86_PAGE_2M_SIZE _2M
1701/** The page shift of a 2MB page. */
1702#define X86_PAGE_2M_SHIFT 21
1703/** The 2MB page offset mask. */
1704#define X86_PAGE_2M_OFFSET_MASK 0x001fffff
1705/** The 2MB page base mask for virtual addresses. */
1706#define X86_PAGE_2M_BASE_MASK 0xffffffffffe00000ULL
1707/** The 2MB page base mask for virtual addresses - 32bit version. */
1708#define X86_PAGE_2M_BASE_MASK_32 0xffe00000U
1709
1710/** The size of a 4MB page. */
1711#define X86_PAGE_4M_SIZE _4M
1712/** The page shift of a 4MB page. */
1713#define X86_PAGE_4M_SHIFT 22
1714/** The 4MB page offset mask. */
1715#define X86_PAGE_4M_OFFSET_MASK 0x003fffff
1716/** The 4MB page base mask for virtual addresses. */
1717#define X86_PAGE_4M_BASE_MASK 0xffffffffffc00000ULL
1718/** The 4MB page base mask for virtual addresses - 32bit version. */
1719#define X86_PAGE_4M_BASE_MASK_32 0xffc00000U
1720
1721/** The size of a 1GB page. */
1722#define X86_PAGE_1G_SIZE _1G
1723/** The page shift of a 1GB page. */
1724#define X86_PAGE_1G_SHIFT 30
1725/** The 1GB page offset mask. */
1726#define X86_PAGE_1G_OFFSET_MASK 0x3fffffff
1727/** The 1GB page base mask for virtual addresses. */
1728#define X86_PAGE_1G_BASE_MASK UINT64_C(0xffffffffc0000000)
1729
1730/**
1731 * Check if the given address is canonical.
1732 */
1733#define X86_IS_CANONICAL(a_u64Addr) ((uint64_t)(a_u64Addr) + UINT64_C(0x800000000000) < UINT64_C(0x1000000000000))
1734
1735
1736/** @name Page Table Entry
1737 * @{
1738 */
1739/** Bit 0 - P - Present bit. */
1740#define X86_PTE_BIT_P 0
1741/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1742#define X86_PTE_BIT_RW 1
1743/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1744#define X86_PTE_BIT_US 2
1745/** Bit 3 - PWT - Page level write thru bit. */
1746#define X86_PTE_BIT_PWT 3
1747/** Bit 4 - PCD - Page level cache disable bit. */
1748#define X86_PTE_BIT_PCD 4
1749/** Bit 5 - A - Access bit. */
1750#define X86_PTE_BIT_A 5
1751/** Bit 6 - D - Dirty bit. */
1752#define X86_PTE_BIT_D 6
1753/** Bit 7 - PAT - Page Attribute Table index bit. Reserved and 0 if not supported. */
1754#define X86_PTE_BIT_PAT 7
1755/** Bit 8 - G - Global flag. */
1756#define X86_PTE_BIT_G 8
1757/** Bits 63 - NX - PAE/LM - No execution flag. */
1758#define X86_PTE_PAE_BIT_NX 63
1759
1760/** Bit 0 - P - Present bit mask. */
1761#define X86_PTE_P RT_BIT_32(0)
1762/** Bit 1 - R/W - Read (clear) / Write (set) bit mask. */
1763#define X86_PTE_RW RT_BIT_32(1)
1764/** Bit 2 - U/S - User (set) / Supervisor (clear) bit mask. */
1765#define X86_PTE_US RT_BIT_32(2)
1766/** Bit 3 - PWT - Page level write thru bit mask. */
1767#define X86_PTE_PWT RT_BIT_32(3)
1768/** Bit 4 - PCD - Page level cache disable bit mask. */
1769#define X86_PTE_PCD RT_BIT_32(4)
1770/** Bit 5 - A - Access bit mask. */
1771#define X86_PTE_A RT_BIT_32(5)
1772/** Bit 6 - D - Dirty bit mask. */
1773#define X86_PTE_D RT_BIT_32(6)
1774/** Bit 7 - PAT - Page Attribute Table index bit mask. Reserved and 0 if not supported. */
1775#define X86_PTE_PAT RT_BIT_32(7)
1776/** Bit 8 - G - Global bit mask. */
1777#define X86_PTE_G RT_BIT_32(8)
1778
1779/** Bits 9-11 - - Available for use to system software. */
1780#define X86_PTE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
1781/** Bits 12-31 - - Physical Page number of the next level. */
1782#define X86_PTE_PG_MASK ( 0xfffff000 )
1783
1784/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1785#define X86_PTE_PAE_PG_MASK UINT64_C(0x000ffffffffff000)
1786/** Bits 63 - NX - PAE/LM - No execution flag. */
1787#define X86_PTE_PAE_NX RT_BIT_64(63)
1788/** Bits 62-52 - - PAE - MBZ bits when NX is active. */
1789#define X86_PTE_PAE_MBZ_MASK_NX UINT64_C(0x7ff0000000000000)
1790/** Bits 63-52 - - PAE - MBZ bits when no NX. */
1791#define X86_PTE_PAE_MBZ_MASK_NO_NX UINT64_C(0xfff0000000000000)
1792/** No bits - - LM - MBZ bits when NX is active. */
1793#define X86_PTE_LM_MBZ_MASK_NX UINT64_C(0x0000000000000000)
1794/** Bits 63 - - LM - MBZ bits when no NX. */
1795#define X86_PTE_LM_MBZ_MASK_NO_NX UINT64_C(0x8000000000000000)
1796
1797/**
1798 * Page table entry.
1799 */
1800typedef struct X86PTEBITS
1801{
1802 /** Flags whether(=1) or not the page is present. */
1803 uint32_t u1Present : 1;
1804 /** Read(=0) / Write(=1) flag. */
1805 uint32_t u1Write : 1;
1806 /** User(=1) / Supervisor (=0) flag. */
1807 uint32_t u1User : 1;
1808 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
1809 uint32_t u1WriteThru : 1;
1810 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1811 uint32_t u1CacheDisable : 1;
1812 /** Accessed flag.
1813 * Indicates that the page have been read or written to. */
1814 uint32_t u1Accessed : 1;
1815 /** Dirty flag.
1816 * Indicates that the page has been written to. */
1817 uint32_t u1Dirty : 1;
1818 /** Reserved / If PAT enabled, bit 2 of the index. */
1819 uint32_t u1PAT : 1;
1820 /** Global flag. (Ignored in all but final level.) */
1821 uint32_t u1Global : 1;
1822 /** Available for use to system software. */
1823 uint32_t u3Available : 3;
1824 /** Physical Page number of the next level. */
1825 uint32_t u20PageNo : 20;
1826} X86PTEBITS;
1827#ifndef VBOX_FOR_DTRACE_LIB
1828AssertCompileSize(X86PTEBITS, 4);
1829#endif
1830/** Pointer to a page table entry. */
1831typedef X86PTEBITS *PX86PTEBITS;
1832/** Pointer to a const page table entry. */
1833typedef const X86PTEBITS *PCX86PTEBITS;
1834
1835/**
1836 * Page table entry.
1837 */
1838typedef union X86PTE
1839{
1840 /** Unsigned integer view */
1841 X86PGUINT u;
1842 /** Bit field view. */
1843 X86PTEBITS n;
1844 /** 32-bit view. */
1845 uint32_t au32[1];
1846 /** 16-bit view. */
1847 uint16_t au16[2];
1848 /** 8-bit view. */
1849 uint8_t au8[4];
1850} X86PTE;
1851#ifndef VBOX_FOR_DTRACE_LIB
1852AssertCompileSize(X86PTE, 4);
1853#endif
1854/** Pointer to a page table entry. */
1855typedef X86PTE *PX86PTE;
1856/** Pointer to a const page table entry. */
1857typedef const X86PTE *PCX86PTE;
1858
1859
1860/**
1861 * PAE page table entry.
1862 */
1863typedef struct X86PTEPAEBITS
1864{
1865 /** Flags whether(=1) or not the page is present. */
1866 uint32_t u1Present : 1;
1867 /** Read(=0) / Write(=1) flag. */
1868 uint32_t u1Write : 1;
1869 /** User(=1) / Supervisor(=0) flag. */
1870 uint32_t u1User : 1;
1871 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
1872 uint32_t u1WriteThru : 1;
1873 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
1874 uint32_t u1CacheDisable : 1;
1875 /** Accessed flag.
1876 * Indicates that the page have been read or written to. */
1877 uint32_t u1Accessed : 1;
1878 /** Dirty flag.
1879 * Indicates that the page has been written to. */
1880 uint32_t u1Dirty : 1;
1881 /** Reserved / If PAT enabled, bit 2 of the index. */
1882 uint32_t u1PAT : 1;
1883 /** Global flag. (Ignored in all but final level.) */
1884 uint32_t u1Global : 1;
1885 /** Available for use to system software. */
1886 uint32_t u3Available : 3;
1887 /** Physical Page number of the next level - Low Part. Don't use this. */
1888 uint32_t u20PageNoLow : 20;
1889 /** Physical Page number of the next level - High Part. Don't use this. */
1890 uint32_t u20PageNoHigh : 20;
1891 /** MBZ bits */
1892 uint32_t u11Reserved : 11;
1893 /** No Execute flag. */
1894 uint32_t u1NoExecute : 1;
1895} X86PTEPAEBITS;
1896#ifndef VBOX_FOR_DTRACE_LIB
1897AssertCompileSize(X86PTEPAEBITS, 8);
1898#endif
1899/** Pointer to a page table entry. */
1900typedef X86PTEPAEBITS *PX86PTEPAEBITS;
1901/** Pointer to a page table entry. */
1902typedef const X86PTEPAEBITS *PCX86PTEPAEBITS;
1903
1904/**
1905 * PAE Page table entry.
1906 */
1907typedef union X86PTEPAE
1908{
1909 /** Unsigned integer view */
1910 X86PGPAEUINT u;
1911 /** Bit field view. */
1912 X86PTEPAEBITS n;
1913 /** 32-bit view. */
1914 uint32_t au32[2];
1915 /** 16-bit view. */
1916 uint16_t au16[4];
1917 /** 8-bit view. */
1918 uint8_t au8[8];
1919} X86PTEPAE;
1920#ifndef VBOX_FOR_DTRACE_LIB
1921AssertCompileSize(X86PTEPAE, 8);
1922#endif
1923/** Pointer to a PAE page table entry. */
1924typedef X86PTEPAE *PX86PTEPAE;
1925/** Pointer to a const PAE page table entry. */
1926typedef const X86PTEPAE *PCX86PTEPAE;
1927/** @} */
1928
1929/**
1930 * Page table.
1931 */
1932typedef struct X86PT
1933{
1934 /** PTE Array. */
1935 X86PTE a[X86_PG_ENTRIES];
1936} X86PT;
1937#ifndef VBOX_FOR_DTRACE_LIB
1938AssertCompileSize(X86PT, 4096);
1939#endif
1940/** Pointer to a page table. */
1941typedef X86PT *PX86PT;
1942/** Pointer to a const page table. */
1943typedef const X86PT *PCX86PT;
1944
1945/** The page shift to get the PT index. */
1946#define X86_PT_SHIFT 12
1947/** The PT index mask (apply to a shifted page address). */
1948#define X86_PT_MASK 0x3ff
1949
1950
1951/**
1952 * Page directory.
1953 */
1954typedef struct X86PTPAE
1955{
1956 /** PTE Array. */
1957 X86PTEPAE a[X86_PG_PAE_ENTRIES];
1958} X86PTPAE;
1959#ifndef VBOX_FOR_DTRACE_LIB
1960AssertCompileSize(X86PTPAE, 4096);
1961#endif
1962/** Pointer to a page table. */
1963typedef X86PTPAE *PX86PTPAE;
1964/** Pointer to a const page table. */
1965typedef const X86PTPAE *PCX86PTPAE;
1966
1967/** The page shift to get the PA PTE index. */
1968#define X86_PT_PAE_SHIFT 12
1969/** The PAE PT index mask (apply to a shifted page address). */
1970#define X86_PT_PAE_MASK 0x1ff
1971
1972
1973/** @name 4KB Page Directory Entry
1974 * @{
1975 */
1976/** Bit 0 - P - Present bit. */
1977#define X86_PDE_P RT_BIT_32(0)
1978/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
1979#define X86_PDE_RW RT_BIT_32(1)
1980/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
1981#define X86_PDE_US RT_BIT_32(2)
1982/** Bit 3 - PWT - Page level write thru bit. */
1983#define X86_PDE_PWT RT_BIT_32(3)
1984/** Bit 4 - PCD - Page level cache disable bit. */
1985#define X86_PDE_PCD RT_BIT_32(4)
1986/** Bit 5 - A - Access bit. */
1987#define X86_PDE_A RT_BIT_32(5)
1988/** Bit 7 - PS - Page size attribute.
1989 * Clear mean 4KB pages, set means large pages (2/4MB). */
1990#define X86_PDE_PS RT_BIT_32(7)
1991/** Bits 9-11 - - Available for use to system software. */
1992#define X86_PDE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
1993/** Bits 12-31 - - Physical Page number of the next level. */
1994#define X86_PDE_PG_MASK ( 0xfffff000 )
1995
1996/** Bits 12-51 - - PAE - Physical Page number of the next level. */
1997#define X86_PDE_PAE_PG_MASK UINT64_C(0x000ffffffffff000)
1998/** Bits 63 - NX - PAE/LM - No execution flag. */
1999#define X86_PDE_PAE_NX RT_BIT_64(63)
2000/** Bits 62-52, 7 - - PAE - MBZ bits when NX is active. */
2001#define X86_PDE_PAE_MBZ_MASK_NX UINT64_C(0x7ff0000000000080)
2002/** Bits 63-52, 7 - - PAE - MBZ bits when no NX. */
2003#define X86_PDE_PAE_MBZ_MASK_NO_NX UINT64_C(0xfff0000000000080)
2004/** Bit 7 - - LM - MBZ bits when NX is active. */
2005#define X86_PDE_LM_MBZ_MASK_NX UINT64_C(0x0000000000000080)
2006/** Bits 63, 7 - - LM - MBZ bits when no NX. */
2007#define X86_PDE_LM_MBZ_MASK_NO_NX UINT64_C(0x8000000000000080)
2008
2009/**
2010 * Page directory entry.
2011 */
2012typedef struct X86PDEBITS
2013{
2014 /** Flags whether(=1) or not the page is present. */
2015 uint32_t u1Present : 1;
2016 /** Read(=0) / Write(=1) flag. */
2017 uint32_t u1Write : 1;
2018 /** User(=1) / Supervisor (=0) flag. */
2019 uint32_t u1User : 1;
2020 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2021 uint32_t u1WriteThru : 1;
2022 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2023 uint32_t u1CacheDisable : 1;
2024 /** Accessed flag.
2025 * Indicates that the page has been read or written to. */
2026 uint32_t u1Accessed : 1;
2027 /** Reserved / Ignored (dirty bit). */
2028 uint32_t u1Reserved0 : 1;
2029 /** Size bit if PSE is enabled - in any event it's 0. */
2030 uint32_t u1Size : 1;
2031 /** Reserved / Ignored (global bit). */
2032 uint32_t u1Reserved1 : 1;
2033 /** Available for use to system software. */
2034 uint32_t u3Available : 3;
2035 /** Physical Page number of the next level. */
2036 uint32_t u20PageNo : 20;
2037} X86PDEBITS;
2038#ifndef VBOX_FOR_DTRACE_LIB
2039AssertCompileSize(X86PDEBITS, 4);
2040#endif
2041/** Pointer to a page directory entry. */
2042typedef X86PDEBITS *PX86PDEBITS;
2043/** Pointer to a const page directory entry. */
2044typedef const X86PDEBITS *PCX86PDEBITS;
2045
2046
2047/**
2048 * PAE page directory entry.
2049 */
2050typedef struct X86PDEPAEBITS
2051{
2052 /** Flags whether(=1) or not the page is present. */
2053 uint32_t u1Present : 1;
2054 /** Read(=0) / Write(=1) flag. */
2055 uint32_t u1Write : 1;
2056 /** User(=1) / Supervisor (=0) flag. */
2057 uint32_t u1User : 1;
2058 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2059 uint32_t u1WriteThru : 1;
2060 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2061 uint32_t u1CacheDisable : 1;
2062 /** Accessed flag.
2063 * Indicates that the page has been read or written to. */
2064 uint32_t u1Accessed : 1;
2065 /** Reserved / Ignored (dirty bit). */
2066 uint32_t u1Reserved0 : 1;
2067 /** Size bit if PSE is enabled - in any event it's 0. */
2068 uint32_t u1Size : 1;
2069 /** Reserved / Ignored (global bit). / */
2070 uint32_t u1Reserved1 : 1;
2071 /** Available for use to system software. */
2072 uint32_t u3Available : 3;
2073 /** Physical Page number of the next level - Low Part. Don't use! */
2074 uint32_t u20PageNoLow : 20;
2075 /** Physical Page number of the next level - High Part. Don't use! */
2076 uint32_t u20PageNoHigh : 20;
2077 /** MBZ bits */
2078 uint32_t u11Reserved : 11;
2079 /** No Execute flag. */
2080 uint32_t u1NoExecute : 1;
2081} X86PDEPAEBITS;
2082#ifndef VBOX_FOR_DTRACE_LIB
2083AssertCompileSize(X86PDEPAEBITS, 8);
2084#endif
2085/** Pointer to a page directory entry. */
2086typedef X86PDEPAEBITS *PX86PDEPAEBITS;
2087/** Pointer to a const page directory entry. */
2088typedef const X86PDEPAEBITS *PCX86PDEPAEBITS;
2089
2090/** @} */
2091
2092
2093/** @name 2/4MB Page Directory Entry
2094 * @{
2095 */
2096/** Bit 0 - P - Present bit. */
2097#define X86_PDE4M_P RT_BIT_32(0)
2098/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
2099#define X86_PDE4M_RW RT_BIT_32(1)
2100/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
2101#define X86_PDE4M_US RT_BIT_32(2)
2102/** Bit 3 - PWT - Page level write thru bit. */
2103#define X86_PDE4M_PWT RT_BIT_32(3)
2104/** Bit 4 - PCD - Page level cache disable bit. */
2105#define X86_PDE4M_PCD RT_BIT_32(4)
2106/** Bit 5 - A - Access bit. */
2107#define X86_PDE4M_A RT_BIT_32(5)
2108/** Bit 6 - D - Dirty bit. */
2109#define X86_PDE4M_D RT_BIT_32(6)
2110/** Bit 7 - PS - Page size attribute. Clear mean 4KB pages, set means large pages (2/4MB). */
2111#define X86_PDE4M_PS RT_BIT_32(7)
2112/** Bit 8 - G - Global flag. */
2113#define X86_PDE4M_G RT_BIT_32(8)
2114/** Bits 9-11 - AVL - Available for use to system software. */
2115#define X86_PDE4M_AVL (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
2116/** Bit 12 - PAT - Page Attribute Table index bit. Reserved and 0 if not supported. */
2117#define X86_PDE4M_PAT RT_BIT_32(12)
2118/** Shift to get from X86_PTE_PAT to X86_PDE4M_PAT. */
2119#define X86_PDE4M_PAT_SHIFT (12 - 7)
2120/** Bits 22-31 - - Physical Page number. */
2121#define X86_PDE4M_PG_MASK ( 0xffc00000 )
2122/** Bits 20-13 - - Physical Page number high part (32-39 bits). AMD64 hack. */
2123#define X86_PDE4M_PG_HIGH_MASK ( 0x001fe000 )
2124/** The number of bits to the high part of the page number. */
2125#define X86_PDE4M_PG_HIGH_SHIFT 19
2126/** Bit 21 - - MBZ bits for AMD CPUs, no PSE36. */
2127#define X86_PDE4M_MBZ_MASK RT_BIT_32(21)
2128
2129/** Bits 21-51 - - PAE/LM - Physical Page number.
2130 * (Bits 40-51 (long mode) & bits 36-51 (pae legacy) are reserved according to the Intel docs; AMD allows for more.) */
2131#define X86_PDE2M_PAE_PG_MASK UINT64_C(0x000fffffffe00000)
2132/** Bits 63 - NX - PAE/LM - No execution flag. */
2133#define X86_PDE2M_PAE_NX RT_BIT_64(63)
2134/** Bits 62-52, 20-13 - - PAE - MBZ bits when NX is active. */
2135#define X86_PDE2M_PAE_MBZ_MASK_NX UINT64_C(0x7ff00000001fe000)
2136/** Bits 63-52, 20-13 - - PAE - MBZ bits when no NX. */
2137#define X86_PDE2M_PAE_MBZ_MASK_NO_NX UINT64_C(0xfff00000001fe000)
2138/** Bits 20-13 - - LM - MBZ bits when NX is active. */
2139#define X86_PDE2M_LM_MBZ_MASK_NX UINT64_C(0x00000000001fe000)
2140/** Bits 63, 20-13 - - LM - MBZ bits when no NX. */
2141#define X86_PDE2M_LM_MBZ_MASK_NO_NX UINT64_C(0x80000000001fe000)
2142
2143/**
2144 * 4MB page directory entry.
2145 */
2146typedef struct X86PDE4MBITS
2147{
2148 /** Flags whether(=1) or not the page is present. */
2149 uint32_t u1Present : 1;
2150 /** Read(=0) / Write(=1) flag. */
2151 uint32_t u1Write : 1;
2152 /** User(=1) / Supervisor (=0) flag. */
2153 uint32_t u1User : 1;
2154 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2155 uint32_t u1WriteThru : 1;
2156 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2157 uint32_t u1CacheDisable : 1;
2158 /** Accessed flag.
2159 * Indicates that the page have been read or written to. */
2160 uint32_t u1Accessed : 1;
2161 /** Dirty flag.
2162 * Indicates that the page has been written to. */
2163 uint32_t u1Dirty : 1;
2164 /** Page size flag - always 1 for 4MB entries. */
2165 uint32_t u1Size : 1;
2166 /** Global flag. */
2167 uint32_t u1Global : 1;
2168 /** Available for use to system software. */
2169 uint32_t u3Available : 3;
2170 /** Reserved / If PAT enabled, bit 2 of the index. */
2171 uint32_t u1PAT : 1;
2172 /** Bits 32-39 of the page number on AMD64.
2173 * This AMD64 hack allows accessing 40bits of physical memory without PAE. */
2174 uint32_t u8PageNoHigh : 8;
2175 /** Reserved. */
2176 uint32_t u1Reserved : 1;
2177 /** Physical Page number of the page. */
2178 uint32_t u10PageNo : 10;
2179} X86PDE4MBITS;
2180#ifndef VBOX_FOR_DTRACE_LIB
2181AssertCompileSize(X86PDE4MBITS, 4);
2182#endif
2183/** Pointer to a page table entry. */
2184typedef X86PDE4MBITS *PX86PDE4MBITS;
2185/** Pointer to a const page table entry. */
2186typedef const X86PDE4MBITS *PCX86PDE4MBITS;
2187
2188
2189/**
2190 * 2MB PAE page directory entry.
2191 */
2192typedef struct X86PDE2MPAEBITS
2193{
2194 /** Flags whether(=1) or not the page is present. */
2195 uint32_t u1Present : 1;
2196 /** Read(=0) / Write(=1) flag. */
2197 uint32_t u1Write : 1;
2198 /** User(=1) / Supervisor(=0) flag. */
2199 uint32_t u1User : 1;
2200 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2201 uint32_t u1WriteThru : 1;
2202 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2203 uint32_t u1CacheDisable : 1;
2204 /** Accessed flag.
2205 * Indicates that the page have been read or written to. */
2206 uint32_t u1Accessed : 1;
2207 /** Dirty flag.
2208 * Indicates that the page has been written to. */
2209 uint32_t u1Dirty : 1;
2210 /** Page size flag - always 1 for 2MB entries. */
2211 uint32_t u1Size : 1;
2212 /** Global flag. */
2213 uint32_t u1Global : 1;
2214 /** Available for use to system software. */
2215 uint32_t u3Available : 3;
2216 /** Reserved / If PAT enabled, bit 2 of the index. */
2217 uint32_t u1PAT : 1;
2218 /** Reserved. */
2219 uint32_t u9Reserved : 9;
2220 /** Physical Page number of the next level - Low part. Don't use! */
2221 uint32_t u10PageNoLow : 10;
2222 /** Physical Page number of the next level - High part. Don't use! */
2223 uint32_t u20PageNoHigh : 20;
2224 /** MBZ bits */
2225 uint32_t u11Reserved : 11;
2226 /** No Execute flag. */
2227 uint32_t u1NoExecute : 1;
2228} X86PDE2MPAEBITS;
2229#ifndef VBOX_FOR_DTRACE_LIB
2230AssertCompileSize(X86PDE2MPAEBITS, 8);
2231#endif
2232/** Pointer to a 2MB PAE page table entry. */
2233typedef X86PDE2MPAEBITS *PX86PDE2MPAEBITS;
2234/** Pointer to a 2MB PAE page table entry. */
2235typedef const X86PDE2MPAEBITS *PCX86PDE2MPAEBITS;
2236
2237/** @} */
2238
2239/**
2240 * Page directory entry.
2241 */
2242typedef union X86PDE
2243{
2244 /** Unsigned integer view. */
2245 X86PGUINT u;
2246 /** Normal view. */
2247 X86PDEBITS n;
2248 /** 4MB view (big). */
2249 X86PDE4MBITS b;
2250 /** 8 bit unsigned integer view. */
2251 uint8_t au8[4];
2252 /** 16 bit unsigned integer view. */
2253 uint16_t au16[2];
2254 /** 32 bit unsigned integer view. */
2255 uint32_t au32[1];
2256} X86PDE;
2257#ifndef VBOX_FOR_DTRACE_LIB
2258AssertCompileSize(X86PDE, 4);
2259#endif
2260/** Pointer to a page directory entry. */
2261typedef X86PDE *PX86PDE;
2262/** Pointer to a const page directory entry. */
2263typedef const X86PDE *PCX86PDE;
2264
2265/**
2266 * PAE page directory entry.
2267 */
2268typedef union X86PDEPAE
2269{
2270 /** Unsigned integer view. */
2271 X86PGPAEUINT u;
2272 /** Normal view. */
2273 X86PDEPAEBITS n;
2274 /** 2MB page view (big). */
2275 X86PDE2MPAEBITS b;
2276 /** 8 bit unsigned integer view. */
2277 uint8_t au8[8];
2278 /** 16 bit unsigned integer view. */
2279 uint16_t au16[4];
2280 /** 32 bit unsigned integer view. */
2281 uint32_t au32[2];
2282} X86PDEPAE;
2283#ifndef VBOX_FOR_DTRACE_LIB
2284AssertCompileSize(X86PDEPAE, 8);
2285#endif
2286/** Pointer to a page directory entry. */
2287typedef X86PDEPAE *PX86PDEPAE;
2288/** Pointer to a const page directory entry. */
2289typedef const X86PDEPAE *PCX86PDEPAE;
2290
2291/**
2292 * Page directory.
2293 */
2294typedef struct X86PD
2295{
2296 /** PDE Array. */
2297 X86PDE a[X86_PG_ENTRIES];
2298} X86PD;
2299#ifndef VBOX_FOR_DTRACE_LIB
2300AssertCompileSize(X86PD, 4096);
2301#endif
2302/** Pointer to a page directory. */
2303typedef X86PD *PX86PD;
2304/** Pointer to a const page directory. */
2305typedef const X86PD *PCX86PD;
2306
2307/** The page shift to get the PD index. */
2308#define X86_PD_SHIFT 22
2309/** The PD index mask (apply to a shifted page address). */
2310#define X86_PD_MASK 0x3ff
2311
2312
2313/**
2314 * PAE page directory.
2315 */
2316typedef struct X86PDPAE
2317{
2318 /** PDE Array. */
2319 X86PDEPAE a[X86_PG_PAE_ENTRIES];
2320} X86PDPAE;
2321#ifndef VBOX_FOR_DTRACE_LIB
2322AssertCompileSize(X86PDPAE, 4096);
2323#endif
2324/** Pointer to a PAE page directory. */
2325typedef X86PDPAE *PX86PDPAE;
2326/** Pointer to a const PAE page directory. */
2327typedef const X86PDPAE *PCX86PDPAE;
2328
2329/** The page shift to get the PAE PD index. */
2330#define X86_PD_PAE_SHIFT 21
2331/** The PAE PD index mask (apply to a shifted page address). */
2332#define X86_PD_PAE_MASK 0x1ff
2333
2334
2335/** @name Page Directory Pointer Table Entry (PAE)
2336 * @{
2337 */
2338/** Bit 0 - P - Present bit. */
2339#define X86_PDPE_P RT_BIT_32(0)
2340/** Bit 1 - R/W - Read (clear) / Write (set) bit. Long Mode only. */
2341#define X86_PDPE_RW RT_BIT_32(1)
2342/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. Long Mode only. */
2343#define X86_PDPE_US RT_BIT_32(2)
2344/** Bit 3 - PWT - Page level write thru bit. */
2345#define X86_PDPE_PWT RT_BIT_32(3)
2346/** Bit 4 - PCD - Page level cache disable bit. */
2347#define X86_PDPE_PCD RT_BIT_32(4)
2348/** Bit 5 - A - Access bit. Long Mode only. */
2349#define X86_PDPE_A RT_BIT_32(5)
2350/** Bit 7 - PS - Page size (1GB). Long Mode only. */
2351#define X86_PDPE_LM_PS RT_BIT_32(7)
2352/** Bits 9-11 - - Available for use to system software. */
2353#define X86_PDPE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
2354/** Bits 12-51 - - PAE - Physical Page number of the next level. */
2355#define X86_PDPE_PG_MASK UINT64_C(0x000ffffffffff000)
2356/** Bits 63-52, 8-5, 2-1 - - PAE - MBZ bits (NX is long mode only). */
2357#define X86_PDPE_PAE_MBZ_MASK UINT64_C(0xfff00000000001e6)
2358/** Bits 63 - NX - LM - No execution flag. Long Mode only. */
2359#define X86_PDPE_LM_NX RT_BIT_64(63)
2360/** Bits 8, 7 - - LM - MBZ bits when NX is active. */
2361#define X86_PDPE_LM_MBZ_MASK_NX UINT64_C(0x0000000000000180)
2362/** Bits 63, 8, 7 - - LM - MBZ bits when no NX. */
2363#define X86_PDPE_LM_MBZ_MASK_NO_NX UINT64_C(0x8000000000000180)
2364/** Bits 29-13 - - LM - MBZ bits for 1GB page entry when NX is active. */
2365#define X86_PDPE1G_LM_MBZ_MASK_NX UINT64_C(0x000000003fffe000)
2366/** Bits 63, 29-13 - - LM - MBZ bits for 1GB page entry when no NX. */
2367#define X86_PDPE1G_LM_MBZ_MASK_NO_NX UINT64_C(0x800000003fffe000)
2368
2369
2370/**
2371 * Page directory pointer table entry.
2372 */
2373typedef struct X86PDPEBITS
2374{
2375 /** Flags whether(=1) or not the page is present. */
2376 uint32_t u1Present : 1;
2377 /** Chunk of reserved bits. */
2378 uint32_t u2Reserved : 2;
2379 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2380 uint32_t u1WriteThru : 1;
2381 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2382 uint32_t u1CacheDisable : 1;
2383 /** Chunk of reserved bits. */
2384 uint32_t u4Reserved : 4;
2385 /** Available for use to system software. */
2386 uint32_t u3Available : 3;
2387 /** Physical Page number of the next level - Low Part. Don't use! */
2388 uint32_t u20PageNoLow : 20;
2389 /** Physical Page number of the next level - High Part. Don't use! */
2390 uint32_t u20PageNoHigh : 20;
2391 /** MBZ bits */
2392 uint32_t u12Reserved : 12;
2393} X86PDPEBITS;
2394#ifndef VBOX_FOR_DTRACE_LIB
2395AssertCompileSize(X86PDPEBITS, 8);
2396#endif
2397/** Pointer to a page directory pointer table entry. */
2398typedef X86PDPEBITS *PX86PTPEBITS;
2399/** Pointer to a const page directory pointer table entry. */
2400typedef const X86PDPEBITS *PCX86PTPEBITS;
2401
2402/**
2403 * Page directory pointer table entry. AMD64 version
2404 */
2405typedef struct X86PDPEAMD64BITS
2406{
2407 /** Flags whether(=1) or not the page is present. */
2408 uint32_t u1Present : 1;
2409 /** Read(=0) / Write(=1) flag. */
2410 uint32_t u1Write : 1;
2411 /** User(=1) / Supervisor (=0) flag. */
2412 uint32_t u1User : 1;
2413 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2414 uint32_t u1WriteThru : 1;
2415 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2416 uint32_t u1CacheDisable : 1;
2417 /** Accessed flag.
2418 * Indicates that the page have been read or written to. */
2419 uint32_t u1Accessed : 1;
2420 /** Chunk of reserved bits. */
2421 uint32_t u3Reserved : 3;
2422 /** Available for use to system software. */
2423 uint32_t u3Available : 3;
2424 /** Physical Page number of the next level - Low Part. Don't use! */
2425 uint32_t u20PageNoLow : 20;
2426 /** Physical Page number of the next level - High Part. Don't use! */
2427 uint32_t u20PageNoHigh : 20;
2428 /** MBZ bits */
2429 uint32_t u11Reserved : 11;
2430 /** No Execute flag. */
2431 uint32_t u1NoExecute : 1;
2432} X86PDPEAMD64BITS;
2433#ifndef VBOX_FOR_DTRACE_LIB
2434AssertCompileSize(X86PDPEAMD64BITS, 8);
2435#endif
2436/** Pointer to a page directory pointer table entry. */
2437typedef X86PDPEAMD64BITS *PX86PDPEAMD64BITS;
2438/** Pointer to a const page directory pointer table entry. */
2439typedef const X86PDPEAMD64BITS *PCX86PDPEAMD64BITS;
2440
2441/**
2442 * Page directory pointer table entry for 1GB page. (AMD64 only)
2443 */
2444typedef struct X86PDPE1GB
2445{
2446 /** 0: Flags whether(=1) or not the page is present. */
2447 uint32_t u1Present : 1;
2448 /** 1: Read(=0) / Write(=1) flag. */
2449 uint32_t u1Write : 1;
2450 /** 2: User(=1) / Supervisor (=0) flag. */
2451 uint32_t u1User : 1;
2452 /** 3: Write Thru flag. If PAT enabled, bit 0 of the index. */
2453 uint32_t u1WriteThru : 1;
2454 /** 4: Cache disabled flag. If PAT enabled, bit 1 of the index. */
2455 uint32_t u1CacheDisable : 1;
2456 /** 5: Accessed flag.
2457 * Indicates that the page have been read or written to. */
2458 uint32_t u1Accessed : 1;
2459 /** 6: Dirty flag for 1GB pages. */
2460 uint32_t u1Dirty : 1;
2461 /** 7: Indicates 1GB page if set. */
2462 uint32_t u1Size : 1;
2463 /** 8: Global 1GB page. */
2464 uint32_t u1Global: 1;
2465 /** 9-11: Available for use to system software. */
2466 uint32_t u3Available : 3;
2467 /** 12: PAT bit for 1GB page. */
2468 uint32_t u1PAT : 1;
2469 /** 13-29: MBZ bits. */
2470 uint32_t u17Reserved : 17;
2471 /** 30-31: Physical page number - Low Part. Don't use! */
2472 uint32_t u2PageNoLow : 2;
2473 /** 32-51: Physical Page number of the next level - High Part. Don't use! */
2474 uint32_t u20PageNoHigh : 20;
2475 /** 52-62: MBZ bits */
2476 uint32_t u11Reserved : 11;
2477 /** 63: No Execute flag. */
2478 uint32_t u1NoExecute : 1;
2479} X86PDPE1GB;
2480#ifndef VBOX_FOR_DTRACE_LIB
2481AssertCompileSize(X86PDPE1GB, 8);
2482#endif
2483/** Pointer to a page directory pointer table entry for a 1GB page. */
2484typedef X86PDPE1GB *PX86PDPE1GB;
2485/** Pointer to a const page directory pointer table entry for a 1GB page. */
2486typedef const X86PDPE1GB *PCX86PDPE1GB;
2487
2488/**
2489 * Page directory pointer table entry.
2490 */
2491typedef union X86PDPE
2492{
2493 /** Unsigned integer view. */
2494 X86PGPAEUINT u;
2495 /** Normal view. */
2496 X86PDPEBITS n;
2497 /** AMD64 view. */
2498 X86PDPEAMD64BITS lm;
2499 /** AMD64 big view. */
2500 X86PDPE1GB b;
2501 /** 8 bit unsigned integer view. */
2502 uint8_t au8[8];
2503 /** 16 bit unsigned integer view. */
2504 uint16_t au16[4];
2505 /** 32 bit unsigned integer view. */
2506 uint32_t au32[2];
2507} X86PDPE;
2508#ifndef VBOX_FOR_DTRACE_LIB
2509AssertCompileSize(X86PDPE, 8);
2510#endif
2511/** Pointer to a page directory pointer table entry. */
2512typedef X86PDPE *PX86PDPE;
2513/** Pointer to a const page directory pointer table entry. */
2514typedef const X86PDPE *PCX86PDPE;
2515
2516
2517/**
2518 * Page directory pointer table.
2519 */
2520typedef struct X86PDPT
2521{
2522 /** PDE Array. */
2523 X86PDPE a[X86_PG_AMD64_PDPE_ENTRIES];
2524} X86PDPT;
2525#ifndef VBOX_FOR_DTRACE_LIB
2526AssertCompileSize(X86PDPT, 4096);
2527#endif
2528/** Pointer to a page directory pointer table. */
2529typedef X86PDPT *PX86PDPT;
2530/** Pointer to a const page directory pointer table. */
2531typedef const X86PDPT *PCX86PDPT;
2532
2533/** The page shift to get the PDPT index. */
2534#define X86_PDPT_SHIFT 30
2535/** The PDPT index mask (apply to a shifted page address). (32 bits PAE) */
2536#define X86_PDPT_MASK_PAE 0x3
2537/** The PDPT index mask (apply to a shifted page address). (64 bits PAE)*/
2538#define X86_PDPT_MASK_AMD64 0x1ff
2539
2540/** @} */
2541
2542
2543/** @name Page Map Level-4 Entry (Long Mode PAE)
2544 * @{
2545 */
2546/** Bit 0 - P - Present bit. */
2547#define X86_PML4E_P RT_BIT_32(0)
2548/** Bit 1 - R/W - Read (clear) / Write (set) bit. */
2549#define X86_PML4E_RW RT_BIT_32(1)
2550/** Bit 2 - U/S - User (set) / Supervisor (clear) bit. */
2551#define X86_PML4E_US RT_BIT_32(2)
2552/** Bit 3 - PWT - Page level write thru bit. */
2553#define X86_PML4E_PWT RT_BIT_32(3)
2554/** Bit 4 - PCD - Page level cache disable bit. */
2555#define X86_PML4E_PCD RT_BIT_32(4)
2556/** Bit 5 - A - Access bit. */
2557#define X86_PML4E_A RT_BIT_32(5)
2558/** Bits 9-11 - - Available for use to system software. */
2559#define X86_PML4E_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
2560/** Bits 12-51 - - PAE - Physical Page number of the next level. */
2561#define X86_PML4E_PG_MASK UINT64_C(0x000ffffffffff000)
2562/** Bits 8, 7 - - MBZ bits when NX is active. */
2563#define X86_PML4E_MBZ_MASK_NX UINT64_C(0x0000000000000080)
2564/** Bits 63, 7 - - MBZ bits when no NX. */
2565#define X86_PML4E_MBZ_MASK_NO_NX UINT64_C(0x8000000000000080)
2566/** Bits 63 - NX - PAE - No execution flag. */
2567#define X86_PML4E_NX RT_BIT_64(63)
2568
2569/**
2570 * Page Map Level-4 Entry
2571 */
2572typedef struct X86PML4EBITS
2573{
2574 /** Flags whether(=1) or not the page is present. */
2575 uint32_t u1Present : 1;
2576 /** Read(=0) / Write(=1) flag. */
2577 uint32_t u1Write : 1;
2578 /** User(=1) / Supervisor (=0) flag. */
2579 uint32_t u1User : 1;
2580 /** Write Thru flag. If PAT enabled, bit 0 of the index. */
2581 uint32_t u1WriteThru : 1;
2582 /** Cache disabled flag. If PAT enabled, bit 1 of the index. */
2583 uint32_t u1CacheDisable : 1;
2584 /** Accessed flag.
2585 * Indicates that the page have been read or written to. */
2586 uint32_t u1Accessed : 1;
2587 /** Chunk of reserved bits. */
2588 uint32_t u3Reserved : 3;
2589 /** Available for use to system software. */
2590 uint32_t u3Available : 3;
2591 /** Physical Page number of the next level - Low Part. Don't use! */
2592 uint32_t u20PageNoLow : 20;
2593 /** Physical Page number of the next level - High Part. Don't use! */
2594 uint32_t u20PageNoHigh : 20;
2595 /** MBZ bits */
2596 uint32_t u11Reserved : 11;
2597 /** No Execute flag. */
2598 uint32_t u1NoExecute : 1;
2599} X86PML4EBITS;
2600#ifndef VBOX_FOR_DTRACE_LIB
2601AssertCompileSize(X86PML4EBITS, 8);
2602#endif
2603/** Pointer to a page map level-4 entry. */
2604typedef X86PML4EBITS *PX86PML4EBITS;
2605/** Pointer to a const page map level-4 entry. */
2606typedef const X86PML4EBITS *PCX86PML4EBITS;
2607
2608/**
2609 * Page Map Level-4 Entry.
2610 */
2611typedef union X86PML4E
2612{
2613 /** Unsigned integer view. */
2614 X86PGPAEUINT u;
2615 /** Normal view. */
2616 X86PML4EBITS n;
2617 /** 8 bit unsigned integer view. */
2618 uint8_t au8[8];
2619 /** 16 bit unsigned integer view. */
2620 uint16_t au16[4];
2621 /** 32 bit unsigned integer view. */
2622 uint32_t au32[2];
2623} X86PML4E;
2624#ifndef VBOX_FOR_DTRACE_LIB
2625AssertCompileSize(X86PML4E, 8);
2626#endif
2627/** Pointer to a page map level-4 entry. */
2628typedef X86PML4E *PX86PML4E;
2629/** Pointer to a const page map level-4 entry. */
2630typedef const X86PML4E *PCX86PML4E;
2631
2632
2633/**
2634 * Page Map Level-4.
2635 */
2636typedef struct X86PML4
2637{
2638 /** PDE Array. */
2639 X86PML4E a[X86_PG_PAE_ENTRIES];
2640} X86PML4;
2641#ifndef VBOX_FOR_DTRACE_LIB
2642AssertCompileSize(X86PML4, 4096);
2643#endif
2644/** Pointer to a page map level-4. */
2645typedef X86PML4 *PX86PML4;
2646/** Pointer to a const page map level-4. */
2647typedef const X86PML4 *PCX86PML4;
2648
2649/** The page shift to get the PML4 index. */
2650#define X86_PML4_SHIFT 39
2651/** The PML4 index mask (apply to a shifted page address). */
2652#define X86_PML4_MASK 0x1ff
2653
2654/** @} */
2655
2656/** @} */
2657
2658/**
2659 * Intel PCID invalidation types.
2660 */
2661/** Individual address invalidation. */
2662#define X86_INVPCID_TYPE_INDV_ADDR 0
2663/** Single-context invalidation. */
2664#define X86_INVPCID_TYPE_SINGLE_CONTEXT 1
2665/** All-context including globals invalidation. */
2666#define X86_INVPCID_TYPE_ALL_CONTEXT_INCL_GLOBAL 2
2667/** All-context excluding globals invalidation. */
2668#define X86_INVPCID_TYPE_ALL_CONTEXT_EXCL_GLOBAL 3
2669/** The maximum valid invalidation type value. */
2670#define X86_INVPCID_TYPE_MAX_VALID X86_INVPCID_TYPE_ALL_CONTEXT_EXCL_GLOBAL
2671
2672/**
2673 * 32-bit protected mode FSTENV image.
2674 */
2675typedef struct X86FSTENV32P
2676{
2677 uint16_t FCW;
2678 uint16_t padding1;
2679 uint16_t FSW;
2680 uint16_t padding2;
2681 uint16_t FTW;
2682 uint16_t padding3;
2683 uint32_t FPUIP;
2684 uint16_t FPUCS;
2685 uint16_t FOP;
2686 uint32_t FPUDP;
2687 uint16_t FPUDS;
2688 uint16_t padding4;
2689} X86FSTENV32P;
2690/** Pointer to a 32-bit protected mode FSTENV image. */
2691typedef X86FSTENV32P *PX86FSTENV32P;
2692/** Pointer to a const 32-bit protected mode FSTENV image. */
2693typedef X86FSTENV32P const *PCX86FSTENV32P;
2694
2695
2696/**
2697 * 80-bit MMX/FPU register type.
2698 */
2699typedef struct X86FPUMMX
2700{
2701 uint8_t reg[10];
2702} X86FPUMMX;
2703#ifndef VBOX_FOR_DTRACE_LIB
2704AssertCompileSize(X86FPUMMX, 10);
2705#endif
2706/** Pointer to a 80-bit MMX/FPU register type. */
2707typedef X86FPUMMX *PX86FPUMMX;
2708/** Pointer to a const 80-bit MMX/FPU register type. */
2709typedef const X86FPUMMX *PCX86FPUMMX;
2710
2711/** FPU (x87) register. */
2712typedef union X86FPUREG
2713{
2714 /** MMX view. */
2715 uint64_t mmx;
2716 /** FPU view - todo. */
2717 X86FPUMMX fpu;
2718 /** Extended precision floating point view. */
2719 RTFLOAT80U r80;
2720 /** Extended precision floating point view v2 */
2721 RTFLOAT80U2 r80Ex;
2722 /** 8-bit view. */
2723 uint8_t au8[16];
2724 /** 16-bit view. */
2725 uint16_t au16[8];
2726 /** 32-bit view. */
2727 uint32_t au32[4];
2728 /** 64-bit view. */
2729 uint64_t au64[2];
2730 /** 128-bit view. (yeah, very helpful) */
2731 uint128_t au128[1];
2732} X86FPUREG;
2733#ifndef VBOX_FOR_DTRACE_LIB
2734AssertCompileSize(X86FPUREG, 16);
2735#endif
2736/** Pointer to a FPU register. */
2737typedef X86FPUREG *PX86FPUREG;
2738/** Pointer to a const FPU register. */
2739typedef X86FPUREG const *PCX86FPUREG;
2740
2741/**
2742 * XMM register union.
2743 */
2744typedef union X86XMMREG
2745{
2746 /** XMM Register view. */
2747 uint128_t xmm;
2748 /** 8-bit view. */
2749 uint8_t au8[16];
2750 /** 16-bit view. */
2751 uint16_t au16[8];
2752 /** 32-bit view. */
2753 uint32_t au32[4];
2754 /** 64-bit view. */
2755 uint64_t au64[2];
2756 /** 128-bit view. (yeah, very helpful) */
2757 uint128_t au128[1];
2758 /** Confusing nested 128-bit union view (this is what xmm should've been). */
2759 RTUINT128U uXmm;
2760} X86XMMREG;
2761#ifndef VBOX_FOR_DTRACE_LIB
2762AssertCompileSize(X86XMMREG, 16);
2763#endif
2764/** Pointer to an XMM register state. */
2765typedef X86XMMREG *PX86XMMREG;
2766/** Pointer to a const XMM register state. */
2767typedef X86XMMREG const *PCX86XMMREG;
2768
2769/**
2770 * YMM register union.
2771 */
2772typedef union X86YMMREG
2773{
2774 /** 8-bit view. */
2775 uint8_t au8[32];
2776 /** 16-bit view. */
2777 uint16_t au16[16];
2778 /** 32-bit view. */
2779 uint32_t au32[8];
2780 /** 64-bit view. */
2781 uint64_t au64[4];
2782 /** 128-bit view. (yeah, very helpful) */
2783 uint128_t au128[2];
2784 /** XMM sub register view. */
2785 X86XMMREG aXmm[2];
2786} X86YMMREG;
2787#ifndef VBOX_FOR_DTRACE_LIB
2788AssertCompileSize(X86YMMREG, 32);
2789#endif
2790/** Pointer to an YMM register state. */
2791typedef X86YMMREG *PX86YMMREG;
2792/** Pointer to a const YMM register state. */
2793typedef X86YMMREG const *PCX86YMMREG;
2794
2795/**
2796 * ZMM register union.
2797 */
2798typedef union X86ZMMREG
2799{
2800 /** 8-bit view. */
2801 uint8_t au8[64];
2802 /** 16-bit view. */
2803 uint16_t au16[32];
2804 /** 32-bit view. */
2805 uint32_t au32[16];
2806 /** 64-bit view. */
2807 uint64_t au64[8];
2808 /** 128-bit view. (yeah, very helpful) */
2809 uint128_t au128[4];
2810 /** XMM sub register view. */
2811 X86XMMREG aXmm[4];
2812 /** YMM sub register view. */
2813 X86YMMREG aYmm[2];
2814} X86ZMMREG;
2815#ifndef VBOX_FOR_DTRACE_LIB
2816AssertCompileSize(X86ZMMREG, 64);
2817#endif
2818/** Pointer to an ZMM register state. */
2819typedef X86ZMMREG *PX86ZMMREG;
2820/** Pointer to a const ZMM register state. */
2821typedef X86ZMMREG const *PCX86ZMMREG;
2822
2823
2824/**
2825 * 32-bit FPU state (aka FSAVE/FRSTOR Memory Region).
2826 * @todo verify this...
2827 */
2828#pragma pack(1)
2829typedef struct X86FPUSTATE
2830{
2831 /** 0x00 - Control word. */
2832 uint16_t FCW;
2833 /** 0x02 - Alignment word */
2834 uint16_t Dummy1;
2835 /** 0x04 - Status word. */
2836 uint16_t FSW;
2837 /** 0x06 - Alignment word */
2838 uint16_t Dummy2;
2839 /** 0x08 - Tag word */
2840 uint16_t FTW;
2841 /** 0x0a - Alignment word */
2842 uint16_t Dummy3;
2843
2844 /** 0x0c - Instruction pointer. */
2845 uint32_t FPUIP;
2846 /** 0x10 - Code selector. */
2847 uint16_t CS;
2848 /** 0x12 - Opcode. */
2849 uint16_t FOP;
2850 /** 0x14 - FOO. */
2851 uint32_t FPUOO;
2852 /** 0x18 - FOS. */
2853 uint32_t FPUOS;
2854 /** 0x1c - FPU register. */
2855 X86FPUREG regs[8];
2856} X86FPUSTATE;
2857#pragma pack()
2858/** Pointer to a FPU state. */
2859typedef X86FPUSTATE *PX86FPUSTATE;
2860/** Pointer to a const FPU state. */
2861typedef const X86FPUSTATE *PCX86FPUSTATE;
2862
2863/**
2864 * FPU Extended state (aka FXSAVE/FXRSTORE Memory Region).
2865 */
2866#pragma pack(1)
2867typedef struct X86FXSTATE
2868{
2869 /** 0x00 - Control word. */
2870 uint16_t FCW;
2871 /** 0x02 - Status word. */
2872 uint16_t FSW;
2873 /** 0x04 - Tag word. (The upper byte is always zero.) */
2874 uint16_t FTW;
2875 /** 0x06 - Opcode. */
2876 uint16_t FOP;
2877 /** 0x08 - Instruction pointer. */
2878 uint32_t FPUIP;
2879 /** 0x0c - Code selector. */
2880 uint16_t CS;
2881 uint16_t Rsrvd1;
2882 /** 0x10 - Data pointer. */
2883 uint32_t FPUDP;
2884 /** 0x14 - Data segment */
2885 uint16_t DS;
2886 /** 0x16 */
2887 uint16_t Rsrvd2;
2888 /** 0x18 */
2889 uint32_t MXCSR;
2890 /** 0x1c */
2891 uint32_t MXCSR_MASK;
2892 /** 0x20 - FPU registers. */
2893 X86FPUREG aRegs[8];
2894 /** 0xA0 - XMM registers - 8 registers in 32 bits mode, 16 in long mode. */
2895 X86XMMREG aXMM[16];
2896 /* - offset 416 - */
2897 uint32_t au32RsrvdRest[(464 - 416) / sizeof(uint32_t)];
2898 /* - offset 464 - Software usable reserved bits. */
2899 uint32_t au32RsrvdForSoftware[(512 - 464) / sizeof(uint32_t)];
2900} X86FXSTATE;
2901#pragma pack()
2902/** Pointer to a FPU Extended state. */
2903typedef X86FXSTATE *PX86FXSTATE;
2904/** Pointer to a const FPU Extended state. */
2905typedef const X86FXSTATE *PCX86FXSTATE;
2906
2907/** Offset for software usable reserved bits (464:511) where we store a 32-bit
2908 * magic. Don't forget to update x86.mac if you change this! */
2909#define X86_OFF_FXSTATE_RSVD 0x1d0
2910/** The 32-bit magic used to recognize if this a 32-bit FPU state. Don't
2911 * forget to update x86.mac if you change this!
2912 * @todo r=bird: This has nothing what-so-ever to do here.... */
2913#define X86_FXSTATE_RSVD_32BIT_MAGIC 0x32b3232b
2914#ifndef VBOX_FOR_DTRACE_LIB
2915AssertCompileSize(X86FXSTATE, 512);
2916AssertCompileMemberOffset(X86FXSTATE, au32RsrvdForSoftware, X86_OFF_FXSTATE_RSVD);
2917#endif
2918
2919/** @name FPU status word flags.
2920 * @{ */
2921/** Exception Flag: Invalid operation. */
2922#define X86_FSW_IE RT_BIT_32(0)
2923/** Exception Flag: Denormalized operand. */
2924#define X86_FSW_DE RT_BIT_32(1)
2925/** Exception Flag: Zero divide. */
2926#define X86_FSW_ZE RT_BIT_32(2)
2927/** Exception Flag: Overflow. */
2928#define X86_FSW_OE RT_BIT_32(3)
2929/** Exception Flag: Underflow. */
2930#define X86_FSW_UE RT_BIT_32(4)
2931/** Exception Flag: Precision. */
2932#define X86_FSW_PE RT_BIT_32(5)
2933/** Stack fault. */
2934#define X86_FSW_SF RT_BIT_32(6)
2935/** Error summary status. */
2936#define X86_FSW_ES RT_BIT_32(7)
2937/** Mask of exceptions flags, excluding the summary bit. */
2938#define X86_FSW_XCPT_MASK UINT16_C(0x007f)
2939/** Mask of exceptions flags, including the summary bit. */
2940#define X86_FSW_XCPT_ES_MASK UINT16_C(0x00ff)
2941/** Condition code 0. */
2942#define X86_FSW_C0 RT_BIT_32(8)
2943/** Condition code 1. */
2944#define X86_FSW_C1 RT_BIT_32(9)
2945/** Condition code 2. */
2946#define X86_FSW_C2 RT_BIT_32(10)
2947/** Top of the stack mask. */
2948#define X86_FSW_TOP_MASK UINT16_C(0x3800)
2949/** TOP shift value. */
2950#define X86_FSW_TOP_SHIFT 11
2951/** Mask for getting TOP value after shifting it right. */
2952#define X86_FSW_TOP_SMASK UINT16_C(0x0007)
2953/** Get the TOP value. */
2954#define X86_FSW_TOP_GET(a_uFsw) (((a_uFsw) >> X86_FSW_TOP_SHIFT) & X86_FSW_TOP_SMASK)
2955/** Condition code 3. */
2956#define X86_FSW_C3 RT_BIT_32(14)
2957/** Mask of exceptions flags, including the summary bit. */
2958#define X86_FSW_C_MASK UINT16_C(0x4700)
2959/** FPU busy. */
2960#define X86_FSW_B RT_BIT_32(15)
2961/** @} */
2962
2963
2964/** @name FPU control word flags.
2965 * @{ */
2966/** Exception Mask: Invalid operation. */
2967#define X86_FCW_IM RT_BIT_32(0)
2968/** Exception Mask: Denormalized operand. */
2969#define X86_FCW_DM RT_BIT_32(1)
2970/** Exception Mask: Zero divide. */
2971#define X86_FCW_ZM RT_BIT_32(2)
2972/** Exception Mask: Overflow. */
2973#define X86_FCW_OM RT_BIT_32(3)
2974/** Exception Mask: Underflow. */
2975#define X86_FCW_UM RT_BIT_32(4)
2976/** Exception Mask: Precision. */
2977#define X86_FCW_PM RT_BIT_32(5)
2978/** Mask all exceptions, the value typically loaded (by for instance fninit).
2979 * @remarks This includes reserved bit 6. */
2980#define X86_FCW_MASK_ALL UINT16_C(0x007f)
2981/** Mask all exceptions. Same as X86_FSW_XCPT_MASK. */
2982#define X86_FCW_XCPT_MASK UINT16_C(0x003f)
2983/** Precision control mask. */
2984#define X86_FCW_PC_MASK UINT16_C(0x0300)
2985/** Precision control: 24-bit. */
2986#define X86_FCW_PC_24 UINT16_C(0x0000)
2987/** Precision control: Reserved. */
2988#define X86_FCW_PC_RSVD UINT16_C(0x0100)
2989/** Precision control: 53-bit. */
2990#define X86_FCW_PC_53 UINT16_C(0x0200)
2991/** Precision control: 64-bit. */
2992#define X86_FCW_PC_64 UINT16_C(0x0300)
2993/** Rounding control mask. */
2994#define X86_FCW_RC_MASK UINT16_C(0x0c00)
2995/** Rounding control: To nearest. */
2996#define X86_FCW_RC_NEAREST UINT16_C(0x0000)
2997/** Rounding control: Down. */
2998#define X86_FCW_RC_DOWN UINT16_C(0x0400)
2999/** Rounding control: Up. */
3000#define X86_FCW_RC_UP UINT16_C(0x0800)
3001/** Rounding control: Towards zero. */
3002#define X86_FCW_RC_ZERO UINT16_C(0x0c00)
3003/** Bits which should be zero, apparently. */
3004#define X86_FCW_ZERO_MASK UINT16_C(0xf080)
3005/** @} */
3006
3007/** @name SSE MXCSR
3008 * @{ */
3009/** Exception Flag: Invalid operation. */
3010#define X86_MXCSR_IE RT_BIT_32(0)
3011/** Exception Flag: Denormalized operand. */
3012#define X86_MXCSR_DE RT_BIT_32(1)
3013/** Exception Flag: Zero divide. */
3014#define X86_MXCSR_ZE RT_BIT_32(2)
3015/** Exception Flag: Overflow. */
3016#define X86_MXCSR_OE RT_BIT_32(3)
3017/** Exception Flag: Underflow. */
3018#define X86_MXCSR_UE RT_BIT_32(4)
3019/** Exception Flag: Precision. */
3020#define X86_MXCSR_PE RT_BIT_32(5)
3021
3022/** Denormals are zero. */
3023#define X86_MXCSR_DAZ RT_BIT_32(6)
3024
3025/** Exception Mask: Invalid operation. */
3026#define X86_MXCSR_IM RT_BIT_32(7)
3027/** Exception Mask: Denormalized operand. */
3028#define X86_MXCSR_DM RT_BIT_32(8)
3029/** Exception Mask: Zero divide. */
3030#define X86_MXCSR_ZM RT_BIT_32(9)
3031/** Exception Mask: Overflow. */
3032#define X86_MXCSR_OM RT_BIT_32(10)
3033/** Exception Mask: Underflow. */
3034#define X86_MXCSR_UM RT_BIT_32(11)
3035/** Exception Mask: Precision. */
3036#define X86_MXCSR_PM RT_BIT_32(12)
3037
3038/** Rounding control mask. */
3039#define X86_MXCSR_RC_MASK UINT16_C(0x6000)
3040/** Rounding control: To nearest. */
3041#define X86_MXCSR_RC_NEAREST UINT16_C(0x0000)
3042/** Rounding control: Down. */
3043#define X86_MXCSR_RC_DOWN UINT16_C(0x2000)
3044/** Rounding control: Up. */
3045#define X86_MXCSR_RC_UP UINT16_C(0x4000)
3046/** Rounding control: Towards zero. */
3047#define X86_MXCSR_RC_ZERO UINT16_C(0x6000)
3048
3049/** Flush-to-zero for masked underflow. */
3050#define X86_MXCSR_FZ RT_BIT_32(15)
3051
3052/** Misaligned Exception Mask (AMD MISALIGNSSE). */
3053#define X86_MXCSR_MM RT_BIT_32(17)
3054/** @} */
3055
3056/**
3057 * XSAVE header.
3058 */
3059typedef struct X86XSAVEHDR
3060{
3061 /** XTATE_BV - Bitmap indicating whether a component is in the state. */
3062 uint64_t bmXState;
3063 /** XCOMP_BC - Bitmap used by instructions applying structure compaction. */
3064 uint64_t bmXComp;
3065 /** Reserved for furture extensions, probably MBZ. */
3066 uint64_t au64Reserved[6];
3067} X86XSAVEHDR;
3068#ifndef VBOX_FOR_DTRACE_LIB
3069AssertCompileSize(X86XSAVEHDR, 64);
3070#endif
3071/** Pointer to an XSAVE header. */
3072typedef X86XSAVEHDR *PX86XSAVEHDR;
3073/** Pointer to a const XSAVE header. */
3074typedef X86XSAVEHDR const *PCX86XSAVEHDR;
3075
3076
3077/**
3078 * The high 128-bit YMM register state (XSAVE_C_YMM).
3079 * (The lower 128-bits being in X86FXSTATE.)
3080 */
3081typedef struct X86XSAVEYMMHI
3082{
3083 /** 16 registers in 64-bit mode, 8 in 32-bit mode. */
3084 X86XMMREG aYmmHi[16];
3085} X86XSAVEYMMHI;
3086#ifndef VBOX_FOR_DTRACE_LIB
3087AssertCompileSize(X86XSAVEYMMHI, 256);
3088#endif
3089/** Pointer to a high 128-bit YMM register state. */
3090typedef X86XSAVEYMMHI *PX86XSAVEYMMHI;
3091/** Pointer to a const high 128-bit YMM register state. */
3092typedef X86XSAVEYMMHI const *PCX86XSAVEYMMHI;
3093
3094/**
3095 * Intel MPX bound registers state (XSAVE_C_BNDREGS).
3096 */
3097typedef struct X86XSAVEBNDREGS
3098{
3099 /** Array of registers (BND0...BND3). */
3100 struct
3101 {
3102 /** Lower bound. */
3103 uint64_t uLowerBound;
3104 /** Upper bound. */
3105 uint64_t uUpperBound;
3106 } aRegs[4];
3107} X86XSAVEBNDREGS;
3108#ifndef VBOX_FOR_DTRACE_LIB
3109AssertCompileSize(X86XSAVEBNDREGS, 64);
3110#endif
3111/** Pointer to a MPX bound register state. */
3112typedef X86XSAVEBNDREGS *PX86XSAVEBNDREGS;
3113/** Pointer to a const MPX bound register state. */
3114typedef X86XSAVEBNDREGS const *PCX86XSAVEBNDREGS;
3115
3116/**
3117 * Intel MPX bound config and status register state (XSAVE_C_BNDCSR).
3118 */
3119typedef struct X86XSAVEBNDCFG
3120{
3121 uint64_t fConfig;
3122 uint64_t fStatus;
3123} X86XSAVEBNDCFG;
3124#ifndef VBOX_FOR_DTRACE_LIB
3125AssertCompileSize(X86XSAVEBNDCFG, 16);
3126#endif
3127/** Pointer to a MPX bound config and status register state. */
3128typedef X86XSAVEBNDCFG *PX86XSAVEBNDCFG;
3129/** Pointer to a const MPX bound config and status register state. */
3130typedef X86XSAVEBNDCFG *PCX86XSAVEBNDCFG;
3131
3132/**
3133 * AVX-512 opmask state (XSAVE_C_OPMASK).
3134 */
3135typedef struct X86XSAVEOPMASK
3136{
3137 /** The K0..K7 values. */
3138 uint64_t aKRegs[8];
3139} X86XSAVEOPMASK;
3140#ifndef VBOX_FOR_DTRACE_LIB
3141AssertCompileSize(X86XSAVEOPMASK, 64);
3142#endif
3143/** Pointer to a AVX-512 opmask state. */
3144typedef X86XSAVEOPMASK *PX86XSAVEOPMASK;
3145/** Pointer to a const AVX-512 opmask state. */
3146typedef X86XSAVEOPMASK const *PCX86XSAVEOPMASK;
3147
3148/**
3149 * ZMM0-15 upper 256 bits introduced in AVX-512 (XSAVE_C_ZMM_HI256).
3150 */
3151typedef struct X86XSAVEZMMHI256
3152{
3153 /** Upper 256-bits of ZMM0-15. */
3154 X86YMMREG aHi256Regs[16];
3155} X86XSAVEZMMHI256;
3156#ifndef VBOX_FOR_DTRACE_LIB
3157AssertCompileSize(X86XSAVEZMMHI256, 512);
3158#endif
3159/** Pointer to a state comprising the upper 256-bits of ZMM0-15. */
3160typedef X86XSAVEZMMHI256 *PX86XSAVEZMMHI256;
3161/** Pointer to a const state comprising the upper 256-bits of ZMM0-15. */
3162typedef X86XSAVEZMMHI256 const *PCX86XSAVEZMMHI256;
3163
3164/**
3165 * ZMM16-31 register state introduced in AVX-512 (XSAVE_C_ZMM_16HI).
3166 */
3167typedef struct X86XSAVEZMM16HI
3168{
3169 /** ZMM16 thru ZMM31. */
3170 X86ZMMREG aRegs[16];
3171} X86XSAVEZMM16HI;
3172#ifndef VBOX_FOR_DTRACE_LIB
3173AssertCompileSize(X86XSAVEZMM16HI, 1024);
3174#endif
3175/** Pointer to a state comprising ZMM16-32. */
3176typedef X86XSAVEZMM16HI *PX86XSAVEZMM16HI;
3177/** Pointer to a const state comprising ZMM16-32. */
3178typedef X86XSAVEZMM16HI const *PCX86XSAVEZMM16HI;
3179
3180/**
3181 * AMD Light weight profiling state (XSAVE_C_LWP).
3182 *
3183 * We probably won't play with this as AMD seems to be dropping from their "zen"
3184 * processor micro architecture.
3185 */
3186typedef struct X86XSAVELWP
3187{
3188 /** Details when needed. */
3189 uint64_t auLater[128/8];
3190} X86XSAVELWP;
3191#ifndef VBOX_FOR_DTRACE_LIB
3192AssertCompileSize(X86XSAVELWP, 128);
3193#endif
3194
3195
3196/**
3197 * x86 FPU/SSE/AVX/XXXX state.
3198 *
3199 * Please bump DBGFCORE_FMT_VERSION by 1 in dbgfcorefmt.h if you make any
3200 * changes to this structure.
3201 */
3202typedef struct X86XSAVEAREA
3203{
3204 /** The x87 and SSE region (or legacy region if you like). */
3205 X86FXSTATE x87;
3206 /** The XSAVE header. */
3207 X86XSAVEHDR Hdr;
3208 /** Beyond the header, there isn't really a fixed layout, but we can
3209 generally assume the YMM (AVX) register extensions are present and
3210 follows immediately. */
3211 union
3212 {
3213 /** The high 128-bit AVX registers for easy access by IEM.
3214 * @note This ASSUMES they will always be here... */
3215 X86XSAVEYMMHI YmmHi;
3216
3217 /** This is a typical layout on intel CPUs (good for debuggers). */
3218 struct
3219 {
3220 X86XSAVEYMMHI YmmHi;
3221 X86XSAVEBNDREGS BndRegs;
3222 X86XSAVEBNDCFG BndCfg;
3223 uint8_t abFudgeToMatchDocs[0xB0];
3224 X86XSAVEOPMASK Opmask;
3225 X86XSAVEZMMHI256 ZmmHi256;
3226 X86XSAVEZMM16HI Zmm16Hi;
3227 } Intel;
3228
3229 /** This is a typical layout on AMD Bulldozer type CPUs (good for debuggers). */
3230 struct
3231 {
3232 X86XSAVEYMMHI YmmHi;
3233 X86XSAVELWP Lwp;
3234 } AmdBd;
3235
3236 /** To enbling static deployments that have a reasonable chance of working for
3237 * the next 3-6 CPU generations without running short on space, we allocate a
3238 * lot of extra space here, making the structure a round 8KB in size. This
3239 * leaves us 7616 bytes for extended state. The skylake xeons are likely to use
3240 * 2112 of these, leaving us with 5504 bytes for future Intel generations. */
3241 uint8_t ab[8192 - 512 - 64];
3242 } u;
3243} X86XSAVEAREA;
3244#ifndef VBOX_FOR_DTRACE_LIB
3245AssertCompileSize(X86XSAVEAREA, 8192);
3246AssertCompileMemberSize(X86XSAVEAREA, u.Intel, 0x840 /*2112 => total 0xa80 (2688) */);
3247AssertCompileMemberOffset(X86XSAVEAREA, Hdr, 0x200);
3248AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.YmmHi, 0x240);
3249AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.BndRegs, 0x340);
3250AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.BndCfg, 0x380);
3251AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.Opmask, 0x440 /* 1088 */);
3252AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.ZmmHi256, 0x480 /* 1152 */);
3253AssertCompileMemberOffset(X86XSAVEAREA, u.Intel.Zmm16Hi, 0x680 /* 1664 */);
3254#endif
3255/** Pointer to a XSAVE area. */
3256typedef X86XSAVEAREA *PX86XSAVEAREA;
3257/** Pointer to a const XSAVE area. */
3258typedef X86XSAVEAREA const *PCX86XSAVEAREA;
3259
3260
3261/** @name XSAVE_C_XXX - XSAVE State Components Bits (XCR0).
3262 * @{ */
3263/** Bit 0 - x87 - Legacy FPU state (bit number) */
3264#define XSAVE_C_X87_BIT 0
3265/** Bit 0 - x87 - Legacy FPU state. */
3266#define XSAVE_C_X87 RT_BIT_64(XSAVE_C_X87_BIT)
3267/** Bit 1 - SSE - 128-bit SSE state (bit number). */
3268#define XSAVE_C_SSE_BIT 1
3269/** Bit 1 - SSE - 128-bit SSE state. */
3270#define XSAVE_C_SSE RT_BIT_64(XSAVE_C_SSE_BIT)
3271/** Bit 2 - YMM_Hi128 - Upper 128 bits of YMM0-15 (AVX) (bit number). */
3272#define XSAVE_C_YMM_BIT 2
3273/** Bit 2 - YMM_Hi128 - Upper 128 bits of YMM0-15 (AVX). */
3274#define XSAVE_C_YMM RT_BIT_64(XSAVE_C_YMM_BIT)
3275/** Bit 3 - BNDREGS - MPX bound register state (bit number). */
3276#define XSAVE_C_BNDREGS_BIT 3
3277/** Bit 3 - BNDREGS - MPX bound register state. */
3278#define XSAVE_C_BNDREGS RT_BIT_64(XSAVE_C_BNDREGS_BIT)
3279/** Bit 4 - BNDCSR - MPX bound config and status state (bit number). */
3280#define XSAVE_C_BNDCSR_BIT 4
3281/** Bit 4 - BNDCSR - MPX bound config and status state. */
3282#define XSAVE_C_BNDCSR RT_BIT_64(XSAVE_C_BNDCSR_BIT)
3283/** Bit 5 - Opmask - opmask state (bit number). */
3284#define XSAVE_C_OPMASK_BIT 5
3285/** Bit 5 - Opmask - opmask state. */
3286#define XSAVE_C_OPMASK RT_BIT_64(XSAVE_C_OPMASK_BIT)
3287/** Bit 6 - ZMM_Hi256 - Upper 256 bits of ZMM0-15 (AVX-512) (bit number). */
3288#define XSAVE_C_ZMM_HI256_BIT 6
3289/** Bit 6 - ZMM_Hi256 - Upper 256 bits of ZMM0-15 (AVX-512). */
3290#define XSAVE_C_ZMM_HI256 RT_BIT_64(XSAVE_C_ZMM_HI256_BIT)
3291/** Bit 7 - Hi16_ZMM - 512-bits ZMM16-31 state (AVX-512) (bit number). */
3292#define XSAVE_C_ZMM_16HI_BIT 7
3293/** Bit 7 - Hi16_ZMM - 512-bits ZMM16-31 state (AVX-512). */
3294#define XSAVE_C_ZMM_16HI RT_BIT_64(XSAVE_C_ZMM_16HI_BIT)
3295/** Bit 9 - PKRU - Protection-key state (bit number). */
3296#define XSAVE_C_PKRU_BIT 9
3297/** Bit 9 - PKRU - Protection-key state. */
3298#define XSAVE_C_PKRU RT_BIT_64(XSAVE_C_PKRU_BIT)
3299/** Bit 62 - LWP - Lightweight Profiling (AMD) (bit number). */
3300#define XSAVE_C_LWP_BIT 62
3301/** Bit 62 - LWP - Lightweight Profiling (AMD). */
3302#define XSAVE_C_LWP RT_BIT_64(XSAVE_C_LWP_BIT)
3303/** Bit 63 - X - Reserved (MBZ) for extending XCR0 (bit number). */
3304#define XSAVE_C_X_BIT 63
3305/** Bit 63 - X - Reserved (MBZ) for extending XCR0 (AMD). */
3306#define XSAVE_C_X RT_BIT_64(XSAVE_C_X_BIT)
3307/** @} */
3308
3309
3310
3311/** @name Selector Descriptor
3312 * @{
3313 */
3314
3315#ifndef VBOX_FOR_DTRACE_LIB
3316/**
3317 * Descriptor attributes (as seen by VT-x).
3318 */
3319typedef struct X86DESCATTRBITS
3320{
3321 /** 00 - Segment Type. */
3322 unsigned u4Type : 4;
3323 /** 04 - Descriptor Type. System(=0) or code/data selector */
3324 unsigned u1DescType : 1;
3325 /** 05 - Descriptor Privilege level. */
3326 unsigned u2Dpl : 2;
3327 /** 07 - Flags selector present(=1) or not. */
3328 unsigned u1Present : 1;
3329 /** 08 - Segment limit 16-19. */
3330 unsigned u4LimitHigh : 4;
3331 /** 0c - Available for system software. */
3332 unsigned u1Available : 1;
3333 /** 0d - 32 bits mode: Reserved - 0, long mode: Long Attribute Bit. */
3334 unsigned u1Long : 1;
3335 /** 0e - This flags meaning depends on the segment type. Try make sense out
3336 * of the intel manual yourself. */
3337 unsigned u1DefBig : 1;
3338 /** 0f - Granularity of the limit. If set 4KB granularity is used, if
3339 * clear byte. */
3340 unsigned u1Granularity : 1;
3341 /** 10 - "Unusable" selector, special Intel (VT-x only?) bit. */
3342 unsigned u1Unusable : 1;
3343} X86DESCATTRBITS;
3344#endif /* !VBOX_FOR_DTRACE_LIB */
3345
3346/** @name X86DESCATTR masks
3347 * @{ */
3348#define X86DESCATTR_TYPE UINT32_C(0x0000000f)
3349#define X86DESCATTR_DT UINT32_C(0x00000010)
3350#define X86DESCATTR_DPL UINT32_C(0x00000060)
3351#define X86DESCATTR_DPL_SHIFT 5 /**< Shift count for the DPL value. */
3352#define X86DESCATTR_P UINT32_C(0x00000080)
3353#define X86DESCATTR_LIMIT_HIGH UINT32_C(0x00000f00)
3354#define X86DESCATTR_AVL UINT32_C(0x00001000)
3355#define X86DESCATTR_L UINT32_C(0x00002000)
3356#define X86DESCATTR_D UINT32_C(0x00004000)
3357#define X86DESCATTR_G UINT32_C(0x00008000)
3358#define X86DESCATTR_UNUSABLE UINT32_C(0x00010000)
3359/** @} */
3360
3361#pragma pack(1)
3362typedef union X86DESCATTR
3363{
3364 /** Unsigned integer view. */
3365 uint32_t u;
3366#ifndef VBOX_FOR_DTRACE_LIB
3367 /** Normal view. */
3368 X86DESCATTRBITS n;
3369#endif
3370} X86DESCATTR;
3371#pragma pack()
3372/** Pointer to descriptor attributes. */
3373typedef X86DESCATTR *PX86DESCATTR;
3374/** Pointer to const descriptor attributes. */
3375typedef const X86DESCATTR *PCX86DESCATTR;
3376
3377#ifndef VBOX_FOR_DTRACE_LIB
3378
3379/**
3380 * Generic descriptor table entry
3381 */
3382#pragma pack(1)
3383typedef struct X86DESCGENERIC
3384{
3385 /** 00 - Limit - Low word. */
3386 unsigned u16LimitLow : 16;
3387 /** 10 - Base address - low word.
3388 * Don't try set this to 24 because MSC is doing stupid things then. */
3389 unsigned u16BaseLow : 16;
3390 /** 20 - Base address - first 8 bits of high word. */
3391 unsigned u8BaseHigh1 : 8;
3392 /** 28 - Segment Type. */
3393 unsigned u4Type : 4;
3394 /** 2c - Descriptor Type. System(=0) or code/data selector */
3395 unsigned u1DescType : 1;
3396 /** 2d - Descriptor Privilege level. */
3397 unsigned u2Dpl : 2;
3398 /** 2f - Flags selector present(=1) or not. */
3399 unsigned u1Present : 1;
3400 /** 30 - Segment limit 16-19. */
3401 unsigned u4LimitHigh : 4;
3402 /** 34 - Available for system software. */
3403 unsigned u1Available : 1;
3404 /** 35 - 32 bits mode: Reserved - 0, long mode: Long Attribute Bit. */
3405 unsigned u1Long : 1;
3406 /** 36 - This flags meaning depends on the segment type. Try make sense out
3407 * of the intel manual yourself. */
3408 unsigned u1DefBig : 1;
3409 /** 37 - Granularity of the limit. If set 4KB granularity is used, if
3410 * clear byte. */
3411 unsigned u1Granularity : 1;
3412 /** 38 - Base address - highest 8 bits. */
3413 unsigned u8BaseHigh2 : 8;
3414} X86DESCGENERIC;
3415#pragma pack()
3416/** Pointer to a generic descriptor entry. */
3417typedef X86DESCGENERIC *PX86DESCGENERIC;
3418/** Pointer to a const generic descriptor entry. */
3419typedef const X86DESCGENERIC *PCX86DESCGENERIC;
3420
3421/** @name Bit offsets of X86DESCGENERIC members.
3422 * @{*/
3423#define X86DESCGENERIC_BIT_OFF_LIMIT_LOW (0) /**< Bit offset of X86DESCGENERIC::u16LimitLow. */
3424#define X86DESCGENERIC_BIT_OFF_BASE_LOW (16) /**< Bit offset of X86DESCGENERIC::u16BaseLow. */
3425#define X86DESCGENERIC_BIT_OFF_BASE_HIGH1 (32) /**< Bit offset of X86DESCGENERIC::u8BaseHigh1. */
3426#define X86DESCGENERIC_BIT_OFF_TYPE (40) /**< Bit offset of X86DESCGENERIC::u4Type. */
3427#define X86DESCGENERIC_BIT_OFF_DESC_TYPE (44) /**< Bit offset of X86DESCGENERIC::u1DescType. */
3428#define X86DESCGENERIC_BIT_OFF_DPL (45) /**< Bit offset of X86DESCGENERIC::u2Dpl. */
3429#define X86DESCGENERIC_BIT_OFF_PRESENT (47) /**< Bit offset of X86DESCGENERIC::uu1Present. */
3430#define X86DESCGENERIC_BIT_OFF_LIMIT_HIGH (48) /**< Bit offset of X86DESCGENERIC::u4LimitHigh. */
3431#define X86DESCGENERIC_BIT_OFF_AVAILABLE (52) /**< Bit offset of X86DESCGENERIC::u1Available. */
3432#define X86DESCGENERIC_BIT_OFF_LONG (53) /**< Bit offset of X86DESCGENERIC::u1Long. */
3433#define X86DESCGENERIC_BIT_OFF_DEF_BIG (54) /**< Bit offset of X86DESCGENERIC::u1DefBig. */
3434#define X86DESCGENERIC_BIT_OFF_GRANULARITY (55) /**< Bit offset of X86DESCGENERIC::u1Granularity. */
3435#define X86DESCGENERIC_BIT_OFF_BASE_HIGH2 (56) /**< Bit offset of X86DESCGENERIC::u8BaseHigh2. */
3436/** @} */
3437
3438
3439/** @name LAR mask
3440 * @{ */
3441#define X86LAR_F_TYPE UINT16_C( 0x0f00)
3442#define X86LAR_F_DT UINT16_C( 0x1000)
3443#define X86LAR_F_DPL UINT16_C( 0x6000)
3444#define X86LAR_F_DPL_SHIFT 13 /**< Shift count for the DPL value. */
3445#define X86LAR_F_P UINT16_C( 0x8000)
3446#define X86LAR_F_AVL UINT32_C(0x00100000)
3447#define X86LAR_F_L UINT32_C(0x00200000)
3448#define X86LAR_F_D UINT32_C(0x00400000)
3449#define X86LAR_F_G UINT32_C(0x00800000)
3450/** @} */
3451
3452
3453/**
3454 * Call-, Interrupt-, Trap- or Task-gate descriptor (legacy).
3455 */
3456typedef struct X86DESCGATE
3457{
3458 /** 00 - Target code segment offset - Low word.
3459 * Ignored if task-gate. */
3460 unsigned u16OffsetLow : 16;
3461 /** 10 - Target code segment selector for call-, interrupt- and trap-gates,
3462 * TSS selector if task-gate. */
3463 unsigned u16Sel : 16;
3464 /** 20 - Number of parameters for a call-gate.
3465 * Ignored if interrupt-, trap- or task-gate. */
3466 unsigned u5ParmCount : 5;
3467 /** 25 - Reserved / ignored. */
3468 unsigned u3Reserved : 3;
3469 /** 28 - Segment Type. */
3470 unsigned u4Type : 4;
3471 /** 2c - Descriptor Type (0 = system). */
3472 unsigned u1DescType : 1;
3473 /** 2d - Descriptor Privilege level. */
3474 unsigned u2Dpl : 2;
3475 /** 2f - Flags selector present(=1) or not. */
3476 unsigned u1Present : 1;
3477 /** 30 - Target code segment offset - High word.
3478 * Ignored if task-gate. */
3479 unsigned u16OffsetHigh : 16;
3480} X86DESCGATE;
3481/** Pointer to a Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
3482typedef X86DESCGATE *PX86DESCGATE;
3483/** Pointer to a const Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
3484typedef const X86DESCGATE *PCX86DESCGATE;
3485
3486#endif /* VBOX_FOR_DTRACE_LIB */
3487
3488/**
3489 * Descriptor table entry.
3490 */
3491#pragma pack(1)
3492typedef union X86DESC
3493{
3494#ifndef VBOX_FOR_DTRACE_LIB
3495 /** Generic descriptor view. */
3496 X86DESCGENERIC Gen;
3497 /** Gate descriptor view. */
3498 X86DESCGATE Gate;
3499#endif
3500
3501 /** 8 bit unsigned integer view. */
3502 uint8_t au8[8];
3503 /** 16 bit unsigned integer view. */
3504 uint16_t au16[4];
3505 /** 32 bit unsigned integer view. */
3506 uint32_t au32[2];
3507 /** 64 bit unsigned integer view. */
3508 uint64_t au64[1];
3509 /** Unsigned integer view. */
3510 uint64_t u;
3511} X86DESC;
3512#ifndef VBOX_FOR_DTRACE_LIB
3513AssertCompileSize(X86DESC, 8);
3514#endif
3515#pragma pack()
3516/** Pointer to descriptor table entry. */
3517typedef X86DESC *PX86DESC;
3518/** Pointer to const descriptor table entry. */
3519typedef const X86DESC *PCX86DESC;
3520
3521/** @def X86DESC_BASE
3522 * Return the base address of a descriptor.
3523 */
3524#define X86DESC_BASE(a_pDesc) /*ASM-NOINC*/ \
3525 ( ((uint32_t)((a_pDesc)->Gen.u8BaseHigh2) << 24) \
3526 | ( (a_pDesc)->Gen.u8BaseHigh1 << 16) \
3527 | ( (a_pDesc)->Gen.u16BaseLow ) )
3528
3529/** @def X86DESC_LIMIT
3530 * Return the limit of a descriptor.
3531 */
3532#define X86DESC_LIMIT(a_pDesc) /*ASM-NOINC*/ \
3533 ( ((uint32_t)((a_pDesc)->Gen.u4LimitHigh) << 16) \
3534 | ( (a_pDesc)->Gen.u16LimitLow ) )
3535
3536/** @def X86DESC_LIMIT_G
3537 * Return the limit of a descriptor with the granularity bit taken into account.
3538 * @returns Selector limit (uint32_t).
3539 * @param a_pDesc Pointer to the descriptor.
3540 */
3541#define X86DESC_LIMIT_G(a_pDesc) /*ASM-NOINC*/ \
3542 ( (a_pDesc)->Gen.u1Granularity \
3543 ? ( ( ((uint32_t)(a_pDesc)->Gen.u4LimitHigh << 16) | (a_pDesc)->Gen.u16LimitLow ) << 12 ) | UINT32_C(0xfff) \
3544 : ((uint32_t)(a_pDesc)->Gen.u4LimitHigh << 16) | (a_pDesc)->Gen.u16LimitLow \
3545 )
3546
3547/** @def X86DESC_GET_HID_ATTR
3548 * Get the descriptor attributes for the hidden register.
3549 */
3550#define X86DESC_GET_HID_ATTR(a_pDesc) /*ASM-NOINC*/ \
3551 ( ((a_pDesc)->u >> (16+16+8)) & UINT32_C(0xf0ff) ) /** @todo do we have a define for 0xf0ff? */
3552
3553#ifndef VBOX_FOR_DTRACE_LIB
3554
3555/**
3556 * 64 bits generic descriptor table entry
3557 * Note: most of these bits have no meaning in long mode.
3558 */
3559#pragma pack(1)
3560typedef struct X86DESC64GENERIC
3561{
3562 /** Limit - Low word - *IGNORED*. */
3563 uint32_t u16LimitLow : 16;
3564 /** Base address - low word. - *IGNORED*
3565 * Don't try set this to 24 because MSC is doing stupid things then. */
3566 uint32_t u16BaseLow : 16;
3567 /** Base address - first 8 bits of high word. - *IGNORED* */
3568 uint32_t u8BaseHigh1 : 8;
3569 /** Segment Type. */
3570 uint32_t u4Type : 4;
3571 /** Descriptor Type. System(=0) or code/data selector */
3572 uint32_t u1DescType : 1;
3573 /** Descriptor Privilege level. */
3574 uint32_t u2Dpl : 2;
3575 /** Flags selector present(=1) or not. */
3576 uint32_t u1Present : 1;
3577 /** Segment limit 16-19. - *IGNORED* */
3578 uint32_t u4LimitHigh : 4;
3579 /** Available for system software. - *IGNORED* */
3580 uint32_t u1Available : 1;
3581 /** Long mode flag. */
3582 uint32_t u1Long : 1;
3583 /** This flags meaning depends on the segment type. Try make sense out
3584 * of the intel manual yourself. */
3585 uint32_t u1DefBig : 1;
3586 /** Granularity of the limit. If set 4KB granularity is used, if
3587 * clear byte. - *IGNORED* */
3588 uint32_t u1Granularity : 1;
3589 /** Base address - highest 8 bits. - *IGNORED* */
3590 uint32_t u8BaseHigh2 : 8;
3591 /** Base address - bits 63-32. */
3592 uint32_t u32BaseHigh3 : 32;
3593 uint32_t u8Reserved : 8;
3594 uint32_t u5Zeros : 5;
3595 uint32_t u19Reserved : 19;
3596} X86DESC64GENERIC;
3597#pragma pack()
3598/** Pointer to a generic descriptor entry. */
3599typedef X86DESC64GENERIC *PX86DESC64GENERIC;
3600/** Pointer to a const generic descriptor entry. */
3601typedef const X86DESC64GENERIC *PCX86DESC64GENERIC;
3602
3603/**
3604 * System descriptor table entry (64 bits)
3605 *
3606 * @remarks This is, save a couple of comments, identical to X86DESC64GENERIC...
3607 */
3608#pragma pack(1)
3609typedef struct X86DESC64SYSTEM
3610{
3611 /** Limit - Low word. */
3612 uint32_t u16LimitLow : 16;
3613 /** Base address - low word.
3614 * Don't try set this to 24 because MSC is doing stupid things then. */
3615 uint32_t u16BaseLow : 16;
3616 /** Base address - first 8 bits of high word. */
3617 uint32_t u8BaseHigh1 : 8;
3618 /** Segment Type. */
3619 uint32_t u4Type : 4;
3620 /** Descriptor Type. System(=0) or code/data selector */
3621 uint32_t u1DescType : 1;
3622 /** Descriptor Privilege level. */
3623 uint32_t u2Dpl : 2;
3624 /** Flags selector present(=1) or not. */
3625 uint32_t u1Present : 1;
3626 /** Segment limit 16-19. */
3627 uint32_t u4LimitHigh : 4;
3628 /** Available for system software. */
3629 uint32_t u1Available : 1;
3630 /** Reserved - 0. */
3631 uint32_t u1Reserved : 1;
3632 /** This flags meaning depends on the segment type. Try make sense out
3633 * of the intel manual yourself. */
3634 uint32_t u1DefBig : 1;
3635 /** Granularity of the limit. If set 4KB granularity is used, if
3636 * clear byte. */
3637 uint32_t u1Granularity : 1;
3638 /** Base address - bits 31-24. */
3639 uint32_t u8BaseHigh2 : 8;
3640 /** Base address - bits 63-32. */
3641 uint32_t u32BaseHigh3 : 32;
3642 uint32_t u8Reserved : 8;
3643 uint32_t u5Zeros : 5;
3644 uint32_t u19Reserved : 19;
3645} X86DESC64SYSTEM;
3646#pragma pack()
3647/** Pointer to a system descriptor entry. */
3648typedef X86DESC64SYSTEM *PX86DESC64SYSTEM;
3649/** Pointer to a const system descriptor entry. */
3650typedef const X86DESC64SYSTEM *PCX86DESC64SYSTEM;
3651
3652/**
3653 * Call-, Interrupt-, Trap- or Task-gate descriptor (64-bit).
3654 */
3655typedef struct X86DESC64GATE
3656{
3657 /** Target code segment offset - Low word. */
3658 uint32_t u16OffsetLow : 16;
3659 /** Target code segment selector. */
3660 uint32_t u16Sel : 16;
3661 /** Interrupt stack table for interrupt- and trap-gates.
3662 * Ignored by call-gates. */
3663 uint32_t u3IST : 3;
3664 /** Reserved / ignored. */
3665 uint32_t u5Reserved : 5;
3666 /** Segment Type. */
3667 uint32_t u4Type : 4;
3668 /** Descriptor Type (0 = system). */
3669 uint32_t u1DescType : 1;
3670 /** Descriptor Privilege level. */
3671 uint32_t u2Dpl : 2;
3672 /** Flags selector present(=1) or not. */
3673 uint32_t u1Present : 1;
3674 /** Target code segment offset - High word.
3675 * Ignored if task-gate. */
3676 uint32_t u16OffsetHigh : 16;
3677 /** Target code segment offset - Top dword.
3678 * Ignored if task-gate. */
3679 uint32_t u32OffsetTop : 32;
3680 /** Reserved / ignored / must be zero.
3681 * For call-gates bits 8 thru 12 must be zero, the other gates ignores this. */
3682 uint32_t u32Reserved : 32;
3683} X86DESC64GATE;
3684AssertCompileSize(X86DESC64GATE, 16);
3685/** Pointer to a Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
3686typedef X86DESC64GATE *PX86DESC64GATE;
3687/** Pointer to a const Call-, Interrupt-, Trap- or Task-gate descriptor entry. */
3688typedef const X86DESC64GATE *PCX86DESC64GATE;
3689
3690#endif /* VBOX_FOR_DTRACE_LIB */
3691
3692/**
3693 * Descriptor table entry.
3694 */
3695#pragma pack(1)
3696typedef union X86DESC64
3697{
3698#ifndef VBOX_FOR_DTRACE_LIB
3699 /** Generic descriptor view. */
3700 X86DESC64GENERIC Gen;
3701 /** System descriptor view. */
3702 X86DESC64SYSTEM System;
3703 /** Gate descriptor view. */
3704 X86DESC64GATE Gate;
3705#endif
3706
3707 /** 8 bit unsigned integer view. */
3708 uint8_t au8[16];
3709 /** 16 bit unsigned integer view. */
3710 uint16_t au16[8];
3711 /** 32 bit unsigned integer view. */
3712 uint32_t au32[4];
3713 /** 64 bit unsigned integer view. */
3714 uint64_t au64[2];
3715} X86DESC64;
3716#ifndef VBOX_FOR_DTRACE_LIB
3717AssertCompileSize(X86DESC64, 16);
3718#endif
3719#pragma pack()
3720/** Pointer to descriptor table entry. */
3721typedef X86DESC64 *PX86DESC64;
3722/** Pointer to const descriptor table entry. */
3723typedef const X86DESC64 *PCX86DESC64;
3724
3725/** @def X86DESC64_BASE
3726 * Return the base of a 64-bit descriptor.
3727 */
3728#define X86DESC64_BASE(a_pDesc) /*ASM-NOINC*/ \
3729 ( ((uint64_t)((a_pDesc)->Gen.u32BaseHigh3) << 32) \
3730 | ((uint32_t)((a_pDesc)->Gen.u8BaseHigh2) << 24) \
3731 | ( (a_pDesc)->Gen.u8BaseHigh1 << 16) \
3732 | ( (a_pDesc)->Gen.u16BaseLow ) )
3733
3734
3735
3736/** @name Host system descriptor table entry - Use with care!
3737 * @{ */
3738/** Host system descriptor table entry. */
3739#if HC_ARCH_BITS == 64
3740typedef X86DESC64 X86DESCHC;
3741#else
3742typedef X86DESC X86DESCHC;
3743#endif
3744/** Pointer to a host system descriptor table entry. */
3745#if HC_ARCH_BITS == 64
3746typedef PX86DESC64 PX86DESCHC;
3747#else
3748typedef PX86DESC PX86DESCHC;
3749#endif
3750/** Pointer to a const host system descriptor table entry. */
3751#if HC_ARCH_BITS == 64
3752typedef PCX86DESC64 PCX86DESCHC;
3753#else
3754typedef PCX86DESC PCX86DESCHC;
3755#endif
3756/** @} */
3757
3758
3759/** @name Selector Descriptor Types.
3760 * @{
3761 */
3762
3763/** @name Non-System Selector Types.
3764 * @{ */
3765/** Code(=set)/Data(=clear) bit. */
3766#define X86_SEL_TYPE_CODE 8
3767/** Memory(=set)/System(=clear) bit. */
3768#define X86_SEL_TYPE_MEMORY RT_BIT_32(4)
3769/** Accessed bit. */
3770#define X86_SEL_TYPE_ACCESSED 1
3771/** Expand down bit (for data selectors only). */
3772#define X86_SEL_TYPE_DOWN 4
3773/** Conforming bit (for code selectors only). */
3774#define X86_SEL_TYPE_CONF 4
3775/** Write bit (for data selectors only). */
3776#define X86_SEL_TYPE_WRITE 2
3777/** Read bit (for code selectors only). */
3778#define X86_SEL_TYPE_READ 2
3779/** The bit number of the code segment read bit (relative to u4Type). */
3780#define X86_SEL_TYPE_READ_BIT 1
3781
3782/** Read only selector type. */
3783#define X86_SEL_TYPE_RO 0
3784/** Accessed read only selector type. */
3785#define X86_SEL_TYPE_RO_ACC (0 | X86_SEL_TYPE_ACCESSED)
3786/** Read write selector type. */
3787#define X86_SEL_TYPE_RW 2
3788/** Accessed read write selector type. */
3789#define X86_SEL_TYPE_RW_ACC (2 | X86_SEL_TYPE_ACCESSED)
3790/** Expand down read only selector type. */
3791#define X86_SEL_TYPE_RO_DOWN 4
3792/** Accessed expand down read only selector type. */
3793#define X86_SEL_TYPE_RO_DOWN_ACC (4 | X86_SEL_TYPE_ACCESSED)
3794/** Expand down read write selector type. */
3795#define X86_SEL_TYPE_RW_DOWN 6
3796/** Accessed expand down read write selector type. */
3797#define X86_SEL_TYPE_RW_DOWN_ACC (6 | X86_SEL_TYPE_ACCESSED)
3798/** Execute only selector type. */
3799#define X86_SEL_TYPE_EO (0 | X86_SEL_TYPE_CODE)
3800/** Accessed execute only selector type. */
3801#define X86_SEL_TYPE_EO_ACC (0 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
3802/** Execute and read selector type. */
3803#define X86_SEL_TYPE_ER (2 | X86_SEL_TYPE_CODE)
3804/** Accessed execute and read selector type. */
3805#define X86_SEL_TYPE_ER_ACC (2 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
3806/** Conforming execute only selector type. */
3807#define X86_SEL_TYPE_EO_CONF (4 | X86_SEL_TYPE_CODE)
3808/** Accessed Conforming execute only selector type. */
3809#define X86_SEL_TYPE_EO_CONF_ACC (4 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
3810/** Conforming execute and write selector type. */
3811#define X86_SEL_TYPE_ER_CONF (6 | X86_SEL_TYPE_CODE)
3812/** Accessed Conforming execute and write selector type. */
3813#define X86_SEL_TYPE_ER_CONF_ACC (6 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
3814/** @} */
3815
3816
3817/** @name System Selector Types.
3818 * @{ */
3819/** The TSS busy bit mask. */
3820#define X86_SEL_TYPE_SYS_TSS_BUSY_MASK 2
3821
3822/** Undefined system selector type. */
3823#define X86_SEL_TYPE_SYS_UNDEFINED 0
3824/** 286 TSS selector. */
3825#define X86_SEL_TYPE_SYS_286_TSS_AVAIL 1
3826/** LDT selector. */
3827#define X86_SEL_TYPE_SYS_LDT 2
3828/** 286 TSS selector - Busy. */
3829#define X86_SEL_TYPE_SYS_286_TSS_BUSY 3
3830/** 286 Callgate selector. */
3831#define X86_SEL_TYPE_SYS_286_CALL_GATE 4
3832/** Taskgate selector. */
3833#define X86_SEL_TYPE_SYS_TASK_GATE 5
3834/** 286 Interrupt gate selector. */
3835#define X86_SEL_TYPE_SYS_286_INT_GATE 6
3836/** 286 Trapgate selector. */
3837#define X86_SEL_TYPE_SYS_286_TRAP_GATE 7
3838/** Undefined system selector. */
3839#define X86_SEL_TYPE_SYS_UNDEFINED2 8
3840/** 386 TSS selector. */
3841#define X86_SEL_TYPE_SYS_386_TSS_AVAIL 9
3842/** Undefined system selector. */
3843#define X86_SEL_TYPE_SYS_UNDEFINED3 0xA
3844/** 386 TSS selector - Busy. */
3845#define X86_SEL_TYPE_SYS_386_TSS_BUSY 0xB
3846/** 386 Callgate selector. */
3847#define X86_SEL_TYPE_SYS_386_CALL_GATE 0xC
3848/** Undefined system selector. */
3849#define X86_SEL_TYPE_SYS_UNDEFINED4 0xD
3850/** 386 Interruptgate selector. */
3851#define X86_SEL_TYPE_SYS_386_INT_GATE 0xE
3852/** 386 Trapgate selector. */
3853#define X86_SEL_TYPE_SYS_386_TRAP_GATE 0xF
3854/** @} */
3855
3856/** @name AMD64 System Selector Types.
3857 * @{ */
3858/** LDT selector. */
3859#define AMD64_SEL_TYPE_SYS_LDT 2
3860/** TSS selector - Busy. */
3861#define AMD64_SEL_TYPE_SYS_TSS_AVAIL 9
3862/** TSS selector - Busy. */
3863#define AMD64_SEL_TYPE_SYS_TSS_BUSY 0xB
3864/** Callgate selector. */
3865#define AMD64_SEL_TYPE_SYS_CALL_GATE 0xC
3866/** Interruptgate selector. */
3867#define AMD64_SEL_TYPE_SYS_INT_GATE 0xE
3868/** Trapgate selector. */
3869#define AMD64_SEL_TYPE_SYS_TRAP_GATE 0xF
3870/** @} */
3871
3872/** @} */
3873
3874
3875/** @name Descriptor Table Entry Flag Masks.
3876 * These are for the 2nd 32-bit word of a descriptor.
3877 * @{ */
3878/** Bits 8-11 - TYPE - Descriptor type mask. */
3879#define X86_DESC_TYPE_MASK (RT_BIT_32(8) | RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
3880/** Bit 12 - S - System (=0) or Code/Data (=1). */
3881#define X86_DESC_S RT_BIT_32(12)
3882/** Bits 13-14 - DPL - Descriptor Privilege Level. */
3883#define X86_DESC_DPL (RT_BIT_32(13) | RT_BIT_32(14))
3884/** Bit 15 - P - Present. */
3885#define X86_DESC_P RT_BIT_32(15)
3886/** Bit 20 - AVL - Available for system software. */
3887#define X86_DESC_AVL RT_BIT_32(20)
3888/** Bit 22 - DB - Default operation size. 0 = 16 bit, 1 = 32 bit. */
3889#define X86_DESC_DB RT_BIT_32(22)
3890/** Bit 23 - G - Granularity of the limit. If set 4KB granularity is
3891 * used, if clear byte. */
3892#define X86_DESC_G RT_BIT_32(23)
3893/** @} */
3894
3895/** @} */
3896
3897
3898/** @name Task Segments.
3899 * @{
3900 */
3901
3902/**
3903 * The minimum TSS descriptor limit for 286 tasks.
3904 */
3905#define X86_SEL_TYPE_SYS_286_TSS_LIMIT_MIN 0x2b
3906
3907/**
3908 * The minimum TSS descriptor segment limit for 386 tasks.
3909 */
3910#define X86_SEL_TYPE_SYS_386_TSS_LIMIT_MIN 0x67
3911
3912/**
3913 * 16-bit Task Segment (TSS).
3914 */
3915#pragma pack(1)
3916typedef struct X86TSS16
3917{
3918 /** Back link to previous task. (static) */
3919 RTSEL selPrev;
3920 /** Ring-0 stack pointer. (static) */
3921 uint16_t sp0;
3922 /** Ring-0 stack segment. (static) */
3923 RTSEL ss0;
3924 /** Ring-1 stack pointer. (static) */
3925 uint16_t sp1;
3926 /** Ring-1 stack segment. (static) */
3927 RTSEL ss1;
3928 /** Ring-2 stack pointer. (static) */
3929 uint16_t sp2;
3930 /** Ring-2 stack segment. (static) */
3931 RTSEL ss2;
3932 /** IP before task switch. */
3933 uint16_t ip;
3934 /** FLAGS before task switch. */
3935 uint16_t flags;
3936 /** AX before task switch. */
3937 uint16_t ax;
3938 /** CX before task switch. */
3939 uint16_t cx;
3940 /** DX before task switch. */
3941 uint16_t dx;
3942 /** BX before task switch. */
3943 uint16_t bx;
3944 /** SP before task switch. */
3945 uint16_t sp;
3946 /** BP before task switch. */
3947 uint16_t bp;
3948 /** SI before task switch. */
3949 uint16_t si;
3950 /** DI before task switch. */
3951 uint16_t di;
3952 /** ES before task switch. */
3953 RTSEL es;
3954 /** CS before task switch. */
3955 RTSEL cs;
3956 /** SS before task switch. */
3957 RTSEL ss;
3958 /** DS before task switch. */
3959 RTSEL ds;
3960 /** LDTR before task switch. */
3961 RTSEL selLdt;
3962} X86TSS16;
3963#ifndef VBOX_FOR_DTRACE_LIB
3964AssertCompileSize(X86TSS16, X86_SEL_TYPE_SYS_286_TSS_LIMIT_MIN + 1);
3965#endif
3966#pragma pack()
3967/** Pointer to a 16-bit task segment. */
3968typedef X86TSS16 *PX86TSS16;
3969/** Pointer to a const 16-bit task segment. */
3970typedef const X86TSS16 *PCX86TSS16;
3971
3972
3973/**
3974 * 32-bit Task Segment (TSS).
3975 */
3976#pragma pack(1)
3977typedef struct X86TSS32
3978{
3979 /** Back link to previous task. (static) */
3980 RTSEL selPrev;
3981 uint16_t padding1;
3982 /** Ring-0 stack pointer. (static) */
3983 uint32_t esp0;
3984 /** Ring-0 stack segment. (static) */
3985 RTSEL ss0;
3986 uint16_t padding_ss0;
3987 /** Ring-1 stack pointer. (static) */
3988 uint32_t esp1;
3989 /** Ring-1 stack segment. (static) */
3990 RTSEL ss1;
3991 uint16_t padding_ss1;
3992 /** Ring-2 stack pointer. (static) */
3993 uint32_t esp2;
3994 /** Ring-2 stack segment. (static) */
3995 RTSEL ss2;
3996 uint16_t padding_ss2;
3997 /** Page directory for the task. (static) */
3998 uint32_t cr3;
3999 /** EIP before task switch. */
4000 uint32_t eip;
4001 /** EFLAGS before task switch. */
4002 uint32_t eflags;
4003 /** EAX before task switch. */
4004 uint32_t eax;
4005 /** ECX before task switch. */
4006 uint32_t ecx;
4007 /** EDX before task switch. */
4008 uint32_t edx;
4009 /** EBX before task switch. */
4010 uint32_t ebx;
4011 /** ESP before task switch. */
4012 uint32_t esp;
4013 /** EBP before task switch. */
4014 uint32_t ebp;
4015 /** ESI before task switch. */
4016 uint32_t esi;
4017 /** EDI before task switch. */
4018 uint32_t edi;
4019 /** ES before task switch. */
4020 RTSEL es;
4021 uint16_t padding_es;
4022 /** CS before task switch. */
4023 RTSEL cs;
4024 uint16_t padding_cs;
4025 /** SS before task switch. */
4026 RTSEL ss;
4027 uint16_t padding_ss;
4028 /** DS before task switch. */
4029 RTSEL ds;
4030 uint16_t padding_ds;
4031 /** FS before task switch. */
4032 RTSEL fs;
4033 uint16_t padding_fs;
4034 /** GS before task switch. */
4035 RTSEL gs;
4036 uint16_t padding_gs;
4037 /** LDTR before task switch. */
4038 RTSEL selLdt;
4039 uint16_t padding_ldt;
4040 /** Debug trap flag */
4041 uint16_t fDebugTrap;
4042 /** Offset relative to the TSS of the start of the I/O Bitmap
4043 * and the end of the interrupt redirection bitmap. */
4044 uint16_t offIoBitmap;
4045} X86TSS32;
4046#pragma pack()
4047/** Pointer to task segment. */
4048typedef X86TSS32 *PX86TSS32;
4049/** Pointer to const task segment. */
4050typedef const X86TSS32 *PCX86TSS32;
4051#ifndef VBOX_FOR_DTRACE_LIB
4052AssertCompileSize(X86TSS32, X86_SEL_TYPE_SYS_386_TSS_LIMIT_MIN + 1);
4053AssertCompileMemberOffset(X86TSS32, cr3, 28);
4054AssertCompileMemberOffset(X86TSS32, offIoBitmap, 102);
4055#endif
4056
4057/**
4058 * 64-bit Task segment.
4059 */
4060#pragma pack(1)
4061typedef struct X86TSS64
4062{
4063 /** Reserved. */
4064 uint32_t u32Reserved;
4065 /** Ring-0 stack pointer. (static) */
4066 uint64_t rsp0;
4067 /** Ring-1 stack pointer. (static) */
4068 uint64_t rsp1;
4069 /** Ring-2 stack pointer. (static) */
4070 uint64_t rsp2;
4071 /** Reserved. */
4072 uint32_t u32Reserved2[2];
4073 /* IST */
4074 uint64_t ist1;
4075 uint64_t ist2;
4076 uint64_t ist3;
4077 uint64_t ist4;
4078 uint64_t ist5;
4079 uint64_t ist6;
4080 uint64_t ist7;
4081 /* Reserved. */
4082 uint16_t u16Reserved[5];
4083 /** Offset relative to the TSS of the start of the I/O Bitmap
4084 * and the end of the interrupt redirection bitmap. */
4085 uint16_t offIoBitmap;
4086} X86TSS64;
4087#pragma pack()
4088/** Pointer to a 64-bit task segment. */
4089typedef X86TSS64 *PX86TSS64;
4090/** Pointer to a const 64-bit task segment. */
4091typedef const X86TSS64 *PCX86TSS64;
4092#ifndef VBOX_FOR_DTRACE_LIB
4093AssertCompileSize(X86TSS64, X86_SEL_TYPE_SYS_386_TSS_LIMIT_MIN + 1);
4094#endif
4095
4096/** @} */
4097
4098
4099/** @name Selectors.
4100 * @{
4101 */
4102
4103/**
4104 * The shift used to convert a selector from and to index an index (C).
4105 */
4106#define X86_SEL_SHIFT 3
4107
4108/**
4109 * The mask used to mask off the table indicator and RPL of an selector.
4110 */
4111#define X86_SEL_MASK 0xfff8U
4112
4113/**
4114 * The mask used to mask off the RPL of an selector.
4115 * This is suitable for checking for NULL selectors.
4116 */
4117#define X86_SEL_MASK_OFF_RPL 0xfffcU
4118
4119/**
4120 * The bit indicating that a selector is in the LDT and not in the GDT.
4121 */
4122#define X86_SEL_LDT 0x0004U
4123
4124/**
4125 * The bit mask for getting the RPL of a selector.
4126 */
4127#define X86_SEL_RPL 0x0003U
4128
4129/**
4130 * The mask covering both RPL and LDT.
4131 * This is incidentally the same as sizeof(X86DESC) - 1, so good for limit
4132 * checks.
4133 */
4134#define X86_SEL_RPL_LDT 0x0007U
4135
4136/** @} */
4137
4138
4139/**
4140 * x86 Exceptions/Faults/Traps.
4141 */
4142typedef enum X86XCPT
4143{
4144 /** \#DE - Divide error. */
4145 X86_XCPT_DE = 0x00,
4146 /** \#DB - Debug event (single step, DRx, ..) */
4147 X86_XCPT_DB = 0x01,
4148 /** NMI - Non-Maskable Interrupt */
4149 X86_XCPT_NMI = 0x02,
4150 /** \#BP - Breakpoint (INT3). */
4151 X86_XCPT_BP = 0x03,
4152 /** \#OF - Overflow (INTO). */
4153 X86_XCPT_OF = 0x04,
4154 /** \#BR - Bound range exceeded (BOUND). */
4155 X86_XCPT_BR = 0x05,
4156 /** \#UD - Undefined opcode. */
4157 X86_XCPT_UD = 0x06,
4158 /** \#NM - Device not available (math coprocessor device). */
4159 X86_XCPT_NM = 0x07,
4160 /** \#DF - Double fault. */
4161 X86_XCPT_DF = 0x08,
4162 /** ??? - Coprocessor segment overrun (obsolete). */
4163 X86_XCPT_CO_SEG_OVERRUN = 0x09,
4164 /** \#TS - Taskswitch (TSS). */
4165 X86_XCPT_TS = 0x0a,
4166 /** \#NP - Segment no present. */
4167 X86_XCPT_NP = 0x0b,
4168 /** \#SS - Stack segment fault. */
4169 X86_XCPT_SS = 0x0c,
4170 /** \#GP - General protection fault. */
4171 X86_XCPT_GP = 0x0d,
4172 /** \#PF - Page fault. */
4173 X86_XCPT_PF = 0x0e,
4174 /* 0x0f is reserved (to avoid conflict with spurious interrupts in BIOS setup). */
4175 /** \#MF - Math fault (FPU). */
4176 X86_XCPT_MF = 0x10,
4177 /** \#AC - Alignment check. */
4178 X86_XCPT_AC = 0x11,
4179 /** \#MC - Machine check. */
4180 X86_XCPT_MC = 0x12,
4181 /** \#XF - SIMD Floating-Pointer Exception. */
4182 X86_XCPT_XF = 0x13,
4183 /** \#VE - Virtualization Exception. */
4184 X86_XCPT_VE = 0x14,
4185 /** \#SX - Security Exception. */
4186 X86_XCPT_SX = 0x1e
4187} X86XCPT;
4188/** Pointer to a x86 exception code. */
4189typedef X86XCPT *PX86XCPT;
4190/** Pointer to a const x86 exception code. */
4191typedef const X86XCPT *PCX86XCPT;
4192/** The last valid (currently reserved) exception value. */
4193#define X86_XCPT_LAST 0x1f
4194
4195
4196/** @name Trap Error Codes
4197 * @{
4198 */
4199/** External indicator. */
4200#define X86_TRAP_ERR_EXTERNAL 1
4201/** IDT indicator. */
4202#define X86_TRAP_ERR_IDT 2
4203/** Descriptor table indicator - If set LDT, if clear GDT. */
4204#define X86_TRAP_ERR_TI 4
4205/** Mask for getting the selector. */
4206#define X86_TRAP_ERR_SEL_MASK 0xfff8
4207/** Shift for getting the selector table index (C type index). */
4208#define X86_TRAP_ERR_SEL_SHIFT 3
4209/** @} */
4210
4211
4212/** @name \#PF Trap Error Codes
4213 * @{
4214 */
4215/** Bit 0 - P - Not present (clear) or page level protection (set) fault. */
4216#define X86_TRAP_PF_P RT_BIT_32(0)
4217/** Bit 1 - R/W - Read (clear) or write (set) access. */
4218#define X86_TRAP_PF_RW RT_BIT_32(1)
4219/** Bit 2 - U/S - CPU executing in user mode (set) or supervisor mode (clear). */
4220#define X86_TRAP_PF_US RT_BIT_32(2)
4221/** Bit 3 - RSVD- Reserved bit violation (set), i.e. reserved bit was set to 1. */
4222#define X86_TRAP_PF_RSVD RT_BIT_32(3)
4223/** Bit 4 - I/D - Instruction fetch (set) / Data access (clear) - PAE + NXE. */
4224#define X86_TRAP_PF_ID RT_BIT_32(4)
4225/** Bit 5 - PK - Protection-key violation (AMD64 mode only). */
4226#define X86_TRAP_PF_PK RT_BIT_32(5)
4227/** @} */
4228
4229#pragma pack(1)
4230/**
4231 * 16-bit IDTR.
4232 */
4233typedef struct X86IDTR16
4234{
4235 /** Offset. */
4236 uint16_t offSel;
4237 /** Selector. */
4238 uint16_t uSel;
4239} X86IDTR16, *PX86IDTR16;
4240#pragma pack()
4241
4242#pragma pack(1)
4243/**
4244 * 32-bit IDTR/GDTR.
4245 */
4246typedef struct X86XDTR32
4247{
4248 /** Size of the descriptor table. */
4249 uint16_t cb;
4250 /** Address of the descriptor table. */
4251#ifndef VBOX_FOR_DTRACE_LIB
4252 uint32_t uAddr;
4253#else
4254 uint16_t au16Addr[2];
4255#endif
4256} X86XDTR32, *PX86XDTR32;
4257#pragma pack()
4258
4259#pragma pack(1)
4260/**
4261 * 64-bit IDTR/GDTR.
4262 */
4263typedef struct X86XDTR64
4264{
4265 /** Size of the descriptor table. */
4266 uint16_t cb;
4267 /** Address of the descriptor table. */
4268#ifndef VBOX_FOR_DTRACE_LIB
4269 uint64_t uAddr;
4270#else
4271 uint16_t au16Addr[4];
4272#endif
4273} X86XDTR64, *PX86XDTR64;
4274#pragma pack()
4275
4276
4277/** @name ModR/M
4278 * @{ */
4279#define X86_MODRM_RM_MASK UINT8_C(0x07)
4280#define X86_MODRM_REG_MASK UINT8_C(0x38)
4281#define X86_MODRM_REG_SMASK UINT8_C(0x07)
4282#define X86_MODRM_REG_SHIFT 3
4283#define X86_MODRM_MOD_MASK UINT8_C(0xc0)
4284#define X86_MODRM_MOD_SMASK UINT8_C(0x03)
4285#define X86_MODRM_MOD_SHIFT 6
4286#ifndef VBOX_FOR_DTRACE_LIB
4287AssertCompile((X86_MODRM_RM_MASK | X86_MODRM_REG_MASK | X86_MODRM_MOD_MASK) == 0xff);
4288AssertCompile((X86_MODRM_REG_MASK >> X86_MODRM_REG_SHIFT) == X86_MODRM_REG_SMASK);
4289AssertCompile((X86_MODRM_MOD_MASK >> X86_MODRM_MOD_SHIFT) == X86_MODRM_MOD_SMASK);
4290/** @def X86_MODRM_MAKE
4291 * @param a_Mod The mod value (0..3).
4292 * @param a_Reg The register value (0..7).
4293 * @param a_RegMem The register or memory value (0..7). */
4294# define X86_MODRM_MAKE(a_Mod, a_Reg, a_RegMem) (((a_Mod) << X86_MODRM_MOD_SHIFT) | ((a_Reg) << X86_MODRM_REG_SHIFT) | (a_RegMem))
4295#endif
4296/** @} */
4297
4298/** @name SIB
4299 * @{ */
4300#define X86_SIB_BASE_MASK UINT8_C(0x07)
4301#define X86_SIB_INDEX_MASK UINT8_C(0x38)
4302#define X86_SIB_INDEX_SMASK UINT8_C(0x07)
4303#define X86_SIB_INDEX_SHIFT 3
4304#define X86_SIB_SCALE_MASK UINT8_C(0xc0)
4305#define X86_SIB_SCALE_SMASK UINT8_C(0x03)
4306#define X86_SIB_SCALE_SHIFT 6
4307#ifndef VBOX_FOR_DTRACE_LIB
4308AssertCompile((X86_SIB_BASE_MASK | X86_SIB_INDEX_MASK | X86_SIB_SCALE_MASK) == 0xff);
4309AssertCompile((X86_SIB_INDEX_MASK >> X86_SIB_INDEX_SHIFT) == X86_SIB_INDEX_SMASK);
4310AssertCompile((X86_SIB_SCALE_MASK >> X86_SIB_SCALE_SHIFT) == X86_SIB_SCALE_SMASK);
4311#endif
4312/** @} */
4313
4314/** @name General register indexes
4315 * @{ */
4316#define X86_GREG_xAX 0
4317#define X86_GREG_xCX 1
4318#define X86_GREG_xDX 2
4319#define X86_GREG_xBX 3
4320#define X86_GREG_xSP 4
4321#define X86_GREG_xBP 5
4322#define X86_GREG_xSI 6
4323#define X86_GREG_xDI 7
4324#define X86_GREG_x8 8
4325#define X86_GREG_x9 9
4326#define X86_GREG_x10 10
4327#define X86_GREG_x11 11
4328#define X86_GREG_x12 12
4329#define X86_GREG_x13 13
4330#define X86_GREG_x14 14
4331#define X86_GREG_x15 15
4332/** @} */
4333
4334/** @name X86_SREG_XXX - Segment register indexes.
4335 * @{ */
4336#define X86_SREG_ES 0
4337#define X86_SREG_CS 1
4338#define X86_SREG_SS 2
4339#define X86_SREG_DS 3
4340#define X86_SREG_FS 4
4341#define X86_SREG_GS 5
4342/** @} */
4343/** Segment register count. */
4344#define X86_SREG_COUNT 6
4345
4346
4347/** @name X86_OP_XXX - Prefixes
4348 * @{ */
4349#define X86_OP_PRF_CS UINT8_C(0x2e)
4350#define X86_OP_PRF_SS UINT8_C(0x36)
4351#define X86_OP_PRF_DS UINT8_C(0x3e)
4352#define X86_OP_PRF_ES UINT8_C(0x26)
4353#define X86_OP_PRF_FS UINT8_C(0x64)
4354#define X86_OP_PRF_GS UINT8_C(0x65)
4355#define X86_OP_PRF_SIZE_OP UINT8_C(0x66)
4356#define X86_OP_PRF_SIZE_ADDR UINT8_C(0x67)
4357#define X86_OP_PRF_LOCK UINT8_C(0xf0)
4358#define X86_OP_PRF_REPZ UINT8_C(0xf3)
4359#define X86_OP_PRF_REPNZ UINT8_C(0xf2)
4360#define X86_OP_REX_B UINT8_C(0x41)
4361#define X86_OP_REX_X UINT8_C(0x42)
4362#define X86_OP_REX_R UINT8_C(0x44)
4363#define X86_OP_REX_W UINT8_C(0x48)
4364/** @} */
4365
4366
4367/** @} */
4368
4369#endif
4370
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette