VirtualBox

source: vbox/trunk/include/iprt/x86.mac@ 66064

Last change on this file since 66064 was 65776, checked in by vboxsync, 8 years ago

x86.h,.mac: Fixed harmless X86_OP_PRF_REPNZ/REPZ mixup.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 47.5 KB
Line 
1%ifndef ___iprt_x86_h
2%define ___iprt_x86_h
3%ifndef VBOX_FOR_DTRACE_LIB
4%else
5%endif
6%ifdef RT_OS_SOLARIS
7%endif
8%ifndef VBOX_FOR_DTRACE_LIB
9%endif
10%ifndef VBOX_FOR_DTRACE_LIB
11%endif
12%ifndef VBOX_FOR_DTRACE_LIB
13%endif
14%define X86_EFL_CF RT_BIT_32(0)
15%define X86_EFL_CF_BIT 0
16%define X86_EFL_1 RT_BIT_32(1)
17%define X86_EFL_PF RT_BIT_32(2)
18%define X86_EFL_AF RT_BIT_32(4)
19%define X86_EFL_AF_BIT 4
20%define X86_EFL_ZF RT_BIT_32(6)
21%define X86_EFL_ZF_BIT 6
22%define X86_EFL_SF RT_BIT_32(7)
23%define X86_EFL_SF_BIT 7
24%define X86_EFL_TF RT_BIT_32(8)
25%define X86_EFL_IF RT_BIT_32(9)
26%define X86_EFL_DF RT_BIT_32(10)
27%define X86_EFL_OF RT_BIT_32(11)
28%define X86_EFL_OF_BIT 11
29%define X86_EFL_IOPL (RT_BIT_32(12) | RT_BIT_32(13))
30%define X86_EFL_NT RT_BIT_32(14)
31%define X86_EFL_RF RT_BIT_32(16)
32%define X86_EFL_VM RT_BIT_32(17)
33%define X86_EFL_AC RT_BIT_32(18)
34%define X86_EFL_VIF RT_BIT_32(19)
35%define X86_EFL_VIP RT_BIT_32(20)
36%define X86_EFL_ID RT_BIT_32(21)
37%define X86_EFL_LIVE_MASK 0x003f7fd5
38%define X86_EFL_RA1_MASK RT_BIT_32(1)
39%define X86_EFL_IOPL_SHIFT 12
40%define X86_EFL_GET_IOPL(efl) (((efl) >> X86_EFL_IOPL_SHIFT) & 3)
41%define X86_EFL_POPF_BITS ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_TF | X86_EFL_IF \
42 | X86_EFL_DF | X86_EFL_OF | X86_EFL_IOPL | X86_EFL_NT | X86_EFL_AC | X86_EFL_ID )
43%define X86_EFL_POPF_BITS_386 ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_TF | X86_EFL_IF \
44 | X86_EFL_DF | X86_EFL_OF | X86_EFL_IOPL | X86_EFL_NT )
45%define X86_EFL_STATUS_BITS ( X86_EFL_CF | X86_EFL_PF | X86_EFL_AF | X86_EFL_ZF | X86_EFL_SF | X86_EFL_OF )
46%ifndef VBOX_FOR_DTRACE_LIB
47%else
48%endif
49%ifndef VBOX_FOR_DTRACE_LIB
50%else
51%endif
52%define X86_CPUID_VENDOR_INTEL_EBX 0x756e6547
53%define X86_CPUID_VENDOR_INTEL_ECX 0x6c65746e
54%define X86_CPUID_VENDOR_INTEL_EDX 0x49656e69
55%define X86_CPUID_VENDOR_AMD_EBX 0x68747541
56%define X86_CPUID_VENDOR_AMD_ECX 0x444d4163
57%define X86_CPUID_VENDOR_AMD_EDX 0x69746e65
58%define X86_CPUID_VENDOR_VIA_EBX 0x746e6543
59%define X86_CPUID_VENDOR_VIA_ECX 0x736c7561
60%define X86_CPUID_VENDOR_VIA_EDX 0x48727561
61%define X86_CPUID_FEATURE_ECX_SSE3 RT_BIT_32(0)
62%define X86_CPUID_FEATURE_ECX_PCLMUL RT_BIT_32(1)
63%define X86_CPUID_FEATURE_ECX_DTES64 RT_BIT_32(2)
64%define X86_CPUID_FEATURE_ECX_MONITOR RT_BIT_32(3)
65%define X86_CPUID_FEATURE_ECX_CPLDS RT_BIT_32(4)
66%define X86_CPUID_FEATURE_ECX_VMX RT_BIT_32(5)
67%define X86_CPUID_FEATURE_ECX_SMX RT_BIT_32(6)
68%define X86_CPUID_FEATURE_ECX_EST RT_BIT_32(7)
69%define X86_CPUID_FEATURE_ECX_TM2 RT_BIT_32(8)
70%define X86_CPUID_FEATURE_ECX_SSSE3 RT_BIT_32(9)
71%define X86_CPUID_FEATURE_ECX_CNTXID RT_BIT_32(10)
72%define X86_CPUID_FEATURE_ECX_SDBG RT_BIT_32(11)
73%define X86_CPUID_FEATURE_ECX_FMA RT_BIT_32(12)
74%define X86_CPUID_FEATURE_ECX_CX16 RT_BIT_32(13)
75%define X86_CPUID_FEATURE_ECX_TPRUPDATE RT_BIT_32(14)
76%define X86_CPUID_FEATURE_ECX_PDCM RT_BIT_32(15)
77%define X86_CPUID_FEATURE_ECX_PCID RT_BIT_32(17)
78%define X86_CPUID_FEATURE_ECX_DCA RT_BIT_32(18)
79%define X86_CPUID_FEATURE_ECX_SSE4_1 RT_BIT_32(19)
80%define X86_CPUID_FEATURE_ECX_SSE4_2 RT_BIT_32(20)
81%define X86_CPUID_FEATURE_ECX_X2APIC RT_BIT_32(21)
82%define X86_CPUID_FEATURE_ECX_MOVBE RT_BIT_32(22)
83%define X86_CPUID_FEATURE_ECX_POPCNT RT_BIT_32(23)
84%define X86_CPUID_FEATURE_ECX_TSCDEADL RT_BIT_32(24)
85%define X86_CPUID_FEATURE_ECX_AES RT_BIT_32(25)
86%define X86_CPUID_FEATURE_ECX_XSAVE RT_BIT_32(26)
87%define X86_CPUID_FEATURE_ECX_OSXSAVE RT_BIT_32(27)
88%define X86_CPUID_FEATURE_ECX_AVX RT_BIT_32(28)
89%define X86_CPUID_FEATURE_ECX_F16C RT_BIT_32(29)
90%define X86_CPUID_FEATURE_ECX_RDRAND RT_BIT_32(30)
91%define X86_CPUID_FEATURE_ECX_HVP RT_BIT_32(31)
92%define X86_CPUID_FEATURE_EDX_FPU RT_BIT_32(0)
93%define X86_CPUID_FEATURE_EDX_VME RT_BIT_32(1)
94%define X86_CPUID_FEATURE_EDX_DE RT_BIT_32(2)
95%define X86_CPUID_FEATURE_EDX_PSE RT_BIT_32(3)
96%define X86_CPUID_FEATURE_EDX_PSE_BIT 3
97%define X86_CPUID_FEATURE_EDX_TSC RT_BIT_32(4)
98%define X86_CPUID_FEATURE_EDX_MSR RT_BIT_32(5)
99%define X86_CPUID_FEATURE_EDX_PAE RT_BIT_32(6)
100%define X86_CPUID_FEATURE_EDX_PAE_BIT 6
101%define X86_CPUID_FEATURE_EDX_MCE RT_BIT_32(7)
102%define X86_CPUID_FEATURE_EDX_CX8 RT_BIT_32(8)
103%define X86_CPUID_FEATURE_EDX_APIC RT_BIT_32(9)
104%define X86_CPUID_FEATURE_EDX_SEP RT_BIT_32(11)
105%define X86_CPUID_FEATURE_EDX_MTRR RT_BIT_32(12)
106%define X86_CPUID_FEATURE_EDX_PGE RT_BIT_32(13)
107%define X86_CPUID_FEATURE_EDX_MCA RT_BIT_32(14)
108%define X86_CPUID_FEATURE_EDX_CMOV RT_BIT_32(15)
109%define X86_CPUID_FEATURE_EDX_PAT RT_BIT_32(16)
110%define X86_CPUID_FEATURE_EDX_PSE36 RT_BIT_32(17)
111%define X86_CPUID_FEATURE_EDX_PSN RT_BIT_32(18)
112%define X86_CPUID_FEATURE_EDX_CLFSH RT_BIT_32(19)
113%define X86_CPUID_FEATURE_EDX_DS RT_BIT_32(21)
114%define X86_CPUID_FEATURE_EDX_ACPI RT_BIT_32(22)
115%define X86_CPUID_FEATURE_EDX_MMX RT_BIT_32(23)
116%define X86_CPUID_FEATURE_EDX_FXSR RT_BIT_32(24)
117%define X86_CPUID_FEATURE_EDX_SSE RT_BIT_32(25)
118%define X86_CPUID_FEATURE_EDX_SSE2 RT_BIT_32(26)
119%define X86_CPUID_FEATURE_EDX_SS RT_BIT_32(27)
120%define X86_CPUID_FEATURE_EDX_HTT RT_BIT_32(28)
121%define X86_CPUID_FEATURE_EDX_TM RT_BIT_32(29)
122%define X86_CPUID_FEATURE_EDX_PBE RT_BIT_32(31)
123%define X86_CPUID_MWAIT_ECX_EXT RT_BIT_32(0)
124%define X86_CPUID_MWAIT_ECX_BREAKIRQIF0 RT_BIT_32(1)
125%define X86_CPUID_STEXT_FEATURE_EBX_FSGSBASE RT_BIT_32(0)
126%define X86_CPUID_STEXT_FEATURE_EBX_TSC_ADJUST RT_BIT_32(1)
127%define X86_CPUID_STEXT_FEATURE_EBX_SGX RT_BIT_32(2)
128%define X86_CPUID_STEXT_FEATURE_EBX_BMI1 RT_BIT_32(3)
129%define X86_CPUID_STEXT_FEATURE_EBX_HLE RT_BIT_32(4)
130%define X86_CPUID_STEXT_FEATURE_EBX_AVX2 RT_BIT_32(5)
131%define X86_CPUID_STEXT_FEATURE_EBX_FDP_EXCPTN_ONLY RT_BIT_32(6)
132%define X86_CPUID_STEXT_FEATURE_EBX_SMEP RT_BIT_32(7)
133%define X86_CPUID_STEXT_FEATURE_EBX_BMI2 RT_BIT_32(8)
134%define X86_CPUID_STEXT_FEATURE_EBX_ERMS RT_BIT_32(9)
135%define X86_CPUID_STEXT_FEATURE_EBX_INVPCID RT_BIT_32(10)
136%define X86_CPUID_STEXT_FEATURE_EBX_RTM RT_BIT_32(11)
137%define X86_CPUID_STEXT_FEATURE_EBX_PQM RT_BIT_32(12)
138%define X86_CPUID_STEXT_FEATURE_EBX_DEPR_FPU_CS_DS RT_BIT_32(13)
139%define X86_CPUID_STEXT_FEATURE_EBX_MPE RT_BIT_32(14)
140%define X86_CPUID_STEXT_FEATURE_EBX_PQE RT_BIT_32(15)
141%define X86_CPUID_STEXT_FEATURE_EBX_AVX512F RT_BIT_32(16)
142%define X86_CPUID_STEXT_FEATURE_EBX_RDSEED RT_BIT_32(18)
143%define X86_CPUID_STEXT_FEATURE_EBX_ADX RT_BIT_32(19)
144%define X86_CPUID_STEXT_FEATURE_EBX_SMAP RT_BIT_32(20)
145%define X86_CPUID_STEXT_FEATURE_EBX_CLFLUSHOPT RT_BIT_32(23)
146%define X86_CPUID_STEXT_FEATURE_EBX_INTEL_PT RT_BIT_32(25)
147%define X86_CPUID_STEXT_FEATURE_EBX_AVX512PF RT_BIT_32(26)
148%define X86_CPUID_STEXT_FEATURE_EBX_AVX512ER RT_BIT_32(27)
149%define X86_CPUID_STEXT_FEATURE_EBX_AVX512CD RT_BIT_32(28)
150%define X86_CPUID_STEXT_FEATURE_EBX_SHA RT_BIT_32(29)
151%define X86_CPUID_STEXT_FEATURE_ECX_PREFETCHWT1 RT_BIT_32(0)
152%define X86_CPUID_EXT_FEATURE_ECX_LAHF_SAHF RT_BIT_32(0)
153%define X86_CPUID_EXT_FEATURE_EDX_SYSCALL RT_BIT_32(11)
154%define X86_CPUID_EXT_FEATURE_EDX_NX RT_BIT_32(20)
155%define X86_CPUID_EXT_FEATURE_EDX_PAGE1GB RT_BIT_32(26)
156%define X86_CPUID_EXT_FEATURE_EDX_RDTSCP RT_BIT_32(27)
157%define X86_CPUID_EXT_FEATURE_EDX_LONG_MODE RT_BIT_32(29)
158%define X86_CPUID_AMD_FEATURE_EDX_FPU RT_BIT_32(0)
159%define X86_CPUID_AMD_FEATURE_EDX_VME RT_BIT_32(1)
160%define X86_CPUID_AMD_FEATURE_EDX_DE RT_BIT_32(2)
161%define X86_CPUID_AMD_FEATURE_EDX_PSE RT_BIT_32(3)
162%define X86_CPUID_AMD_FEATURE_EDX_TSC RT_BIT_32(4)
163%define X86_CPUID_AMD_FEATURE_EDX_MSR RT_BIT_32(5)
164%define X86_CPUID_AMD_FEATURE_EDX_PAE RT_BIT_32(6)
165%define X86_CPUID_AMD_FEATURE_EDX_MCE RT_BIT_32(7)
166%define X86_CPUID_AMD_FEATURE_EDX_CX8 RT_BIT_32(8)
167%define X86_CPUID_AMD_FEATURE_EDX_APIC RT_BIT_32(9)
168%define X86_CPUID_AMD_FEATURE_EDX_MTRR RT_BIT_32(12)
169%define X86_CPUID_AMD_FEATURE_EDX_PGE RT_BIT_32(13)
170%define X86_CPUID_AMD_FEATURE_EDX_MCA RT_BIT_32(14)
171%define X86_CPUID_AMD_FEATURE_EDX_CMOV RT_BIT_32(15)
172%define X86_CPUID_AMD_FEATURE_EDX_PAT RT_BIT_32(16)
173%define X86_CPUID_AMD_FEATURE_EDX_PSE36 RT_BIT_32(17)
174%define X86_CPUID_AMD_FEATURE_EDX_AXMMX RT_BIT_32(22)
175%define X86_CPUID_AMD_FEATURE_EDX_MMX RT_BIT_32(23)
176%define X86_CPUID_AMD_FEATURE_EDX_FXSR RT_BIT_32(24)
177%define X86_CPUID_AMD_FEATURE_EDX_FFXSR RT_BIT_32(25)
178%define X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX RT_BIT_32(30)
179%define X86_CPUID_AMD_FEATURE_EDX_3DNOW RT_BIT_32(31)
180%define X86_CPUID_AMD_FEATURE_ECX_CMPL RT_BIT_32(1)
181%define X86_CPUID_AMD_FEATURE_ECX_SVM RT_BIT_32(2)
182%define X86_CPUID_AMD_FEATURE_ECX_EXT_APIC RT_BIT_32(3)
183%define X86_CPUID_AMD_FEATURE_ECX_CR8L RT_BIT_32(4)
184%define X86_CPUID_AMD_FEATURE_ECX_ABM RT_BIT_32(5)
185%define X86_CPUID_AMD_FEATURE_ECX_SSE4A RT_BIT_32(6)
186%define X86_CPUID_AMD_FEATURE_ECX_MISALNSSE RT_BIT_32(7)
187%define X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF RT_BIT_32(8)
188%define X86_CPUID_AMD_FEATURE_ECX_OSVW RT_BIT_32(9)
189%define X86_CPUID_AMD_FEATURE_ECX_IBS RT_BIT_32(10)
190%define X86_CPUID_AMD_FEATURE_ECX_XOP RT_BIT_32(11)
191%define X86_CPUID_AMD_FEATURE_ECX_SKINIT RT_BIT_32(12)
192%define X86_CPUID_AMD_FEATURE_ECX_WDT RT_BIT_32(13)
193%define X86_CPUID_AMD_FEATURE_ECX_LWP RT_BIT_32(15)
194%define X86_CPUID_AMD_FEATURE_ECX_FMA4 RT_BIT_32(16)
195%define X86_CPUID_AMD_FEATURE_ECX_NODEID RT_BIT_32(19)
196%define X86_CPUID_AMD_FEATURE_ECX_TBM RT_BIT_32(21)
197%define X86_CPUID_AMD_FEATURE_ECX_TOPOEXT RT_BIT_32(22)
198%define X86_CPUID_AMD_ADVPOWER_EDX_TS RT_BIT_32(0)
199%define X86_CPUID_AMD_ADVPOWER_EDX_FID RT_BIT_32(1)
200%define X86_CPUID_AMD_ADVPOWER_EDX_VID RT_BIT_32(2)
201%define X86_CPUID_AMD_ADVPOWER_EDX_TTP RT_BIT_32(3)
202%define X86_CPUID_AMD_ADVPOWER_EDX_TM RT_BIT_32(4)
203%define X86_CPUID_AMD_ADVPOWER_EDX_STC RT_BIT_32(5)
204%define X86_CPUID_AMD_ADVPOWER_EDX_MC RT_BIT_32(6)
205%define X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE RT_BIT_32(7)
206%define X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR RT_BIT_32(8)
207%define X86_CPUID_AMD_ADVPOWER_EDX_CPB RT_BIT_32(9)
208%define X86_CPUID_AMD_ADVPOWER_EDX_EFRO RT_BIT_32(10)
209%define X86_CPUID_AMD_ADVPOWER_EDX_PFI RT_BIT_32(11)
210%define X86_CPUID_AMD_ADVPOWER_EDX_PA RT_BIT_32(12)
211%define X86_CR0_PE RT_BIT_32(0)
212%define X86_CR0_PROTECTION_ENABLE RT_BIT_32(0)
213%define X86_CR0_MP RT_BIT_32(1)
214%define X86_CR0_MONITOR_COPROCESSOR RT_BIT_32(1)
215%define X86_CR0_EM RT_BIT_32(2)
216%define X86_CR0_EMULATE_FPU RT_BIT_32(2)
217%define X86_CR0_TS RT_BIT_32(3)
218%define X86_CR0_TASK_SWITCH RT_BIT_32(3)
219%define X86_CR0_ET RT_BIT_32(4)
220%define X86_CR0_EXTENSION_TYPE RT_BIT_32(4)
221%define X86_CR0_NE RT_BIT_32(5)
222%define X86_CR0_NUMERIC_ERROR RT_BIT_32(5)
223%define X86_CR0_WP RT_BIT_32(16)
224%define X86_CR0_WRITE_PROTECT RT_BIT_32(16)
225%define X86_CR0_AM RT_BIT_32(18)
226%define X86_CR0_ALIGMENT_MASK RT_BIT_32(18)
227%define X86_CR0_NW RT_BIT_32(29)
228%define X86_CR0_NOT_WRITE_THROUGH RT_BIT_32(29)
229%define X86_CR0_CD RT_BIT_32(30)
230%define X86_CR0_CACHE_DISABLE RT_BIT_32(30)
231%define X86_CR0_PG RT_BIT_32(31)
232%define X86_CR0_PAGING RT_BIT_32(31)
233%define X86_CR3_PWT RT_BIT_32(3)
234%define X86_CR3_PCD RT_BIT_32(4)
235%define X86_CR3_PAGE_MASK (0xfffff000)
236%define X86_CR3_PAE_PAGE_MASK (0xffffffe0)
237%define X86_CR3_AMD64_PAGE_MASK 0x000ffffffffff000
238%define X86_CR4_VME RT_BIT_32(0)
239%define X86_CR4_PVI RT_BIT_32(1)
240%define X86_CR4_TSD RT_BIT_32(2)
241%define X86_CR4_DE RT_BIT_32(3)
242%define X86_CR4_PSE RT_BIT_32(4)
243%define X86_CR4_PAE RT_BIT_32(5)
244%define X86_CR4_MCE RT_BIT_32(6)
245%define X86_CR4_PGE RT_BIT_32(7)
246%define X86_CR4_PCE RT_BIT_32(8)
247%define X86_CR4_OSFXSR RT_BIT_32(9)
248%define X86_CR4_OSXMMEEXCPT RT_BIT_32(10)
249%define X86_CR4_VMXE RT_BIT_32(13)
250%define X86_CR4_SMXE RT_BIT_32(14)
251%define X86_CR4_PCIDE RT_BIT_32(17)
252%define X86_CR4_OSXSAVE RT_BIT_32(18)
253%define X86_CR4_SMEP RT_BIT_32(20)
254%define X86_CR4_SMAP RT_BIT_32(21)
255%define X86_CR4_PKE RT_BIT_32(22)
256%define X86_DR6_B0 RT_BIT_32(0)
257%define X86_DR6_B1 RT_BIT_32(1)
258%define X86_DR6_B2 RT_BIT_32(2)
259%define X86_DR6_B3 RT_BIT_32(3)
260%define X86_DR6_B_MASK 0x0000000f
261%define X86_DR6_BD RT_BIT_32(13)
262%define X86_DR6_BS RT_BIT_32(14)
263%define X86_DR6_BT RT_BIT_32(15)
264%define X86_DR6_INIT_VAL 0xFFFF0FF0
265%define X86_DR6_RA1_MASK 0xffff0ff0
266%define X86_DR6_RAZ_MASK RT_BIT_64(12)
267%define X86_DR6_MBZ_MASK 0xffffffff00000000
268%define X86_DR6_B(iBp) RT_BIT_64(iBp)
269%define X86_DR7_L0 RT_BIT_32(0)
270%define X86_DR7_G0 RT_BIT_32(1)
271%define X86_DR7_L1 RT_BIT_32(2)
272%define X86_DR7_G1 RT_BIT_32(3)
273%define X86_DR7_L2 RT_BIT_32(4)
274%define X86_DR7_G2 RT_BIT_32(5)
275%define X86_DR7_L3 RT_BIT_32(6)
276%define X86_DR7_G3 RT_BIT_32(7)
277%define X86_DR7_LE RT_BIT_32(8)
278%define X86_DR7_GE RT_BIT_32(9)
279%define X86_DR7_LE_ALL 0x0000000000000055
280%define X86_DR7_GE_ALL 0x00000000000000aa
281%define X86_DR7_ICE_IR RT_BIT_32(12)
282%define X86_DR7_GD RT_BIT_32(13)
283%define X86_DR7_ICE_TR1 RT_BIT_32(14)
284%define X86_DR7_ICE_TR2 RT_BIT_32(15)
285%define X86_DR7_RW0_MASK (3 << 16)
286%define X86_DR7_LEN0_MASK (3 << 18)
287%define X86_DR7_RW1_MASK (3 << 20)
288%define X86_DR7_LEN1_MASK (3 << 22)
289%define X86_DR7_RW2_MASK (3 << 24)
290%define X86_DR7_LEN2_MASK (3 << 26)
291%define X86_DR7_RW3_MASK (3 << 28)
292%define X86_DR7_LEN3_MASK (3 << 30)
293%define X86_DR7_RA1_MASK RT_BIT_32(10)
294%define X86_DR7_RAZ_MASK 0x0000d800
295%define X86_DR7_MBZ_MASK 0xffffffff00000000
296%define X86_DR7_L(iBp) ( 1 << (iBp * 2) )
297%define X86_DR7_G(iBp) ( 1 << (iBp * 2 + 1) )
298%define X86_DR7_L_G(iBp) ( 3 << (iBp * 2) )
299%define X86_DR7_RW_EO 0
300%define X86_DR7_RW_WO 1
301%define X86_DR7_RW_IO 2
302%define X86_DR7_RW_RW 3
303%define X86_DR7_RW(iBp, fRw) ( (fRw) << ((iBp) * 4 + 16) )
304%define X86_DR7_GET_RW(uDR7, iBp) ( ( (uDR7) >> ((iBp) * 4 + 16) ) & 3 )
305%define X86_DR7_RW_ALL_MASKS 0x33330000
306%ifndef VBOX_FOR_DTRACE_LIB
307 %define X86_DR7_ANY_RW_IO(uDR7) \
308 ( ( 0x22220000 & (uDR7) )
309%endif
310%define X86_DR7_LEN_BYTE 0
311%define X86_DR7_LEN_WORD 1
312%define X86_DR7_LEN_QWORD 2
313%define X86_DR7_LEN_DWORD 3
314%define X86_DR7_LEN(iBp, cb) ( (cb) << ((iBp) * 4 + 18) )
315%define X86_DR7_GET_LEN(uDR7, iBp) ( ( (uDR7) >> ((iBp) * 4 + 18) ) & 0x3 )
316%define X86_DR7_ENABLED_MASK 0x000000ff
317%define X86_DR7_LEN_ALL_MASKS 0xcccc0000
318%define X86_DR7_RW_LEN_ALL_MASKS 0xffff0000
319%define X86_DR7_INIT_VAL 0x400
320%define MSR_P5_MC_ADDR 0x00000000
321%define MSR_P5_MC_TYPE 0x00000001
322%define MSR_IA32_TSC 0x10
323%define MSR_IA32_CESR 0x00000011
324%define MSR_IA32_CTR0 0x00000012
325%define MSR_IA32_CTR1 0x00000013
326%define MSR_IA32_PLATFORM_ID 0x17
327%ifndef MSR_IA32_APICBASE
328 %define MSR_IA32_APICBASE 0x1b
329 %define MSR_IA32_APICBASE_EN RT_BIT_64(11)
330 %define MSR_IA32_APICBASE_EXTD RT_BIT_64(10)
331 %define MSR_IA32_APICBASE_BSP RT_BIT_64(8)
332 %define MSR_IA32_APICBASE_BASE_MIN 0x0000000ffffff000
333 %define MSR_IA32_APICBASE_ADDR 0x00000000fee00000
334 %define MSR_IA32_APICBASE_GET_ADDR(a_Msr) ((a_Msr) & X86_PAGE_4K_BASE_MASK)
335%endif
336%define MSR_CORE_THREAD_COUNT 0x35
337%define MSR_IA32_FEATURE_CONTROL 0x3A
338%define MSR_IA32_FEATURE_CONTROL_LOCK RT_BIT_32(0)
339%define MSR_IA32_FEATURE_CONTROL_SMX_VMXON RT_BIT_32(1)
340%define MSR_IA32_FEATURE_CONTROL_VMXON RT_BIT_32(2)
341%define MSR_IA32_TSC_ADJUST 0x3B
342%define MSR_IA32_BIOS_UPDT_TRIG 0x79
343%define MSR_IA32_BIOS_SIGN_ID 0x8B
344%define MSR_IA32_SMM_MONITOR_CTL 0x9B
345%define MSR_IA32_PMC0 0xC1
346%define MSR_IA32_PMC1 0xC2
347%define MSR_IA32_PMC2 0xC3
348%define MSR_IA32_PMC3 0xC4
349%define MSR_IA32_PLATFORM_INFO 0xCE
350%define MSR_IA32_FSB_CLOCK_STS 0xCD
351%define MSR_PKG_CST_CONFIG_CONTROL 0x000000e2
352%define MSR_IA32_MPERF 0xE7
353%define MSR_IA32_APERF 0xE8
354%define MSR_IA32_MTRR_CAP 0xFE
355%define MSR_BBL_CR_CTL3 0x11e
356%ifndef MSR_IA32_SYSENTER_CS
357%define MSR_IA32_SYSENTER_CS 0x174
358%define MSR_IA32_SYSENTER_ESP 0x175
359%define MSR_IA32_SYSENTER_EIP 0x176
360%endif
361%define MSR_IA32_MCG_CAP 0x179
362%define MSR_IA32_MCG_STATUS 0x17A
363%define MSR_IA32_MCG_CTRL 0x17B
364%define MSR_IA32_CR_PAT 0x277
365%define MSR_IA32_PERFEVTSEL0 0x186
366%define MSR_IA32_PERFEVTSEL1 0x187
367%define MSR_FLEX_RATIO 0x194
368%define MSR_IA32_PERF_STATUS 0x198
369%define MSR_IA32_PERF_CTL 0x199
370%define MSR_IA32_THERM_STATUS 0x19c
371%define MSR_IA32_MISC_ENABLE 0x1A0
372%define MSR_IA32_MISC_ENABLE_FAST_STRINGS RT_BIT_64(0)
373%define MSR_IA32_MISC_ENABLE_TCC RT_BIT_64(3)
374%define MSR_IA32_MISC_ENABLE_PERF_MON RT_BIT_64(7)
375%define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL RT_BIT_64(11)
376%define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL RT_BIT_64(12)
377%define MSR_IA32_MISC_ENABLE_SST_ENABLE RT_BIT_64(16)
378%define MSR_IA32_MISC_ENABLE_MONITOR RT_BIT_64(18)
379%define MSR_IA32_MISC_ENABLE_LIMIT_CPUID RT_BIT_64(22)
380%define MSR_IA32_MISC_ENABLE_XTPR_MSG_DISABLE RT_BIT_64(23)
381%define MSR_IA32_MISC_ENABLE_XD_DISABLE RT_BIT_64(34)
382%define MSR_IA32_DEBUGCTL 0x000001d9
383%define MSR_P4_LASTBRANCH_TOS 0x000001da
384%define MSR_P4_LASTBRANCH_0 0x000001db
385%define MSR_P4_LASTBRANCH_1 0x000001dc
386%define MSR_P4_LASTBRANCH_2 0x000001dd
387%define MSR_P4_LASTBRANCH_3 0x000001de
388%define IA32_MTRR_PHYSBASE0 0x200
389%define IA32_MTRR_PHYSMASK0 0x201
390%define IA32_MTRR_PHYSBASE1 0x202
391%define IA32_MTRR_PHYSMASK1 0x203
392%define IA32_MTRR_PHYSBASE2 0x204
393%define IA32_MTRR_PHYSMASK2 0x205
394%define IA32_MTRR_PHYSBASE3 0x206
395%define IA32_MTRR_PHYSMASK3 0x207
396%define IA32_MTRR_PHYSBASE4 0x208
397%define IA32_MTRR_PHYSMASK4 0x209
398%define IA32_MTRR_PHYSBASE5 0x20a
399%define IA32_MTRR_PHYSMASK5 0x20b
400%define IA32_MTRR_PHYSBASE6 0x20c
401%define IA32_MTRR_PHYSMASK6 0x20d
402%define IA32_MTRR_PHYSBASE7 0x20e
403%define IA32_MTRR_PHYSMASK7 0x20f
404%define IA32_MTRR_PHYSBASE8 0x210
405%define IA32_MTRR_PHYSMASK8 0x211
406%define IA32_MTRR_PHYSBASE9 0x212
407%define IA32_MTRR_PHYSMASK9 0x213
408%define IA32_MTRR_FIX64K_00000 0x250
409%define IA32_MTRR_FIX16K_80000 0x258
410%define IA32_MTRR_FIX16K_A0000 0x259
411%define IA32_MTRR_FIX4K_C0000 0x268
412%define IA32_MTRR_FIX4K_C8000 0x269
413%define IA32_MTRR_FIX4K_D0000 0x26a
414%define IA32_MTRR_FIX4K_D8000 0x26b
415%define IA32_MTRR_FIX4K_E0000 0x26c
416%define IA32_MTRR_FIX4K_E8000 0x26d
417%define IA32_MTRR_FIX4K_F0000 0x26e
418%define IA32_MTRR_FIX4K_F8000 0x26f
419%define MSR_IA32_MTRR_DEF_TYPE 0x2FF
420%define MSR_IA32_PERF_GLOBAL_STATUS 0x38E
421%define MSR_IA32_PERF_GLOBAL_CTRL 0x38F
422%define MSR_IA32_PERF_GLOBAL_OVF_CTRL 0x390
423%define MSR_IA32_PEBS_ENABLE 0x3F1
424%define MSR_IA32_MC0_CTL 0x400
425%define MSR_IA32_MC0_STATUS 0x401
426%define MSR_IA32_VMX_BASIC_INFO 0x480
427%define MSR_IA32_VMX_PINBASED_CTLS 0x481
428%define MSR_IA32_VMX_PROCBASED_CTLS 0x482
429%define MSR_IA32_VMX_EXIT_CTLS 0x483
430%define MSR_IA32_VMX_ENTRY_CTLS 0x484
431%define MSR_IA32_VMX_MISC 0x485
432%define MSR_IA32_VMX_CR0_FIXED0 0x486
433%define MSR_IA32_VMX_CR0_FIXED1 0x487
434%define MSR_IA32_VMX_CR4_FIXED0 0x488
435%define MSR_IA32_VMX_CR4_FIXED1 0x489
436%define MSR_IA32_VMX_VMCS_ENUM 0x48A
437%define MSR_IA32_VMX_VMFUNC 0x491
438%define MSR_IA32_VMX_PROCBASED_CTLS2 0x48B
439%define MSR_IA32_VMX_EPT_VPID_CAP 0x48C
440%define MSR_IA32_DS_AREA 0x600
441%define MSR_RAPL_POWER_UNIT 0x606
442%define MSR_IA32_X2APIC_START 0x800
443%define MSR_IA32_X2APIC_ID 0x802
444%define MSR_IA32_X2APIC_VERSION 0x803
445%define MSR_IA32_X2APIC_TPR 0x808
446%define MSR_IA32_X2APIC_PPR 0x80A
447%define MSR_IA32_X2APIC_EOI 0x80B
448%define MSR_IA32_X2APIC_LDR 0x80D
449%define MSR_IA32_X2APIC_SVR 0x80F
450%define MSR_IA32_X2APIC_ISR0 0x810
451%define MSR_IA32_X2APIC_ISR1 0x811
452%define MSR_IA32_X2APIC_ISR2 0x812
453%define MSR_IA32_X2APIC_ISR3 0x813
454%define MSR_IA32_X2APIC_ISR4 0x814
455%define MSR_IA32_X2APIC_ISR5 0x815
456%define MSR_IA32_X2APIC_ISR6 0x816
457%define MSR_IA32_X2APIC_ISR7 0x817
458%define MSR_IA32_X2APIC_TMR0 0x818
459%define MSR_IA32_X2APIC_TMR1 0x819
460%define MSR_IA32_X2APIC_TMR2 0x81A
461%define MSR_IA32_X2APIC_TMR3 0x81B
462%define MSR_IA32_X2APIC_TMR4 0x81C
463%define MSR_IA32_X2APIC_TMR5 0x81D
464%define MSR_IA32_X2APIC_TMR6 0x81E
465%define MSR_IA32_X2APIC_TMR7 0x81F
466%define MSR_IA32_X2APIC_IRR0 0x820
467%define MSR_IA32_X2APIC_IRR1 0x821
468%define MSR_IA32_X2APIC_IRR2 0x822
469%define MSR_IA32_X2APIC_IRR3 0x823
470%define MSR_IA32_X2APIC_IRR4 0x824
471%define MSR_IA32_X2APIC_IRR5 0x825
472%define MSR_IA32_X2APIC_IRR6 0x826
473%define MSR_IA32_X2APIC_IRR7 0x827
474%define MSR_IA32_X2APIC_ESR 0x828
475%define MSR_IA32_X2APIC_LVT_CMCI 0x82F
476%define MSR_IA32_X2APIC_ICR 0x830
477%define MSR_IA32_X2APIC_LVT_TIMER 0x832
478%define MSR_IA32_X2APIC_LVT_THERMAL 0x833
479%define MSR_IA32_X2APIC_LVT_PERF 0x834
480%define MSR_IA32_X2APIC_LVT_LINT0 0x835
481%define MSR_IA32_X2APIC_LVT_LINT1 0x836
482%define MSR_IA32_X2APIC_LVT_ERROR 0x837
483%define MSR_IA32_X2APIC_TIMER_ICR 0x838
484%define MSR_IA32_X2APIC_TIMER_CCR 0x839
485%define MSR_IA32_X2APIC_TIMER_DCR 0x83E
486%define MSR_IA32_X2APIC_SELF_IPI 0x83F
487%define MSR_IA32_X2APIC_END 0xBFF
488%define MSR_IA32_X2APIC_LVT_START MSR_IA32_X2APIC_LVT_TIMER
489%define MSR_IA32_X2APIC_LVT_END MSR_IA32_X2APIC_LVT_ERROR
490%define MSR_K6_EFER 0xc0000080
491%define MSR_K6_EFER_SCE RT_BIT_32(0)
492%define MSR_K6_EFER_LME RT_BIT_32(8)
493%define MSR_K6_EFER_LMA RT_BIT_32(10)
494%define MSR_K6_EFER_NXE RT_BIT_32(11)
495%define MSR_K6_EFER_SVME RT_BIT_32(12)
496%define MSR_K6_EFER_LMSLE RT_BIT_32(13)
497%define MSR_K6_EFER_FFXSR RT_BIT_32(14)
498%define MSR_K6_EFER_TCE RT_BIT_32(15)
499%define MSR_K6_STAR 0xc0000081
500%define MSR_K6_STAR_SYSRET_CS_SS_SHIFT 48
501%define MSR_K6_STAR_SYSCALL_CS_SS_SHIFT 32
502%define MSR_K6_STAR_SEL_MASK 0xffff
503%define MSR_K6_STAR_SYSCALL_EIP_MASK 0xffffffff
504%define MSR_K6_WHCR 0xc0000082
505%define MSR_K6_UWCCR 0xc0000085
506%define MSR_K6_PSOR 0xc0000087
507%define MSR_K6_PFIR 0xc0000088
508%define MSR_K7_EVNTSEL0 0xc0010000
509%define MSR_K7_EVNTSEL1 0xc0010001
510%define MSR_K7_EVNTSEL2 0xc0010002
511%define MSR_K7_EVNTSEL3 0xc0010003
512%define MSR_K7_PERFCTR0 0xc0010004
513%define MSR_K7_PERFCTR1 0xc0010005
514%define MSR_K7_PERFCTR2 0xc0010006
515%define MSR_K7_PERFCTR3 0xc0010007
516%define MSR_K8_LSTAR 0xc0000082
517%define MSR_K8_CSTAR 0xc0000083
518%define MSR_K8_SF_MASK 0xc0000084
519%define MSR_K8_FS_BASE 0xc0000100
520%define MSR_K8_GS_BASE 0xc0000101
521%define MSR_K8_KERNEL_GS_BASE 0xc0000102
522%define MSR_K8_TSC_AUX 0xc0000103
523%define MSR_K8_SYSCFG 0xc0010010
524%define MSR_K8_HWCR 0xc0010015
525%define MSR_K8_IORRBASE0 0xc0010016
526%define MSR_K8_IORRMASK0 0xc0010017
527%define MSR_K8_IORRBASE1 0xc0010018
528%define MSR_K8_IORRMASK1 0xc0010019
529%define MSR_K8_TOP_MEM1 0xc001001a
530%define MSR_K8_TOP_MEM2 0xc001001d
531%define MSR_K8_NB_CFG 0xc001001f
532%define MSR_K8_INT_PENDING 0xc0010055
533%define MSR_K8_VM_CR 0xc0010114
534%define MSR_K8_VM_CR_SVM_DISABLE RT_BIT_32(4)
535%define MSR_K8_IGNNE 0xc0010115
536%define MSR_K8_SMM_CTL 0xc0010116
537%define MSR_K8_VM_HSAVE_PA 0xc0010117
538%define X86_PG_ENTRIES 1024
539%define X86_PG_PAE_ENTRIES 512
540%define X86_PG_PAE_PDPE_ENTRIES 4
541%define X86_PG_AMD64_ENTRIES X86_PG_PAE_ENTRIES
542%define X86_PG_AMD64_PDPE_ENTRIES X86_PG_AMD64_ENTRIES
543%define X86_PAGE_SIZE X86_PAGE_4K_SIZE
544%define X86_PAGE_SHIFT X86_PAGE_4K_SHIFT
545%define X86_PAGE_OFFSET_MASK X86_PAGE_4K_OFFSET_MASK
546%define X86_PAGE_BASE_MASK X86_PAGE_4K_BASE_MASK
547%define X86_PAGE_BASE_MASK_32 X86_PAGE_4K_BASE_MASK_32
548%define X86_PAGE_4K_SIZE _4K
549%define X86_PAGE_4K_SHIFT 12
550%define X86_PAGE_4K_OFFSET_MASK 0xfff
551%define X86_PAGE_4K_BASE_MASK 0xfffffffffffff000
552%define X86_PAGE_4K_BASE_MASK_32 0xfffff000
553%define X86_PAGE_2M_SIZE _2M
554%define X86_PAGE_2M_SHIFT 21
555%define X86_PAGE_2M_OFFSET_MASK 0x001fffff
556%define X86_PAGE_2M_BASE_MASK 0xffffffffffe00000
557%define X86_PAGE_2M_BASE_MASK_32 0xffe00000
558%define X86_PAGE_4M_SIZE _4M
559%define X86_PAGE_4M_SHIFT 22
560%define X86_PAGE_4M_OFFSET_MASK 0x003fffff
561%define X86_PAGE_4M_BASE_MASK 0xffffffffffc00000
562%define X86_PAGE_4M_BASE_MASK_32 0xffc00000
563%define X86_IS_CANONICAL(a_u64Addr) ((uint64_t)(a_u64Addr) + 0x800000000000 < UINT64_C(0x1000000000000))
564%define X86_PTE_BIT_P 0
565%define X86_PTE_BIT_RW 1
566%define X86_PTE_BIT_US 2
567%define X86_PTE_BIT_PWT 3
568%define X86_PTE_BIT_PCD 4
569%define X86_PTE_BIT_A 5
570%define X86_PTE_BIT_D 6
571%define X86_PTE_BIT_PAT 7
572%define X86_PTE_BIT_G 8
573%define X86_PTE_P RT_BIT_32(0)
574%define X86_PTE_RW RT_BIT_32(1)
575%define X86_PTE_US RT_BIT_32(2)
576%define X86_PTE_PWT RT_BIT_32(3)
577%define X86_PTE_PCD RT_BIT_32(4)
578%define X86_PTE_A RT_BIT_32(5)
579%define X86_PTE_D RT_BIT_32(6)
580%define X86_PTE_PAT RT_BIT_32(7)
581%define X86_PTE_G RT_BIT_32(8)
582%define X86_PTE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
583%define X86_PTE_PG_MASK ( 0xfffff000 )
584%define X86_PTE_PAE_PG_MASK 0x000ffffffffff000
585%define X86_PTE_PAE_NX RT_BIT_64(63)
586%define X86_PTE_PAE_MBZ_MASK_NX 0x7ff0000000000000
587%define X86_PTE_PAE_MBZ_MASK_NO_NX 0xfff0000000000000
588%define X86_PTE_LM_MBZ_MASK_NX 0x0000000000000000
589%define X86_PTE_LM_MBZ_MASK_NO_NX 0x8000000000000000
590%ifndef VBOX_FOR_DTRACE_LIB
591%endif
592%ifndef VBOX_FOR_DTRACE_LIB
593%endif
594%ifndef VBOX_FOR_DTRACE_LIB
595%endif
596%ifndef VBOX_FOR_DTRACE_LIB
597%endif
598%ifndef VBOX_FOR_DTRACE_LIB
599%endif
600%define X86_PT_SHIFT 12
601%define X86_PT_MASK 0x3ff
602%ifndef VBOX_FOR_DTRACE_LIB
603%endif
604%define X86_PT_PAE_SHIFT 12
605%define X86_PT_PAE_MASK 0x1ff
606%define X86_PDE_P RT_BIT_32(0)
607%define X86_PDE_RW RT_BIT_32(1)
608%define X86_PDE_US RT_BIT_32(2)
609%define X86_PDE_PWT RT_BIT_32(3)
610%define X86_PDE_PCD RT_BIT_32(4)
611%define X86_PDE_A RT_BIT_32(5)
612%define X86_PDE_PS RT_BIT_32(7)
613%define X86_PDE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
614%define X86_PDE_PG_MASK ( 0xfffff000 )
615%define X86_PDE_PAE_PG_MASK 0x000ffffffffff000
616%define X86_PDE_PAE_NX RT_BIT_64(63)
617%define X86_PDE_PAE_MBZ_MASK_NX 0x7ff0000000000080
618%define X86_PDE_PAE_MBZ_MASK_NO_NX 0xfff0000000000080
619%define X86_PDE_LM_MBZ_MASK_NX 0x0000000000000080
620%define X86_PDE_LM_MBZ_MASK_NO_NX 0x8000000000000080
621%ifndef VBOX_FOR_DTRACE_LIB
622%endif
623%ifndef VBOX_FOR_DTRACE_LIB
624%endif
625%define X86_PDE4M_P RT_BIT_32(0)
626%define X86_PDE4M_RW RT_BIT_32(1)
627%define X86_PDE4M_US RT_BIT_32(2)
628%define X86_PDE4M_PWT RT_BIT_32(3)
629%define X86_PDE4M_PCD RT_BIT_32(4)
630%define X86_PDE4M_A RT_BIT_32(5)
631%define X86_PDE4M_D RT_BIT_32(6)
632%define X86_PDE4M_PS RT_BIT_32(7)
633%define X86_PDE4M_G RT_BIT_32(8)
634%define X86_PDE4M_AVL (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
635%define X86_PDE4M_PAT RT_BIT_32(12)
636%define X86_PDE4M_PAT_SHIFT (12 - 7)
637%define X86_PDE4M_PG_MASK ( 0xffc00000 )
638%define X86_PDE4M_PG_HIGH_MASK ( 0x001fe000 )
639%define X86_PDE4M_PG_HIGH_SHIFT 19
640%define X86_PDE4M_MBZ_MASK RT_BIT_32(21)
641%define X86_PDE2M_PAE_PG_MASK 0x000fffffffe00000
642%define X86_PDE2M_PAE_NX RT_BIT_64(63)
643%define X86_PDE2M_PAE_MBZ_MASK_NX 0x7ff00000001fe000
644%define X86_PDE2M_PAE_MBZ_MASK_NO_NX 0xfff00000001fe000
645%define X86_PDE2M_LM_MBZ_MASK_NX 0x00000000001fe000
646%define X86_PDE2M_LM_MBZ_MASK_NO_NX 0x80000000001fe000
647%ifndef VBOX_FOR_DTRACE_LIB
648%endif
649%ifndef VBOX_FOR_DTRACE_LIB
650%endif
651%ifndef VBOX_FOR_DTRACE_LIB
652%endif
653%ifndef VBOX_FOR_DTRACE_LIB
654%endif
655%ifndef VBOX_FOR_DTRACE_LIB
656%endif
657%define X86_PD_SHIFT 22
658%define X86_PD_MASK 0x3ff
659%ifndef VBOX_FOR_DTRACE_LIB
660%endif
661%define X86_PD_PAE_SHIFT 21
662%define X86_PD_PAE_MASK 0x1ff
663%define X86_PDPE_P RT_BIT_32(0)
664%define X86_PDPE_RW RT_BIT_32(1)
665%define X86_PDPE_US RT_BIT_32(2)
666%define X86_PDPE_PWT RT_BIT_32(3)
667%define X86_PDPE_PCD RT_BIT_32(4)
668%define X86_PDPE_A RT_BIT_32(5)
669%define X86_PDPE_LM_PS RT_BIT_32(7)
670%define X86_PDPE_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
671%define X86_PDPE_PG_MASK 0x000ffffffffff000
672%define X86_PDPE_PAE_MBZ_MASK 0xfff00000000001e6
673%define X86_PDPE_LM_NX RT_BIT_64(63)
674%define X86_PDPE_LM_MBZ_MASK_NX 0x0000000000000180
675%define X86_PDPE_LM_MBZ_MASK_NO_NX 0x8000000000000180
676%define X86_PDPE1G_LM_MBZ_MASK_NX 0x000000003fffe000
677%define X86_PDPE1G_LM_MBZ_MASK_NO_NX 0x800000003fffe000
678%ifndef VBOX_FOR_DTRACE_LIB
679%endif
680%ifndef VBOX_FOR_DTRACE_LIB
681%endif
682%ifndef VBOX_FOR_DTRACE_LIB
683%endif
684%ifndef VBOX_FOR_DTRACE_LIB
685%endif
686%ifndef VBOX_FOR_DTRACE_LIB
687%endif
688%define X86_PDPT_SHIFT 30
689%define X86_PDPT_MASK_PAE 0x3
690%define X86_PDPT_MASK_AMD64 0x1ff
691%define X86_PML4E_P RT_BIT_32(0)
692%define X86_PML4E_RW RT_BIT_32(1)
693%define X86_PML4E_US RT_BIT_32(2)
694%define X86_PML4E_PWT RT_BIT_32(3)
695%define X86_PML4E_PCD RT_BIT_32(4)
696%define X86_PML4E_A RT_BIT_32(5)
697%define X86_PML4E_AVL_MASK (RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
698%define X86_PML4E_PG_MASK 0x000ffffffffff000
699%define X86_PML4E_MBZ_MASK_NX 0x0000000000000080
700%define X86_PML4E_MBZ_MASK_NO_NX 0x8000000000000080
701%define X86_PML4E_NX RT_BIT_64(63)
702%ifndef VBOX_FOR_DTRACE_LIB
703%endif
704%ifndef VBOX_FOR_DTRACE_LIB
705%endif
706%ifndef VBOX_FOR_DTRACE_LIB
707%endif
708%define X86_PML4_SHIFT 39
709%define X86_PML4_MASK 0x1ff
710%ifndef VBOX_FOR_DTRACE_LIB
711%endif
712%ifndef VBOX_FOR_DTRACE_LIB
713%endif
714%ifndef VBOX_FOR_DTRACE_LIB
715%endif
716%ifndef VBOX_FOR_DTRACE_LIB
717%endif
718%ifndef VBOX_FOR_DTRACE_LIB
719%endif
720%define X86_OFF_FXSTATE_RSVD 0x1d0
721%define X86_FXSTATE_RSVD_32BIT_MAGIC 0x32b3232b
722%ifndef VBOX_FOR_DTRACE_LIB
723%endif
724%define X86_FSW_IE RT_BIT_32(0)
725%define X86_FSW_DE RT_BIT_32(1)
726%define X86_FSW_ZE RT_BIT_32(2)
727%define X86_FSW_OE RT_BIT_32(3)
728%define X86_FSW_UE RT_BIT_32(4)
729%define X86_FSW_PE RT_BIT_32(5)
730%define X86_FSW_SF RT_BIT_32(6)
731%define X86_FSW_ES RT_BIT_32(7)
732%define X86_FSW_XCPT_MASK 0x007f
733%define X86_FSW_XCPT_ES_MASK 0x00ff
734%define X86_FSW_C0 RT_BIT_32(8)
735%define X86_FSW_C1 RT_BIT_32(9)
736%define X86_FSW_C2 RT_BIT_32(10)
737%define X86_FSW_TOP_MASK 0x3800
738%define X86_FSW_TOP_SHIFT 11
739%define X86_FSW_TOP_SMASK 0x0007
740%define X86_FSW_TOP_GET(a_uFsw) (((a_uFsw) >> X86_FSW_TOP_SHIFT) & X86_FSW_TOP_SMASK)
741%define X86_FSW_C3 RT_BIT_32(14)
742%define X86_FSW_C_MASK 0x4700
743%define X86_FSW_B RT_BIT_32(15)
744%define X86_FCW_IM RT_BIT_32(0)
745%define X86_FCW_DM RT_BIT_32(1)
746%define X86_FCW_ZM RT_BIT_32(2)
747%define X86_FCW_OM RT_BIT_32(3)
748%define X86_FCW_UM RT_BIT_32(4)
749%define X86_FCW_PM RT_BIT_32(5)
750%define X86_FCW_MASK_ALL 0x007f
751%define X86_FCW_XCPT_MASK 0x003f
752%define X86_FCW_PC_MASK 0x0300
753%define X86_FCW_PC_24 0x0000
754%define X86_FCW_PC_RSVD 0x0100
755%define X86_FCW_PC_53 0x0200
756%define X86_FCW_PC_64 0x0300
757%define X86_FCW_RC_MASK 0x0c00
758%define X86_FCW_RC_NEAREST 0x0000
759%define X86_FCW_RC_DOWN 0x0400
760%define X86_FCW_RC_UP 0x0800
761%define X86_FCW_RC_ZERO 0x0c00
762%define X86_FCW_ZERO_MASK 0xf080
763%define X86_MXSCR_IE RT_BIT_32(0)
764%define X86_MXSCR_DE RT_BIT_32(1)
765%define X86_MXSCR_ZE RT_BIT_32(2)
766%define X86_MXSCR_OE RT_BIT_32(3)
767%define X86_MXSCR_UE RT_BIT_32(4)
768%define X86_MXSCR_PE RT_BIT_32(5)
769%define X86_MXSCR_DAZ RT_BIT_32(6)
770%define X86_MXSCR_IM RT_BIT_32(7)
771%define X86_MXSCR_DM RT_BIT_32(8)
772%define X86_MXSCR_ZM RT_BIT_32(9)
773%define X86_MXSCR_OM RT_BIT_32(10)
774%define X86_MXSCR_UM RT_BIT_32(11)
775%define X86_MXSCR_PM RT_BIT_32(12)
776%define X86_MXSCR_RC_MASK 0x6000
777%define X86_MXSCR_RC_NEAREST 0x0000
778%define X86_MXSCR_RC_DOWN 0x2000
779%define X86_MXSCR_RC_UP 0x4000
780%define X86_MXSCR_RC_ZERO 0x6000
781%define X86_MXSCR_FZ RT_BIT_32(15)
782%define X86_MXSCR_MM RT_BIT_32(17)
783%ifndef VBOX_FOR_DTRACE_LIB
784%endif
785%ifndef VBOX_FOR_DTRACE_LIB
786%endif
787%ifndef VBOX_FOR_DTRACE_LIB
788%endif
789%ifndef VBOX_FOR_DTRACE_LIB
790%endif
791%ifndef VBOX_FOR_DTRACE_LIB
792%endif
793%ifndef VBOX_FOR_DTRACE_LIB
794%endif
795%ifndef VBOX_FOR_DTRACE_LIB
796%endif
797%ifndef VBOX_FOR_DTRACE_LIB
798%endif
799%ifndef VBOX_FOR_DTRACE_LIB
800%endif
801%define XSAVE_C_X87_BIT 0
802%define XSAVE_C_X87 RT_BIT_64(XSAVE_C_X87_BIT)
803%define XSAVE_C_SSE_BIT 1
804%define XSAVE_C_SSE RT_BIT_64(XSAVE_C_SSE_BIT)
805%define XSAVE_C_YMM_BIT 2
806%define XSAVE_C_YMM RT_BIT_64(XSAVE_C_YMM_BIT)
807%define XSAVE_C_BNDREGS_BIT 3
808%define XSAVE_C_BNDREGS RT_BIT_64(XSAVE_C_BNDREGS_BIT)
809%define XSAVE_C_BNDCSR_BIT 4
810%define XSAVE_C_BNDCSR RT_BIT_64(XSAVE_C_BNDCSR_BIT)
811%define XSAVE_C_OPMASK_BIT 5
812%define XSAVE_C_OPMASK RT_BIT_64(XSAVE_C_OPMASK_BIT)
813%define XSAVE_C_ZMM_HI256_BIT 6
814%define XSAVE_C_ZMM_HI256 RT_BIT_64(XSAVE_C_ZMM_HI256_BIT)
815%define XSAVE_C_ZMM_16HI_BIT 7
816%define XSAVE_C_ZMM_16HI RT_BIT_64(XSAVE_C_ZMM_16HI_BIT)
817%define XSAVE_C_PKRU_BIT 9
818%define XSAVE_C_PKRU RT_BIT_64(XSAVE_C_PKRU_BIT)
819%define XSAVE_C_LWP_BIT 62
820%define XSAVE_C_LWP RT_BIT_64(XSAVE_C_LWP_BIT)
821%ifndef VBOX_FOR_DTRACE_LIB
822%endif
823%define X86DESCATTR_TYPE 0x0000000f
824%define X86DESCATTR_DT 0x00000010
825%define X86DESCATTR_DPL 0x00000060
826%define X86DESCATTR_DPL_SHIFT 5
827%define X86DESCATTR_P 0x00000080
828%define X86DESCATTR_LIMIT_HIGH 0x00000f00
829%define X86DESCATTR_AVL 0x00001000
830%define X86DESCATTR_L 0x00002000
831%define X86DESCATTR_D 0x00004000
832%define X86DESCATTR_G 0x00008000
833%define X86DESCATTR_UNUSABLE 0x00010000
834%ifndef VBOX_FOR_DTRACE_LIB
835%endif
836%ifndef VBOX_FOR_DTRACE_LIB
837%define X86DESCGENERIC_BIT_OFF_LIMIT_LOW (0)
838%define X86DESCGENERIC_BIT_OFF_BASE_LOW (16)
839%define X86DESCGENERIC_BIT_OFF_BASE_HIGH1 (32)
840%define X86DESCGENERIC_BIT_OFF_TYPE (40)
841%define X86DESCGENERIC_BIT_OFF_DESC_TYPE (44)
842%define X86DESCGENERIC_BIT_OFF_DPL (45)
843%define X86DESCGENERIC_BIT_OFF_PRESENT (47)
844%define X86DESCGENERIC_BIT_OFF_LIMIT_HIGH (48)
845%define X86DESCGENERIC_BIT_OFF_AVAILABLE (52)
846%define X86DESCGENERIC_BIT_OFF_LONG (53)
847%define X86DESCGENERIC_BIT_OFF_DEF_BIG (54)
848%define X86DESCGENERIC_BIT_OFF_GRANULARITY (55)
849%define X86DESCGENERIC_BIT_OFF_BASE_HIGH2 (56)
850%define X86LAR_F_TYPE 0x0f00
851%define X86LAR_F_DT 0x1000
852%define X86LAR_F_DPL 0x6000
853%define X86LAR_F_DPL_SHIFT 13
854%define X86LAR_F_P 0x8000
855%define X86LAR_F_AVL 0x00100000
856%define X86LAR_F_L 0x00200000
857%define X86LAR_F_D 0x00400000
858%define X86LAR_F_G 0x00800000
859%endif
860%ifndef VBOX_FOR_DTRACE_LIB
861%endif
862%ifndef VBOX_FOR_DTRACE_LIB
863%endif
864%ifndef VBOX_FOR_DTRACE_LIB
865%endif
866%ifndef VBOX_FOR_DTRACE_LIB
867%endif
868%ifndef VBOX_FOR_DTRACE_LIB
869%endif
870%if HC_ARCH_BITS == 64
871%else
872%endif
873%if HC_ARCH_BITS == 64
874%else
875%endif
876%if HC_ARCH_BITS == 64
877%else
878%endif
879%define X86_SEL_TYPE_CODE 8
880%define X86_SEL_TYPE_MEMORY RT_BIT_32(4)
881%define X86_SEL_TYPE_ACCESSED 1
882%define X86_SEL_TYPE_DOWN 4
883%define X86_SEL_TYPE_CONF 4
884%define X86_SEL_TYPE_WRITE 2
885%define X86_SEL_TYPE_READ 2
886%define X86_SEL_TYPE_READ_BIT 1
887%define X86_SEL_TYPE_RO 0
888%define X86_SEL_TYPE_RO_ACC (0 | X86_SEL_TYPE_ACCESSED)
889%define X86_SEL_TYPE_RW 2
890%define X86_SEL_TYPE_RW_ACC (2 | X86_SEL_TYPE_ACCESSED)
891%define X86_SEL_TYPE_RO_DOWN 4
892%define X86_SEL_TYPE_RO_DOWN_ACC (4 | X86_SEL_TYPE_ACCESSED)
893%define X86_SEL_TYPE_RW_DOWN 6
894%define X86_SEL_TYPE_RW_DOWN_ACC (6 | X86_SEL_TYPE_ACCESSED)
895%define X86_SEL_TYPE_EO (0 | X86_SEL_TYPE_CODE)
896%define X86_SEL_TYPE_EO_ACC (0 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
897%define X86_SEL_TYPE_ER (2 | X86_SEL_TYPE_CODE)
898%define X86_SEL_TYPE_ER_ACC (2 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
899%define X86_SEL_TYPE_EO_CONF (4 | X86_SEL_TYPE_CODE)
900%define X86_SEL_TYPE_EO_CONF_ACC (4 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
901%define X86_SEL_TYPE_ER_CONF (6 | X86_SEL_TYPE_CODE)
902%define X86_SEL_TYPE_ER_CONF_ACC (6 | X86_SEL_TYPE_CODE | X86_SEL_TYPE_ACCESSED)
903%define X86_SEL_TYPE_SYS_TSS_BUSY_MASK 2
904%define X86_SEL_TYPE_SYS_UNDEFINED 0
905%define X86_SEL_TYPE_SYS_286_TSS_AVAIL 1
906%define X86_SEL_TYPE_SYS_LDT 2
907%define X86_SEL_TYPE_SYS_286_TSS_BUSY 3
908%define X86_SEL_TYPE_SYS_286_CALL_GATE 4
909%define X86_SEL_TYPE_SYS_TASK_GATE 5
910%define X86_SEL_TYPE_SYS_286_INT_GATE 6
911%define X86_SEL_TYPE_SYS_286_TRAP_GATE 7
912%define X86_SEL_TYPE_SYS_UNDEFINED2 8
913%define X86_SEL_TYPE_SYS_386_TSS_AVAIL 9
914%define X86_SEL_TYPE_SYS_UNDEFINED3 0xA
915%define X86_SEL_TYPE_SYS_386_TSS_BUSY 0xB
916%define X86_SEL_TYPE_SYS_386_CALL_GATE 0xC
917%define X86_SEL_TYPE_SYS_UNDEFINED4 0xD
918%define X86_SEL_TYPE_SYS_386_INT_GATE 0xE
919%define X86_SEL_TYPE_SYS_386_TRAP_GATE 0xF
920%define AMD64_SEL_TYPE_SYS_LDT 2
921%define AMD64_SEL_TYPE_SYS_TSS_AVAIL 9
922%define AMD64_SEL_TYPE_SYS_TSS_BUSY 0xB
923%define AMD64_SEL_TYPE_SYS_CALL_GATE 0xC
924%define AMD64_SEL_TYPE_SYS_INT_GATE 0xE
925%define AMD64_SEL_TYPE_SYS_TRAP_GATE 0xF
926%define X86_DESC_TYPE_MASK (RT_BIT_32(8) | RT_BIT_32(9) | RT_BIT_32(10) | RT_BIT_32(11))
927%define X86_DESC_S RT_BIT_32(12)
928%define X86_DESC_DPL (RT_BIT_32(13) | RT_BIT_32(14))
929%define X86_DESC_P RT_BIT_32(15)
930%define X86_DESC_AVL RT_BIT_32(20)
931%define X86_DESC_DB RT_BIT_32(22)
932%define X86_DESC_G RT_BIT_32(23)
933%define X86_SEL_TYPE_SYS_286_TSS_LIMIT_MIN 0x2b
934%define X86_SEL_TYPE_SYS_386_TSS_LIMIT_MIN 0x67
935%ifndef VBOX_FOR_DTRACE_LIB
936%endif
937%ifndef VBOX_FOR_DTRACE_LIB
938%endif
939%ifndef VBOX_FOR_DTRACE_LIB
940%endif
941%define X86_SEL_SHIFT 3
942%define X86_SEL_MASK 0xfff8
943%define X86_SEL_MASK_OFF_RPL 0xfffc
944%define X86_SEL_LDT 0x0004
945%define X86_SEL_RPL 0x0003
946%define X86_SEL_RPL_LDT 0x0007
947%define X86_XCPT_MAX (X86_XCPT_SX)
948%define X86_TRAP_ERR_EXTERNAL 1
949%define X86_TRAP_ERR_IDT 2
950%define X86_TRAP_ERR_TI 4
951%define X86_TRAP_ERR_SEL_MASK 0xfff8
952%define X86_TRAP_ERR_SEL_SHIFT 3
953%define X86_TRAP_PF_P RT_BIT_32(0)
954%define X86_TRAP_PF_RW RT_BIT_32(1)
955%define X86_TRAP_PF_US RT_BIT_32(2)
956%define X86_TRAP_PF_RSVD RT_BIT_32(3)
957%define X86_TRAP_PF_ID RT_BIT_32(4)
958%define X86_TRAP_PF_PK RT_BIT_32(5)
959%ifndef VBOX_FOR_DTRACE_LIB
960%else
961%endif
962%ifndef VBOX_FOR_DTRACE_LIB
963%else
964%endif
965%define X86_MODRM_RM_MASK 0x07
966%define X86_MODRM_REG_MASK 0x38
967%define X86_MODRM_REG_SMASK 0x07
968%define X86_MODRM_REG_SHIFT 3
969%define X86_MODRM_MOD_MASK 0xc0
970%define X86_MODRM_MOD_SMASK 0x03
971%define X86_MODRM_MOD_SHIFT 6
972%ifndef VBOX_FOR_DTRACE_LIB
973%endif
974%define X86_SIB_BASE_MASK 0x07
975%define X86_SIB_INDEX_MASK 0x38
976%define X86_SIB_INDEX_SMASK 0x07
977%define X86_SIB_INDEX_SHIFT 3
978%define X86_SIB_SCALE_MASK 0xc0
979%define X86_SIB_SCALE_SMASK 0x03
980%define X86_SIB_SCALE_SHIFT 6
981%ifndef VBOX_FOR_DTRACE_LIB
982%endif
983%define X86_GREG_xAX 0
984%define X86_GREG_xCX 1
985%define X86_GREG_xDX 2
986%define X86_GREG_xBX 3
987%define X86_GREG_xSP 4
988%define X86_GREG_xBP 5
989%define X86_GREG_xSI 6
990%define X86_GREG_xDI 7
991%define X86_GREG_x8 8
992%define X86_GREG_x9 9
993%define X86_GREG_x10 10
994%define X86_GREG_x11 11
995%define X86_GREG_x12 12
996%define X86_GREG_x13 13
997%define X86_GREG_x14 14
998%define X86_GREG_x15 15
999%define X86_SREG_ES 0
1000%define X86_SREG_CS 1
1001%define X86_SREG_SS 2
1002%define X86_SREG_DS 3
1003%define X86_SREG_FS 4
1004%define X86_SREG_GS 5
1005%define X86_SREG_COUNT 6
1006%define X86_OP_PRF_CS 0x2e
1007%define X86_OP_PRF_SS 0x36
1008%define X86_OP_PRF_DS 0x3e
1009%define X86_OP_PRF_ES 0x26
1010%define X86_OP_PRF_FS 0x64
1011%define X86_OP_PRF_GS 0x65
1012%define X86_OP_PRF_SIZE_OP 0x66
1013%define X86_OP_PRF_SIZE_ADDR 0x67
1014%define X86_OP_PRF_LOCK 0xf0
1015%define X86_OP_PRF_REPNZ 0xf2
1016%define X86_OP_PRF_REPZ 0xf3
1017%define X86_OP_REX_B 0x41
1018%define X86_OP_REX_X 0x42
1019%define X86_OP_REX_R 0x44
1020%define X86_OP_REX_W 0x48
1021%endif
1022%include "iprt/x86extra.mac"
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette