Last change
on this file since 105905 was 105670, checked in by vboxsync, 8 months ago |
Devices/EFI/FirmwareNew: Merge edk2-stable-202405 and make it build on aarch64, bugref:4643
|
-
Property svn:eol-style
set to
native
|
File size:
1.0 KB
|
Line | |
---|
1 | ;------------------------------------------------------------------------------
|
---|
2 | ;
|
---|
3 | ; Copyright (c) 2023, Intel Corporation. All rights reserved.<BR>
|
---|
4 | ; SPDX-License-Identifier: BSD-2-Clause-Patent
|
---|
5 | ;
|
---|
6 | ; Abstract:
|
---|
7 | ;
|
---|
8 | ; This file provides macro definitions for CET feature for NASM files.
|
---|
9 | ;
|
---|
10 | ;------------------------------------------------------------------------------
|
---|
11 |
|
---|
12 | %define MSR_IA32_U_CET 0x6A0
|
---|
13 | %define MSR_IA32_S_CET 0x6A2
|
---|
14 | %define MSR_IA32_CET_SH_STK_EN (1<<0)
|
---|
15 | %define MSR_IA32_CET_WR_SHSTK_EN (1<<1)
|
---|
16 | %define MSR_IA32_CET_ENDBR_EN (1<<2)
|
---|
17 | %define MSR_IA32_CET_LEG_IW_EN (1<<3)
|
---|
18 | %define MSR_IA32_CET_NO_TRACK_EN (1<<4)
|
---|
19 | %define MSR_IA32_CET_SUPPRESS_DIS (1<<5)
|
---|
20 | %define MSR_IA32_CET_SUPPRESS (1<<10)
|
---|
21 | %define MSR_IA32_CET_TRACKER (1<<11)
|
---|
22 | %define MSR_IA32_PL0_SSP 0x6A4
|
---|
23 | %define MSR_IA32_INTERRUPT_SSP_TABLE_ADDR 0x6A8
|
---|
24 |
|
---|
25 | %define CR4_CET_BIT 23
|
---|
26 | %define CR4_CET (1<<CR4_CET_BIT)
|
---|
Note:
See
TracBrowser
for help on using the repository browser.