1 | /** @file
|
---|
2 | Platform specific defines for constructing ACPI tables
|
---|
3 |
|
---|
4 | Copyright (c) 2020, Rebecca Cran <[email protected]>
|
---|
5 | Copyright (c) 2014, Pluribus Networks, Inc.
|
---|
6 | Copyright (c) 2012, 2013, Red Hat, Inc.
|
---|
7 | Copyright (c) 2008, Intel Corporation. All rights reserved.<BR>
|
---|
8 |
|
---|
9 | SPDX-License-Identifier: BSD-2-Clause-Patent
|
---|
10 |
|
---|
11 | **/
|
---|
12 |
|
---|
13 | #ifndef _Platform_h_INCLUDED_
|
---|
14 | #define _Platform_h_INCLUDED_
|
---|
15 |
|
---|
16 | #include <IndustryStandard/Acpi.h>
|
---|
17 | #include <IndustryStandard/MemoryMappedConfigurationSpaceAccessTable.h>
|
---|
18 | #include <IndustryStandard/SerialPortConsoleRedirectionTable.h>
|
---|
19 |
|
---|
20 | //
|
---|
21 | // ACPI table information used to initialize tables.
|
---|
22 | //
|
---|
23 | #define EFI_ACPI_OEM_ID 'B','H','Y','V','E',' ' // OEMID 6 bytes long
|
---|
24 | #define EFI_ACPI_OEM_REVISION 0x1
|
---|
25 | #define EFI_ACPI_CREATOR_ID SIGNATURE_32('B','H','Y','V')
|
---|
26 | #define EFI_ACPI_CREATOR_REVISION 0x00000001
|
---|
27 |
|
---|
28 | #define INT_MODEL 0x01
|
---|
29 | #define SCI_INT_VECTOR 0x0009
|
---|
30 | #define SMI_CMD_IO_PORT 0xB2
|
---|
31 | #define ACPI_ENABLE 0xA0
|
---|
32 | #define ACPI_DISABLE 0xA1
|
---|
33 | #define S4BIOS_REQ 0x00
|
---|
34 | #define PM1a_EVT_BLK 0x00000400 /* TNXXX */
|
---|
35 | #define PM1b_EVT_BLK 0x00000000
|
---|
36 | #define PM1a_CNT_BLK 0x00000404 /* TNXXX */
|
---|
37 | #define PM1b_CNT_BLK 0x00000000
|
---|
38 | #define PM2_CNT_BLK 0x00000000
|
---|
39 | #define PM_TMR_BLK 0x00000408
|
---|
40 | #define GPE0_BLK 0x00000000
|
---|
41 | #define GPE1_BLK 0x00000000
|
---|
42 | #define PM1_EVT_LEN 0x04
|
---|
43 | #define PM1_CNT_LEN 0x02
|
---|
44 | #define PM2_CNT_LEN 0x00
|
---|
45 | #define PM_TM_LEN 0x04
|
---|
46 | #define GPE0_BLK_LEN 0x00
|
---|
47 | #define GPE1_BLK_LEN 0x00
|
---|
48 | #define GPE1_BASE 0x00
|
---|
49 | #define RESERVED 0x00
|
---|
50 | #define P_LVL2_LAT 0x0000
|
---|
51 | #define P_LVL3_LAT 0x0000
|
---|
52 | #define FLUSH_SIZE 0x0000
|
---|
53 | #define FLUSH_STRIDE 0x0000
|
---|
54 | #define DUTY_OFFSET 0x00
|
---|
55 | #define DUTY_WIDTH 0x00
|
---|
56 | #define DAY_ALRM 0x00
|
---|
57 | #define MON_ALRM 0x00
|
---|
58 | #define CENTURY 0x32
|
---|
59 | #define IAPC_BOOT_ARCH 0x12 /* 8042 present, disable PCIe ASPM */
|
---|
60 | #define FACP_FLAGS (EFI_ACPI_1_0_WBINVD | EFI_ACPI_1_0_PROC_C1 | \
|
---|
61 | EFI_ACPI_1_0_SLP_BUTTON | EFI_ACPI_1_0_TMR_VAL_EXT | \
|
---|
62 | EFI_ACPI_2_0_RESET_REG_SUP | \
|
---|
63 | EFI_ACPI_3_0_FORCE_APIC_PHYSICAL_DESTINATION_MODE)
|
---|
64 | #define FACP_RESET_REG { \
|
---|
65 | EFI_ACPI_3_0_SYSTEM_IO, /* Address Space ID */ \
|
---|
66 | 8, /* Bit Width */ \
|
---|
67 | 0, /* Bit Offset */ \
|
---|
68 | EFI_ACPI_3_0_BYTE, /* Byte Access */ \
|
---|
69 | 0xCF9 /* I/O Port */ \
|
---|
70 | }
|
---|
71 | #define FACP_RESET_VAL 0x6
|
---|
72 | #endif
|
---|