| 1 | /** @file
|
|---|
| 2 | Header file for NV data structure definition.
|
|---|
| 3 |
|
|---|
| 4 | Copyright (c) 2015 - 2018, Intel Corporation. All rights reserved.<BR>
|
|---|
| 5 | SPDX-License-Identifier: BSD-2-Clause-Patent
|
|---|
| 6 |
|
|---|
| 7 | **/
|
|---|
| 8 |
|
|---|
| 9 | #ifndef __TCG2_CONFIG_NV_DATA_H__
|
|---|
| 10 | #define __TCG2_CONFIG_NV_DATA_H__
|
|---|
| 11 |
|
|---|
| 12 | #include <Guid/HiiPlatformSetupFormset.h>
|
|---|
| 13 | #include <Guid/Tcg2ConfigHii.h>
|
|---|
| 14 | #include <IndustryStandard/TcgPhysicalPresence.h>
|
|---|
| 15 |
|
|---|
| 16 | #define TCG2_CONFIGURATION_VARSTORE_ID 0x0001
|
|---|
| 17 | #define TCG2_CONFIGURATION_INFO_VARSTORE_ID 0x0002
|
|---|
| 18 | #define TCG2_VERSION_VARSTORE_ID 0x0003
|
|---|
| 19 | #define TCG2_CONFIGURATION_FORM_ID 0x0001
|
|---|
| 20 |
|
|---|
| 21 | #define KEY_TPM_DEVICE 0x2000
|
|---|
| 22 | #define KEY_TPM2_OPERATION 0x2001
|
|---|
| 23 | #define KEY_TPM2_OPERATION_PARAMETER 0x2002
|
|---|
| 24 | #define KEY_TPM2_PCR_BANKS_REQUEST_0 0x2003
|
|---|
| 25 | #define KEY_TPM2_PCR_BANKS_REQUEST_1 0x2004
|
|---|
| 26 | #define KEY_TPM2_PCR_BANKS_REQUEST_2 0x2005
|
|---|
| 27 | #define KEY_TPM2_PCR_BANKS_REQUEST_3 0x2006
|
|---|
| 28 | #define KEY_TPM2_PCR_BANKS_REQUEST_4 0x2007
|
|---|
| 29 | #define KEY_TPM_DEVICE_INTERFACE 0x2008
|
|---|
| 30 | #define KEY_TCG2_PPI_VERSION 0x2009
|
|---|
| 31 | #define KEY_TPM2_ACPI_REVISION 0x200A
|
|---|
| 32 |
|
|---|
| 33 | #define TPM_DEVICE_NULL 0
|
|---|
| 34 | #define TPM_DEVICE_1_2 1
|
|---|
| 35 | #define TPM_DEVICE_2_0_DTPM 2
|
|---|
| 36 | #define TPM_DEVICE_MIN TPM_DEVICE_1_2
|
|---|
| 37 | #define TPM_DEVICE_MAX TPM_DEVICE_2_0_DTPM
|
|---|
| 38 | #define TPM_DEVICE_DEFAULT TPM_DEVICE_1_2
|
|---|
| 39 |
|
|---|
| 40 | #define TPM2_ACPI_REVISION_3 3
|
|---|
| 41 | #define TPM2_ACPI_REVISION_4 4
|
|---|
| 42 |
|
|---|
| 43 | #define TPM_DEVICE_INTERFACE_TIS 0
|
|---|
| 44 | #define TPM_DEVICE_INTERFACE_PTP_FIFO 1
|
|---|
| 45 | #define TPM_DEVICE_INTERFACE_PTP_CRB 2
|
|---|
| 46 | #define TPM_DEVICE_INTERFACE_MAX TPM_DEVICE_INTERFACE_PTP_FIFO
|
|---|
| 47 | #define TPM_DEVICE_INTERFACE_DEFAULT TPM_DEVICE_INTERFACE_PTP_CRB
|
|---|
| 48 |
|
|---|
| 49 | #define TCG2_PPI_VERSION_1_2 0x322E31 // "1.2"
|
|---|
| 50 | #define TCG2_PPI_VERSION_1_3 0x332E31 // "1.3"
|
|---|
| 51 |
|
|---|
| 52 | //
|
|---|
| 53 | // Nv Data structure referenced by IFR, TPM device user desired
|
|---|
| 54 | //
|
|---|
| 55 | typedef struct {
|
|---|
| 56 | UINT8 TpmDevice;
|
|---|
| 57 | } TCG2_CONFIGURATION;
|
|---|
| 58 |
|
|---|
| 59 | typedef struct {
|
|---|
| 60 | UINT64 PpiVersion;
|
|---|
| 61 | UINT8 Tpm2AcpiTableRev;
|
|---|
| 62 | } TCG2_VERSION;
|
|---|
| 63 |
|
|---|
| 64 | typedef struct {
|
|---|
| 65 | BOOLEAN Sha1Supported;
|
|---|
| 66 | BOOLEAN Sha256Supported;
|
|---|
| 67 | BOOLEAN Sha384Supported;
|
|---|
| 68 | BOOLEAN Sha512Supported;
|
|---|
| 69 | BOOLEAN Sm3Supported;
|
|---|
| 70 | UINT8 TpmDeviceInterfaceAttempt;
|
|---|
| 71 | BOOLEAN TpmDeviceInterfacePtpFifoSupported;
|
|---|
| 72 | BOOLEAN TpmDeviceInterfacePtpCrbSupported;
|
|---|
| 73 | BOOLEAN ChangeEPSSupported;
|
|---|
| 74 | } TCG2_CONFIGURATION_INFO;
|
|---|
| 75 |
|
|---|
| 76 | //
|
|---|
| 77 | // Variable saved for S3, TPM detected, only valid in S3 path.
|
|---|
| 78 | // This variable is ReadOnly.
|
|---|
| 79 | //
|
|---|
| 80 | typedef struct {
|
|---|
| 81 | UINT8 TpmDeviceDetected;
|
|---|
| 82 | } TCG2_DEVICE_DETECTION;
|
|---|
| 83 |
|
|---|
| 84 | #define TCG2_STORAGE_NAME L"TCG2_CONFIGURATION"
|
|---|
| 85 | #define TCG2_STORAGE_INFO_NAME L"TCG2_CONFIGURATION_INFO"
|
|---|
| 86 | #define TCG2_DEVICE_DETECTION_NAME L"TCG2_DEVICE_DETECTION"
|
|---|
| 87 | #define TCG2_VERSION_NAME L"TCG2_VERSION"
|
|---|
| 88 |
|
|---|
| 89 | #endif
|
|---|
