VirtualBox

source: vbox/trunk/src/VBox/Devices/Graphics/DevVGA-SVGA.cpp@ 54786

Last change on this file since 54786 was 54659, checked in by vboxsync, 10 years ago

DevVGA-SVGA3d-ogl.cpp: Attempt to deal with annoying assertions in for example vmsvga3dSurfaceStretchBlt after surfaces have been ophaned by vmsvga3dContextDestroy.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 171.6 KB
Line 
1/* $Id: DevVGA-SVGA.cpp 54659 2015-03-05 21:32:14Z vboxsync $ */
2/** @file
3 * VMWare SVGA device.
4 *
5 * Logging levels guidelines for this and related files:
6 * - Log() for normal bits.
7 * - LogFlow() for more info.
8 * - Log2 for hex dump of cursor data.
9 * - Log3 for hex dump of shader code.
10 * - Log4 for hex dumps of 3D data.
11 */
12
13/*
14 * Copyright (C) 2013-2014 Oracle Corporation
15 *
16 * This file is part of VirtualBox Open Source Edition (OSE), as
17 * available from http://www.virtualbox.org. This file is free software;
18 * you can redistribute it and/or modify it under the terms of the GNU
19 * General Public License (GPL) as published by the Free Software
20 * Foundation, in version 2 as it comes in the "COPYING" file of the
21 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
22 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
23 */
24
25
26/*******************************************************************************
27* Header Files *
28*******************************************************************************/
29#define LOG_GROUP LOG_GROUP_DEV_VMSVGA
30#define VMSVGA_USE_EMT_HALT_CODE
31#include <VBox/vmm/pdmdev.h>
32#include <VBox/version.h>
33#include <VBox/err.h>
34#include <VBox/log.h>
35#include <VBox/vmm/pgm.h>
36#ifdef VMSVGA_USE_EMT_HALT_CODE
37# include <VBox/vmm/vmapi.h>
38# include <VBox/vmm/vmcpuset.h>
39#endif
40#include <VBox/sup.h>
41
42#include <iprt/assert.h>
43#include <iprt/semaphore.h>
44#include <iprt/uuid.h>
45#ifdef IN_RING3
46# include <iprt/mem.h>
47#endif
48
49#include <VBox/VMMDev.h>
50#include <VBox/VBoxVideo.h>
51#include <VBox/bioslogo.h>
52
53/* should go BEFORE any other DevVGA include to make all DevVGA.h config defines be visible */
54#include "DevVGA.h"
55
56#ifdef DEBUG
57/* Enable to log FIFO register accesses. */
58//# define DEBUG_FIFO_ACCESS
59/* Enable to log GMR page accesses. */
60//# define DEBUG_GMR_ACCESS
61#endif
62
63#include "DevVGA-SVGA.h"
64#include "vmsvga/svga_reg.h"
65#include "vmsvga/svga_escape.h"
66#include "vmsvga/svga_overlay.h"
67#include "vmsvga/svga3d_reg.h"
68#include "vmsvga/svga3d_caps.h"
69#ifdef VBOX_WITH_VMSVGA3D
70# include "DevVGA-SVGA3d.h"
71#endif
72
73/*******************************************************************************
74* Defined Constants And Macros *
75*******************************************************************************/
76/**
77 * Macro for checking if a fixed FIFO register is valid according to the
78 * current FIFO configuration.
79 *
80 * @returns true / false.
81 * @param a_iIndex The fifo register index (like SVGA_FIFO_CAPABILITIES).
82 * @param a_offFifoMin A valid SVGA_FIFO_MIN value.
83 */
84#define VMSVGA_IS_VALID_FIFO_REG(a_iIndex, a_offFifoMin) ( ((a_iIndex) + 1) * sizeof(uint32_t) <= (a_offFifoMin) )
85
86
87/*******************************************************************************
88* Structures and Typedefs *
89*******************************************************************************/
90/* 64-bit GMR descriptor */
91typedef struct
92{
93 RTGCPHYS GCPhys;
94 uint64_t numPages;
95} VMSVGAGMRDESCRIPTOR, *PVMSVGAGMRDESCRIPTOR;
96
97/* GMR slot */
98typedef struct
99{
100 uint32_t cMaxPages;
101 uint32_t cbTotal;
102 uint32_t numDescriptors;
103 PVMSVGAGMRDESCRIPTOR paDesc;
104} GMR, *PGMR;
105
106/* Internal SVGA state. */
107typedef struct
108{
109 GMR aGMR[VMSVGA_MAX_GMR_IDS];
110 struct
111 {
112 SVGAGuestPtr ptr;
113 uint32_t bytesPerLine;
114 SVGAGMRImageFormat format;
115 } GMRFB;
116 struct
117 {
118 bool fActive;
119 uint32_t xHotspot;
120 uint32_t yHotspot;
121 uint32_t width;
122 uint32_t height;
123 uint32_t cbData;
124 void *pData;
125 } Cursor;
126 SVGAColorBGRX colorAnnotation;
127
128#ifdef VMSVGA_USE_EMT_HALT_CODE
129 /** Number of EMTs in BusyDelayedEmts (quicker than scanning the set). */
130 uint32_t volatile cBusyDelayedEmts;
131 /** Set of EMTs that are */
132 VMCPUSET BusyDelayedEmts;
133#else
134 /** Number of EMTs waiting on hBusyDelayedEmts. */
135 uint32_t volatile cBusyDelayedEmts;
136 /** Semaphore that EMTs wait on when reading SVGA_REG_BUSY and the FIFO is
137 * busy (ugly). */
138 RTSEMEVENTMULTI hBusyDelayedEmts;
139#endif
140 /** Tracks how much time we waste reading SVGA_REG_BUSY with a busy FIFO. */
141 STAMPROFILE StatBusyDelayEmts;
142
143 STAMPROFILE StatR3CmdPresent;
144 STAMPROFILE StatR3CmdDrawPrimitive;
145 STAMPROFILE StatR3CmdSurfaceDMA;
146
147 STAMCOUNTER StatFifoCommands;
148 STAMCOUNTER StatFifoErrors;
149 STAMCOUNTER StatFifoUnkCmds;
150 STAMCOUNTER StatFifoTodoTimeout;
151 STAMCOUNTER StatFifoTodoWoken;
152 STAMPROFILE StatFifoStalls;
153
154} VMSVGASTATE, *PVMSVGASTATE;
155
156#ifdef IN_RING3
157
158/**
159 * SSM descriptor table for the VMSVGAGMRDESCRIPTOR structure.
160 */
161static SSMFIELD const g_aVMSVGAGMRDESCRIPTORFields[] =
162{
163 SSMFIELD_ENTRY_GCPHYS( VMSVGAGMRDESCRIPTOR, GCPhys),
164 SSMFIELD_ENTRY( VMSVGAGMRDESCRIPTOR, numPages),
165 SSMFIELD_ENTRY_TERM()
166};
167
168/**
169 * SSM descriptor table for the GMR structure.
170 */
171static SSMFIELD const g_aGMRFields[] =
172{
173 SSMFIELD_ENTRY( GMR, cMaxPages),
174 SSMFIELD_ENTRY( GMR, cbTotal),
175 SSMFIELD_ENTRY( GMR, numDescriptors),
176 SSMFIELD_ENTRY_IGN_HCPTR( GMR, paDesc),
177 SSMFIELD_ENTRY_TERM()
178};
179
180/**
181 * SSM descriptor table for the VMSVGASTATE structure.
182 */
183static SSMFIELD const g_aVMSVGASTATEFields[] =
184{
185 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, aGMR),
186 SSMFIELD_ENTRY( VMSVGASTATE, GMRFB),
187 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.fActive),
188 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.xHotspot),
189 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.yHotspot),
190 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.width),
191 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.height),
192 SSMFIELD_ENTRY( VMSVGASTATE, Cursor.cbData),
193 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGASTATE, Cursor.pData),
194 SSMFIELD_ENTRY( VMSVGASTATE, colorAnnotation),
195 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, cBusyDelayedEmts),
196#ifdef VMSVGA_USE_EMT_HALT_CODE
197 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, BusyDelayedEmts),
198#else
199 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, hBusyDelayedEmts),
200#endif
201 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatBusyDelayEmts),
202 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatR3CmdPresent),
203 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatR3CmdDrawPrimitive),
204 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatR3CmdSurfaceDMA),
205 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoCommands),
206 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoErrors),
207 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoUnkCmds),
208 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoTodoTimeout),
209 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoTodoWoken),
210 SSMFIELD_ENTRY_IGNORE( VMSVGASTATE, StatFifoStalls),
211 SSMFIELD_ENTRY_TERM()
212};
213
214/**
215 * SSM descriptor table for the VGAState.svga structure.
216 */
217static SSMFIELD const g_aVGAStateSVGAFields[] =
218{
219 SSMFIELD_ENTRY_IGNORE( VMSVGAState, u64HostWindowId),
220 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pFIFOR3),
221 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pFIFOR0),
222 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pSVGAState),
223 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, p3dState),
224 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pFrameBufferBackup),
225 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pFIFOExtCmdParam),
226 SSMFIELD_ENTRY_IGN_GCPHYS( VMSVGAState, GCPhysFIFO),
227 SSMFIELD_ENTRY_IGNORE( VMSVGAState, cbFIFO),
228 SSMFIELD_ENTRY( VMSVGAState, u32SVGAId),
229 SSMFIELD_ENTRY( VMSVGAState, fEnabled),
230 SSMFIELD_ENTRY( VMSVGAState, fConfigured),
231 SSMFIELD_ENTRY( VMSVGAState, fBusy),
232 SSMFIELD_ENTRY( VMSVGAState, fTraces),
233 SSMFIELD_ENTRY( VMSVGAState, u32GuestId),
234 SSMFIELD_ENTRY( VMSVGAState, cScratchRegion),
235 SSMFIELD_ENTRY( VMSVGAState, au32ScratchRegion),
236 SSMFIELD_ENTRY( VMSVGAState, u32IrqStatus),
237 SSMFIELD_ENTRY( VMSVGAState, u32IrqMask),
238 SSMFIELD_ENTRY( VMSVGAState, u32PitchLock),
239 SSMFIELD_ENTRY( VMSVGAState, u32CurrentGMRId),
240 SSMFIELD_ENTRY( VMSVGAState, u32RegCaps),
241 SSMFIELD_ENTRY_IGNORE( VMSVGAState, BasePort),
242 SSMFIELD_ENTRY( VMSVGAState, u32IndexReg),
243 SSMFIELD_ENTRY_IGNORE( VMSVGAState, pSupDrvSession),
244 SSMFIELD_ENTRY_IGNORE( VMSVGAState, FIFORequestSem),
245 SSMFIELD_ENTRY_IGNORE( VMSVGAState, FIFOExtCmdSem),
246 SSMFIELD_ENTRY_IGN_HCPTR( VMSVGAState, pFIFOIOThread),
247 SSMFIELD_ENTRY( VMSVGAState, uWidth),
248 SSMFIELD_ENTRY( VMSVGAState, uHeight),
249 SSMFIELD_ENTRY( VMSVGAState, uBpp),
250 SSMFIELD_ENTRY( VMSVGAState, cbScanline),
251 SSMFIELD_ENTRY( VMSVGAState, u32MaxWidth),
252 SSMFIELD_ENTRY( VMSVGAState, u32MaxHeight),
253 SSMFIELD_ENTRY( VMSVGAState, u32ActionFlags),
254 SSMFIELD_ENTRY( VMSVGAState, f3DEnabled),
255 SSMFIELD_ENTRY( VMSVGAState, fVRAMTracking),
256 SSMFIELD_ENTRY_IGNORE( VMSVGAState, u8FIFOExtCommand),
257 SSMFIELD_ENTRY_TERM()
258};
259
260static void vmsvgaSetTraces(PVGASTATE pThis, bool fTraces);
261
262#endif /* IN_RING3 */
263
264
265#ifdef LOG_ENABLED
266/**
267 * Index register string name lookup
268 *
269 * @returns Index register string or "UNKNOWN"
270 * @param pThis VMSVGA State
271 */
272static const char *vmsvgaIndexToString(PVGASTATE pThis)
273{
274 switch (pThis->svga.u32IndexReg)
275 {
276 case SVGA_REG_ID:
277 return "SVGA_REG_ID";
278 case SVGA_REG_ENABLE:
279 return "SVGA_REG_ENABLE";
280 case SVGA_REG_WIDTH:
281 return "SVGA_REG_WIDTH";
282 case SVGA_REG_HEIGHT:
283 return "SVGA_REG_HEIGHT";
284 case SVGA_REG_MAX_WIDTH:
285 return "SVGA_REG_MAX_WIDTH";
286 case SVGA_REG_MAX_HEIGHT:
287 return "SVGA_REG_MAX_HEIGHT";
288 case SVGA_REG_DEPTH:
289 return "SVGA_REG_DEPTH";
290 case SVGA_REG_BITS_PER_PIXEL: /* Current bpp in the guest */
291 return "SVGA_REG_BITS_PER_PIXEL";
292 case SVGA_REG_HOST_BITS_PER_PIXEL: /* (Deprecated) */
293 return "SVGA_REG_HOST_BITS_PER_PIXEL";
294 case SVGA_REG_PSEUDOCOLOR:
295 return "SVGA_REG_PSEUDOCOLOR";
296 case SVGA_REG_RED_MASK:
297 return "SVGA_REG_RED_MASK";
298 case SVGA_REG_GREEN_MASK:
299 return "SVGA_REG_GREEN_MASK";
300 case SVGA_REG_BLUE_MASK:
301 return "SVGA_REG_BLUE_MASK";
302 case SVGA_REG_BYTES_PER_LINE:
303 return "SVGA_REG_BYTES_PER_LINE";
304 case SVGA_REG_VRAM_SIZE: /* VRAM size */
305 return "SVGA_REG_VRAM_SIZE";
306 case SVGA_REG_FB_START: /* Frame buffer physical address. */
307 return "SVGA_REG_FB_START";
308 case SVGA_REG_FB_OFFSET: /* Offset of the frame buffer in VRAM */
309 return "SVGA_REG_FB_OFFSET";
310 case SVGA_REG_FB_SIZE: /* Frame buffer size */
311 return "SVGA_REG_FB_SIZE";
312 case SVGA_REG_CAPABILITIES:
313 return "SVGA_REG_CAPABILITIES";
314 case SVGA_REG_MEM_START: /* FIFO start */
315 return "SVGA_REG_MEM_START";
316 case SVGA_REG_MEM_SIZE: /* FIFO size */
317 return "SVGA_REG_MEM_SIZE";
318 case SVGA_REG_CONFIG_DONE: /* Set when memory area configured */
319 return "SVGA_REG_CONFIG_DONE";
320 case SVGA_REG_SYNC: /* See "FIFO Synchronization Registers" */
321 return "SVGA_REG_SYNC";
322 case SVGA_REG_BUSY: /* See "FIFO Synchronization Registers" */
323 return "SVGA_REG_BUSY";
324 case SVGA_REG_GUEST_ID: /* Set guest OS identifier */
325 return "SVGA_REG_GUEST_ID";
326 case SVGA_REG_SCRATCH_SIZE: /* Number of scratch registers */
327 return "SVGA_REG_SCRATCH_SIZE";
328 case SVGA_REG_MEM_REGS: /* Number of FIFO registers */
329 return "SVGA_REG_MEM_REGS";
330 case SVGA_REG_PITCHLOCK: /* Fixed pitch for all modes */
331 return "SVGA_REG_PITCHLOCK";
332 case SVGA_REG_IRQMASK: /* Interrupt mask */
333 return "SVGA_REG_IRQMASK";
334 case SVGA_REG_GMR_ID:
335 return "SVGA_REG_GMR_ID";
336 case SVGA_REG_GMR_DESCRIPTOR:
337 return "SVGA_REG_GMR_DESCRIPTOR";
338 case SVGA_REG_GMR_MAX_IDS:
339 return "SVGA_REG_GMR_MAX_IDS";
340 case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:
341 return "SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH";
342 case SVGA_REG_TRACES: /* Enable trace-based updates even when FIFO is on */
343 return "SVGA_REG_TRACES";
344 case SVGA_REG_GMRS_MAX_PAGES: /* Maximum number of 4KB pages for all GMRs */
345 return "SVGA_REG_GMRS_MAX_PAGES";
346 case SVGA_REG_MEMORY_SIZE: /* Total dedicated device memory excluding FIFO */
347 return "SVGA_REG_MEMORY_SIZE";
348 case SVGA_REG_TOP: /* Must be 1 more than the last register */
349 return "SVGA_REG_TOP";
350 case SVGA_PALETTE_BASE: /* Base of SVGA color map */
351 return "SVGA_PALETTE_BASE";
352 case SVGA_REG_CURSOR_ID:
353 return "SVGA_REG_CURSOR_ID";
354 case SVGA_REG_CURSOR_X:
355 return "SVGA_REG_CURSOR_X";
356 case SVGA_REG_CURSOR_Y:
357 return "SVGA_REG_CURSOR_Y";
358 case SVGA_REG_CURSOR_ON:
359 return "SVGA_REG_CURSOR_ON";
360 case SVGA_REG_NUM_GUEST_DISPLAYS:/* Number of guest displays in X/Y direction */
361 return "SVGA_REG_NUM_GUEST_DISPLAYS";
362 case SVGA_REG_DISPLAY_ID: /* Display ID for the following display attributes */
363 return "SVGA_REG_DISPLAY_ID";
364 case SVGA_REG_DISPLAY_IS_PRIMARY:/* Whether this is a primary display */
365 return "SVGA_REG_DISPLAY_IS_PRIMARY";
366 case SVGA_REG_DISPLAY_POSITION_X:/* The display position x */
367 return "SVGA_REG_DISPLAY_POSITION_X";
368 case SVGA_REG_DISPLAY_POSITION_Y:/* The display position y */
369 return "SVGA_REG_DISPLAY_POSITION_Y";
370 case SVGA_REG_DISPLAY_WIDTH: /* The display's width */
371 return "SVGA_REG_DISPLAY_WIDTH";
372 case SVGA_REG_DISPLAY_HEIGHT: /* The display's height */
373 return "SVGA_REG_DISPLAY_HEIGHT";
374 case SVGA_REG_NUM_DISPLAYS: /* (Deprecated) */
375 return "SVGA_REG_NUM_DISPLAYS";
376
377 default:
378 if (pThis->svga.u32IndexReg - (uint32_t)SVGA_SCRATCH_BASE < pThis->svga.cScratchRegion)
379 return "SVGA_SCRATCH_BASE reg";
380 if (pThis->svga.u32IndexReg - (uint32_t)SVGA_PALETTE_BASE < (uint32_t)SVGA_NUM_PALETTE_REGS)
381 return "SVGA_PALETTE_BASE reg";
382 return "UNKNOWN";
383 }
384}
385
386/**
387 * FIFO command name lookup
388 *
389 * @returns FIFO command string or "UNKNOWN"
390 * @param u32Cmd FIFO command
391 */
392static const char *vmsvgaFIFOCmdToString(uint32_t u32Cmd)
393{
394 switch (u32Cmd)
395 {
396 case SVGA_CMD_INVALID_CMD:
397 return "SVGA_CMD_INVALID_CMD";
398 case SVGA_CMD_UPDATE:
399 return "SVGA_CMD_UPDATE";
400 case SVGA_CMD_RECT_COPY:
401 return "SVGA_CMD_RECT_COPY";
402 case SVGA_CMD_DEFINE_CURSOR:
403 return "SVGA_CMD_DEFINE_CURSOR";
404 case SVGA_CMD_DEFINE_ALPHA_CURSOR:
405 return "SVGA_CMD_DEFINE_ALPHA_CURSOR";
406 case SVGA_CMD_UPDATE_VERBOSE:
407 return "SVGA_CMD_UPDATE_VERBOSE";
408 case SVGA_CMD_FRONT_ROP_FILL:
409 return "SVGA_CMD_FRONT_ROP_FILL";
410 case SVGA_CMD_FENCE:
411 return "SVGA_CMD_FENCE";
412 case SVGA_CMD_ESCAPE:
413 return "SVGA_CMD_ESCAPE";
414 case SVGA_CMD_DEFINE_SCREEN:
415 return "SVGA_CMD_DEFINE_SCREEN";
416 case SVGA_CMD_DESTROY_SCREEN:
417 return "SVGA_CMD_DESTROY_SCREEN";
418 case SVGA_CMD_DEFINE_GMRFB:
419 return "SVGA_CMD_DEFINE_GMRFB";
420 case SVGA_CMD_BLIT_GMRFB_TO_SCREEN:
421 return "SVGA_CMD_BLIT_GMRFB_TO_SCREEN";
422 case SVGA_CMD_BLIT_SCREEN_TO_GMRFB:
423 return "SVGA_CMD_BLIT_SCREEN_TO_GMRFB";
424 case SVGA_CMD_ANNOTATION_FILL:
425 return "SVGA_CMD_ANNOTATION_FILL";
426 case SVGA_CMD_ANNOTATION_COPY:
427 return "SVGA_CMD_ANNOTATION_COPY";
428 case SVGA_CMD_DEFINE_GMR2:
429 return "SVGA_CMD_DEFINE_GMR2";
430 case SVGA_CMD_REMAP_GMR2:
431 return "SVGA_CMD_REMAP_GMR2";
432 case SVGA_3D_CMD_SURFACE_DEFINE:
433 return "SVGA_3D_CMD_SURFACE_DEFINE";
434 case SVGA_3D_CMD_SURFACE_DESTROY:
435 return "SVGA_3D_CMD_SURFACE_DESTROY";
436 case SVGA_3D_CMD_SURFACE_COPY:
437 return "SVGA_3D_CMD_SURFACE_COPY";
438 case SVGA_3D_CMD_SURFACE_STRETCHBLT:
439 return "SVGA_3D_CMD_SURFACE_STRETCHBLT";
440 case SVGA_3D_CMD_SURFACE_DMA:
441 return "SVGA_3D_CMD_SURFACE_DMA";
442 case SVGA_3D_CMD_CONTEXT_DEFINE:
443 return "SVGA_3D_CMD_CONTEXT_DEFINE";
444 case SVGA_3D_CMD_CONTEXT_DESTROY:
445 return "SVGA_3D_CMD_CONTEXT_DESTROY";
446 case SVGA_3D_CMD_SETTRANSFORM:
447 return "SVGA_3D_CMD_SETTRANSFORM";
448 case SVGA_3D_CMD_SETZRANGE:
449 return "SVGA_3D_CMD_SETZRANGE";
450 case SVGA_3D_CMD_SETRENDERSTATE:
451 return "SVGA_3D_CMD_SETRENDERSTATE";
452 case SVGA_3D_CMD_SETRENDERTARGET:
453 return "SVGA_3D_CMD_SETRENDERTARGET";
454 case SVGA_3D_CMD_SETTEXTURESTATE:
455 return "SVGA_3D_CMD_SETTEXTURESTATE";
456 case SVGA_3D_CMD_SETMATERIAL:
457 return "SVGA_3D_CMD_SETMATERIAL";
458 case SVGA_3D_CMD_SETLIGHTDATA:
459 return "SVGA_3D_CMD_SETLIGHTDATA";
460 case SVGA_3D_CMD_SETLIGHTENABLED:
461 return "SVGA_3D_CMD_SETLIGHTENABLED";
462 case SVGA_3D_CMD_SETVIEWPORT:
463 return "SVGA_3D_CMD_SETVIEWPORT";
464 case SVGA_3D_CMD_SETCLIPPLANE:
465 return "SVGA_3D_CMD_SETCLIPPLANE";
466 case SVGA_3D_CMD_CLEAR:
467 return "SVGA_3D_CMD_CLEAR";
468 case SVGA_3D_CMD_PRESENT:
469 return "SVGA_3D_CMD_PRESENT";
470 case SVGA_3D_CMD_SHADER_DEFINE:
471 return "SVGA_3D_CMD_SHADER_DEFINE";
472 case SVGA_3D_CMD_SHADER_DESTROY:
473 return "SVGA_3D_CMD_SHADER_DESTROY";
474 case SVGA_3D_CMD_SET_SHADER:
475 return "SVGA_3D_CMD_SET_SHADER";
476 case SVGA_3D_CMD_SET_SHADER_CONST:
477 return "SVGA_3D_CMD_SET_SHADER_CONST";
478 case SVGA_3D_CMD_DRAW_PRIMITIVES:
479 return "SVGA_3D_CMD_DRAW_PRIMITIVES";
480 case SVGA_3D_CMD_SETSCISSORRECT:
481 return "SVGA_3D_CMD_SETSCISSORRECT";
482 case SVGA_3D_CMD_BEGIN_QUERY:
483 return "SVGA_3D_CMD_BEGIN_QUERY";
484 case SVGA_3D_CMD_END_QUERY:
485 return "SVGA_3D_CMD_END_QUERY";
486 case SVGA_3D_CMD_WAIT_FOR_QUERY:
487 return "SVGA_3D_CMD_WAIT_FOR_QUERY";
488 case SVGA_3D_CMD_PRESENT_READBACK:
489 return "SVGA_3D_CMD_PRESENT_READBACK";
490 case SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN:
491 return "SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN";
492 case SVGA_3D_CMD_SURFACE_DEFINE_V2:
493 return "SVGA_3D_CMD_SURFACE_DEFINE_V2";
494 case SVGA_3D_CMD_GENERATE_MIPMAPS:
495 return "SVGA_3D_CMD_GENERATE_MIPMAPS";
496 case SVGA_3D_CMD_ACTIVATE_SURFACE:
497 return "SVGA_3D_CMD_ACTIVATE_SURFACE";
498 case SVGA_3D_CMD_DEACTIVATE_SURFACE:
499 return "SVGA_3D_CMD_DEACTIVATE_SURFACE";
500 default:
501 return "UNKNOWN";
502 }
503}
504#endif
505
506/**
507 * Inform the VGA device of viewport changes (as a result of e.g. scrolling)
508 *
509 * @param pInterface Pointer to this interface.
510 * @param
511 * @param uScreenId The screen updates are for.
512 * @param x The upper left corner x coordinate of the new viewport rectangle
513 * @param y The upper left corner y coordinate of the new viewport rectangle
514 * @param cx The width of the new viewport rectangle
515 * @param cy The height of the new viewport rectangle
516 * @thread The emulation thread.
517 */
518DECLCALLBACK(void) vmsvgaPortSetViewPort(PPDMIDISPLAYPORT pInterface, uint32_t uScreenId, uint32_t x, uint32_t y, uint32_t cx, uint32_t cy)
519{
520 PVGASTATE pThis = RT_FROM_MEMBER(pInterface, VGASTATE, IPort);
521
522 Log(("vmsvgaPortSetViewPort: screen %d (%d,%d)(%d,%d)\n", uScreenId, x, y, cx, cy));
523
524 pThis->svga.viewport.x = x;
525 pThis->svga.viewport.y = y;
526 pThis->svga.viewport.cx = RT_MIN(cx, (uint32_t)pThis->svga.uWidth);
527 pThis->svga.viewport.cy = RT_MIN(cy, (uint32_t)pThis->svga.uHeight);
528 return;
529}
530
531/**
532 * Read port register
533 *
534 * @returns VBox status code.
535 * @param pThis VMSVGA State
536 * @param pu32 Where to store the read value
537 */
538PDMBOTHCBDECL(int) vmsvgaReadPort(PVGASTATE pThis, uint32_t *pu32)
539{
540 int rc = VINF_SUCCESS;
541
542 *pu32 = 0;
543 switch (pThis->svga.u32IndexReg)
544 {
545 case SVGA_REG_ID:
546 *pu32 = pThis->svga.u32SVGAId;
547 break;
548
549 case SVGA_REG_ENABLE:
550 *pu32 = pThis->svga.fEnabled;
551 break;
552
553 case SVGA_REG_WIDTH:
554 {
555 if ( pThis->svga.fEnabled
556 && pThis->svga.uWidth != VMSVGA_VAL_UNINITIALIZED)
557 {
558 *pu32 = pThis->svga.uWidth;
559 }
560 else
561 {
562#ifndef IN_RING3
563 rc = VINF_IOM_R3_IOPORT_READ;
564#else
565 *pu32 = pThis->pDrv->cx;
566#endif
567 }
568 break;
569 }
570
571 case SVGA_REG_HEIGHT:
572 {
573 if ( pThis->svga.fEnabled
574 && pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
575 {
576 *pu32 = pThis->svga.uHeight;
577 }
578 else
579 {
580#ifndef IN_RING3
581 rc = VINF_IOM_R3_IOPORT_READ;
582#else
583 *pu32 = pThis->pDrv->cy;
584#endif
585 }
586 break;
587 }
588
589 case SVGA_REG_MAX_WIDTH:
590 *pu32 = pThis->svga.u32MaxWidth;
591 break;
592
593 case SVGA_REG_MAX_HEIGHT:
594 *pu32 = pThis->svga.u32MaxHeight;
595 break;
596
597 case SVGA_REG_DEPTH:
598 /* This returns the color depth of the current mode. */
599 switch (pThis->svga.uBpp)
600 {
601 case 15:
602 case 16:
603 case 24:
604 *pu32 = pThis->svga.uBpp;
605 break;
606
607 default:
608 case 32:
609 *pu32 = 24; /* The upper 8 bits are either alpha bits or not used. */
610 break;
611 }
612 break;
613
614 case SVGA_REG_HOST_BITS_PER_PIXEL: /* (Deprecated) */
615 if ( pThis->svga.fEnabled
616 && pThis->svga.uBpp != VMSVGA_VAL_UNINITIALIZED)
617 {
618 *pu32 = pThis->svga.uBpp;
619 }
620 else
621 {
622#ifndef IN_RING3
623 rc = VINF_IOM_R3_IOPORT_READ;
624#else
625 *pu32 = pThis->pDrv->cBits;
626#endif
627 }
628 break;
629
630 case SVGA_REG_BITS_PER_PIXEL: /* Current bpp in the guest */
631 if ( pThis->svga.fEnabled
632 && pThis->svga.uBpp != VMSVGA_VAL_UNINITIALIZED)
633 {
634 *pu32 = (pThis->svga.uBpp + 7) & ~7;
635 }
636 else
637 {
638#ifndef IN_RING3
639 rc = VINF_IOM_R3_IOPORT_READ;
640#else
641 *pu32 = (pThis->pDrv->cBits + 7) & ~7;
642#endif
643 }
644 break;
645
646 case SVGA_REG_PSEUDOCOLOR:
647 *pu32 = 0;
648 break;
649
650 case SVGA_REG_RED_MASK:
651 case SVGA_REG_GREEN_MASK:
652 case SVGA_REG_BLUE_MASK:
653 {
654 uint32_t uBpp;
655
656 if ( pThis->svga.fEnabled
657 && pThis->svga.uBpp != VMSVGA_VAL_UNINITIALIZED)
658 {
659 uBpp = pThis->svga.uBpp;
660 }
661 else
662 {
663#ifndef IN_RING3
664 rc = VINF_IOM_R3_IOPORT_READ;
665 break;
666#else
667 uBpp = pThis->pDrv->cBits;
668#endif
669 }
670 uint32_t u32RedMask, u32GreenMask, u32BlueMask;
671 switch (uBpp)
672 {
673 case 8:
674 u32RedMask = 0x07;
675 u32GreenMask = 0x38;
676 u32BlueMask = 0xc0;
677 break;
678
679 case 15:
680 u32RedMask = 0x0000001f;
681 u32GreenMask = 0x000003e0;
682 u32BlueMask = 0x00007c00;
683 break;
684
685 case 16:
686 u32RedMask = 0x0000001f;
687 u32GreenMask = 0x000007e0;
688 u32BlueMask = 0x0000f800;
689 break;
690
691 case 24:
692 case 32:
693 default:
694 u32RedMask = 0x00ff0000;
695 u32GreenMask = 0x0000ff00;
696 u32BlueMask = 0x000000ff;
697 break;
698 }
699 switch (pThis->svga.u32IndexReg)
700 {
701 case SVGA_REG_RED_MASK:
702 *pu32 = u32RedMask;
703 break;
704
705 case SVGA_REG_GREEN_MASK:
706 *pu32 = u32GreenMask;
707 break;
708
709 case SVGA_REG_BLUE_MASK:
710 *pu32 = u32BlueMask;
711 break;
712 }
713 break;
714 }
715
716 case SVGA_REG_BYTES_PER_LINE:
717 {
718 if ( pThis->svga.fEnabled
719 && pThis->svga.cbScanline)
720 {
721 *pu32 = pThis->svga.cbScanline;
722 }
723 else
724 {
725#ifndef IN_RING3
726 rc = VINF_IOM_R3_IOPORT_READ;
727#else
728 *pu32 = pThis->pDrv->cbScanline;
729#endif
730 }
731 break;
732 }
733
734 case SVGA_REG_VRAM_SIZE: /* VRAM size */
735 *pu32 = pThis->vram_size;
736 break;
737
738 case SVGA_REG_FB_START: /* Frame buffer physical address. */
739 Assert(pThis->GCPhysVRAM <= 0xffffffff);
740 *pu32 = pThis->GCPhysVRAM;
741 break;
742
743 case SVGA_REG_FB_OFFSET: /* Offset of the frame buffer in VRAM */
744 /* Always zero in our case. */
745 *pu32 = 0;
746 break;
747
748 case SVGA_REG_FB_SIZE: /* Frame buffer size */
749 {
750#ifndef IN_RING3
751 rc = VINF_IOM_R3_IOPORT_READ;
752#else
753 /* VMWare testcases want at least 4 MB in case the hardware is disabled. */
754 if ( pThis->svga.fEnabled
755 && pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
756 {
757 /* Hardware enabled; return real framebuffer size .*/
758 *pu32 = (uint32_t)pThis->svga.uHeight * pThis->svga.cbScanline;
759 }
760 else
761 *pu32 = RT_MAX(0x100000, (uint32_t)pThis->pDrv->cy * pThis->pDrv->cbScanline);
762
763 *pu32 = RT_MIN(pThis->vram_size, *pu32);
764 Log(("h=%d w=%d bpp=%d\n", pThis->pDrv->cy, pThis->pDrv->cx, pThis->pDrv->cBits));
765#endif
766 break;
767 }
768
769 case SVGA_REG_CAPABILITIES:
770 *pu32 = pThis->svga.u32RegCaps;
771 break;
772
773 case SVGA_REG_MEM_START: /* FIFO start */
774 Assert(pThis->svga.GCPhysFIFO <= 0xffffffff);
775 *pu32 = pThis->svga.GCPhysFIFO;
776 break;
777
778 case SVGA_REG_MEM_SIZE: /* FIFO size */
779 *pu32 = pThis->svga.cbFIFO;
780 break;
781
782 case SVGA_REG_CONFIG_DONE: /* Set when memory area configured */
783 *pu32 = pThis->svga.fConfigured;
784 break;
785
786 case SVGA_REG_SYNC: /* See "FIFO Synchronization Registers" */
787 *pu32 = 0;
788 break;
789
790 case SVGA_REG_BUSY: /* See "FIFO Synchronization Registers" */
791 if (pThis->svga.fBusy)
792 {
793#ifndef IN_RING3
794 /* Go to ring-3 and halt the CPU. */
795 rc = VINF_IOM_R3_IOPORT_READ;
796 break;
797#elif defined(VMSVGA_USE_EMT_HALT_CODE)
798 /* The guest is basically doing a HLT via the device here, but with
799 a special wake up condition on FIFO completion. */
800 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
801 STAM_REL_PROFILE_START(&pSVGAState->StatBusyDelayEmts, EmtDelay);
802 PVM pVM = PDMDevHlpGetVM(pThis->pDevInsR3);
803 VMCPUID idCpu = PDMDevHlpGetCurrentCpuId(pThis->pDevInsR3);
804 VMCPUSET_ATOMIC_ADD(&pSVGAState->BusyDelayedEmts, idCpu);
805 ASMAtomicIncU32(&pSVGAState->cBusyDelayedEmts);
806 if (pThis->svga.fBusy)
807 rc = VMR3WaitForDeviceReady(pVM, idCpu);
808 ASMAtomicDecU32(&pSVGAState->cBusyDelayedEmts);
809 VMCPUSET_ATOMIC_DEL(&pSVGAState->BusyDelayedEmts, idCpu);
810#else
811
812 /* Delay the EMT a bit so the FIFO and others can get some work done.
813 This used to be a crude 50 ms sleep. The current code tries to be
814 more efficient, but the consept is still very crude. */
815 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
816 STAM_REL_PROFILE_START(&pSVGAState->StatBusyDelayEmts, EmtDelay);
817 RTThreadYield();
818 if (pThis->svga.fBusy)
819 {
820 uint32_t cRefs = ASMAtomicIncU32(&pSVGAState->cBusyDelayedEmts);
821
822 if (pThis->svga.fBusy && cRefs == 1)
823 RTSemEventMultiReset(pSVGAState->hBusyDelayedEmts);
824 if (pThis->svga.fBusy)
825 {
826 /** @todo If this code is going to stay, we need to call into the halt/wait
827 * code in VMEmt.cpp here, otherwise all kind of EMT interaction will
828 * suffer when the guest is polling on a busy FIFO. */
829 uint64_t cNsMaxWait = TMVirtualSyncGetNsToDeadline(PDMDevHlpGetVM(pThis->pDevInsR3));
830 if (cNsMaxWait >= RT_NS_100US)
831 RTSemEventMultiWaitEx(pSVGAState->hBusyDelayedEmts,
832 RTSEMWAIT_FLAGS_NANOSECS | RTSEMWAIT_FLAGS_RELATIVE | RTSEMWAIT_FLAGS_NORESUME,
833 RT_MIN(cNsMaxWait, RT_NS_10MS));
834 }
835
836 ASMAtomicDecU32(&pSVGAState->cBusyDelayedEmts);
837 }
838 STAM_REL_PROFILE_STOP(&pSVGAState->StatBusyDelayEmts, EmtDelay);
839#endif
840 *pu32 = pThis->svga.fBusy != 0;
841 }
842 else
843 *pu32 = false;
844 break;
845
846 case SVGA_REG_GUEST_ID: /* Set guest OS identifier */
847 *pu32 = pThis->svga.u32GuestId;
848 break;
849
850 case SVGA_REG_SCRATCH_SIZE: /* Number of scratch registers */
851 *pu32 = pThis->svga.cScratchRegion;
852 break;
853
854 case SVGA_REG_MEM_REGS: /* Number of FIFO registers */
855 *pu32 = SVGA_FIFO_NUM_REGS;
856 break;
857
858 case SVGA_REG_PITCHLOCK: /* Fixed pitch for all modes */
859 *pu32 = pThis->svga.u32PitchLock;
860 break;
861
862 case SVGA_REG_IRQMASK: /* Interrupt mask */
863 *pu32 = pThis->svga.u32IrqMask;
864 break;
865
866 /* See "Guest memory regions" below. */
867 case SVGA_REG_GMR_ID:
868 *pu32 = pThis->svga.u32CurrentGMRId;
869 break;
870
871 case SVGA_REG_GMR_DESCRIPTOR:
872 /* Write only */
873 *pu32 = 0;
874 break;
875
876 case SVGA_REG_GMR_MAX_IDS:
877 *pu32 = VMSVGA_MAX_GMR_IDS;
878 break;
879
880 case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:
881 *pu32 = VMSVGA_MAX_GMR_PAGES;
882 break;
883
884 case SVGA_REG_TRACES: /* Enable trace-based updates even when FIFO is on */
885 *pu32 = pThis->svga.fTraces;
886 break;
887
888 case SVGA_REG_GMRS_MAX_PAGES: /* Maximum number of 4KB pages for all GMRs */
889 *pu32 = VMSVGA_MAX_GMR_PAGES;
890 break;
891
892 case SVGA_REG_MEMORY_SIZE: /* Total dedicated device memory excluding FIFO */
893 *pu32 = VMSVGA_SURFACE_SIZE;
894 break;
895
896 case SVGA_REG_TOP: /* Must be 1 more than the last register */
897 break;
898
899 case SVGA_PALETTE_BASE: /* Base of SVGA color map */
900 break;
901 /* Next 768 (== 256*3) registers exist for colormap */
902
903 /* Mouse cursor support. */
904 case SVGA_REG_CURSOR_ID:
905 case SVGA_REG_CURSOR_X:
906 case SVGA_REG_CURSOR_Y:
907 case SVGA_REG_CURSOR_ON:
908 break;
909
910 /* Legacy multi-monitor support */
911 case SVGA_REG_NUM_GUEST_DISPLAYS:/* Number of guest displays in X/Y direction */
912 *pu32 = 1;
913 break;
914
915 case SVGA_REG_DISPLAY_ID: /* Display ID for the following display attributes */
916 case SVGA_REG_DISPLAY_IS_PRIMARY:/* Whether this is a primary display */
917 case SVGA_REG_DISPLAY_POSITION_X:/* The display position x */
918 case SVGA_REG_DISPLAY_POSITION_Y:/* The display position y */
919 *pu32 = 0;
920 break;
921
922 case SVGA_REG_DISPLAY_WIDTH: /* The display's width */
923 *pu32 = pThis->svga.uWidth;
924 break;
925
926 case SVGA_REG_DISPLAY_HEIGHT: /* The display's height */
927 *pu32 = pThis->svga.uHeight;
928 break;
929
930 case SVGA_REG_NUM_DISPLAYS: /* (Deprecated) */
931 *pu32 = 1; /* Must return something sensible here otherwise the Linux driver will take a legacy code path without 3d support. */
932 break;
933
934 default:
935 if ( pThis->svga.u32IndexReg >= SVGA_SCRATCH_BASE
936 && pThis->svga.u32IndexReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion)
937 {
938 *pu32 = pThis->svga.au32ScratchRegion[pThis->svga.u32IndexReg - SVGA_SCRATCH_BASE];
939 }
940 break;
941 }
942 Log(("vmsvgaReadPort index=%s (%d) val=%#x rc=%x\n", vmsvgaIndexToString(pThis), pThis->svga.u32IndexReg, *pu32, rc));
943 return rc;
944}
945
946#ifdef IN_RING3
947/**
948 * Apply the current resolution settings to change the video mode.
949 *
950 * @returns VBox status code.
951 * @param pThis VMSVGA State
952 */
953int vmsvgaChangeMode(PVGASTATE pThis)
954{
955 int rc;
956
957 if ( pThis->svga.uWidth == VMSVGA_VAL_UNINITIALIZED
958 || pThis->svga.uHeight == VMSVGA_VAL_UNINITIALIZED
959 || pThis->svga.uBpp == VMSVGA_VAL_UNINITIALIZED)
960 {
961 /* Mode change in progress; wait for all values to be set. */
962 Log(("vmsvgaChangeMode: BOGUS sEnable LFB mode and resize to (%d,%d) bpp=%d\n", pThis->svga.uWidth, pThis->svga.uHeight, pThis->svga.uBpp));
963 return VINF_SUCCESS;
964 }
965
966 if ( pThis->svga.uWidth == 0
967 || pThis->svga.uHeight == 0
968 || pThis->svga.uBpp == 0)
969 {
970 /* Invalid mode change. */
971 Log(("vmsvgaChangeMode: BOGUS sEnable LFB mode and resize to (%d,%d) bpp=%d\n", pThis->svga.uWidth, pThis->svga.uHeight, pThis->svga.uBpp));
972 return VINF_SUCCESS;
973 }
974
975 if ( pThis->last_bpp == (unsigned)pThis->svga.uBpp
976 && pThis->last_scr_width == (unsigned)pThis->svga.uWidth
977 && pThis->last_scr_height == (unsigned)pThis->svga.uHeight
978 && pThis->last_width == (unsigned)pThis->svga.uWidth
979 && pThis->last_height == (unsigned)pThis->svga.uHeight
980 )
981 {
982 /* Nothing to do. */
983 Log(("vmsvgaChangeMode: nothing changed; ignore\n"));
984 return VINF_SUCCESS;
985 }
986
987 Log(("vmsvgaChangeMode: sEnable LFB mode and resize to (%d,%d) bpp=%d\n", pThis->svga.uWidth, pThis->svga.uHeight, pThis->svga.uBpp));
988 pThis->svga.cbScanline = ((pThis->svga.uWidth * pThis->svga.uBpp + 7) & ~7) / 8;
989
990 pThis->pDrv->pfnLFBModeChange(pThis->pDrv, true);
991 rc = pThis->pDrv->pfnResize(pThis->pDrv, pThis->svga.uBpp, pThis->CTX_SUFF(vram_ptr), pThis->svga.cbScanline, pThis->svga.uWidth, pThis->svga.uHeight);
992 AssertRC(rc);
993 AssertReturn(rc == VINF_SUCCESS || rc == VINF_VGA_RESIZE_IN_PROGRESS, rc);
994
995 /* last stuff */
996 pThis->last_bpp = pThis->svga.uBpp;
997 pThis->last_scr_width = pThis->svga.uWidth;
998 pThis->last_scr_height = pThis->svga.uHeight;
999 pThis->last_width = pThis->svga.uWidth;
1000 pThis->last_height = pThis->svga.uHeight;
1001
1002 ASMAtomicOrU32(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE);
1003
1004 /* vmsvgaPortSetViewPort not called after state load; set sensible defaults. */
1005 if ( pThis->svga.viewport.cx == 0
1006 && pThis->svga.viewport.cy == 0)
1007 {
1008 pThis->svga.viewport.cx = pThis->svga.uWidth;
1009 pThis->svga.viewport.cy = pThis->svga.uHeight;
1010 }
1011 return VINF_SUCCESS;
1012}
1013#endif /* IN_RING3 */
1014
1015#if defined(IN_RING0) || defined(IN_RING3)
1016/**
1017 * Safely updates the SVGA_FIFO_BUSY register (in shared memory).
1018 *
1019 * @param pThis The VMSVGA state.
1020 * @param fState The busy state.
1021 */
1022DECLINLINE(void) vmsvgaSafeFifoBusyRegUpdate(PVGASTATE pThis, bool fState)
1023{
1024 ASMAtomicWriteU32(&pThis->svga.CTX_SUFF(pFIFO)[SVGA_FIFO_BUSY], fState);
1025
1026 if (RT_UNLIKELY(fState != (pThis->svga.fBusy != 0)))
1027 {
1028 /* Race / unfortunately scheduling. Highly unlikly. */
1029 uint32_t cLoops = 64;
1030 do
1031 {
1032 ASMNopPause();
1033 fState = (pThis->svga.fBusy != 0);
1034 ASMAtomicWriteU32(&pThis->svga.CTX_SUFF(pFIFO)[SVGA_FIFO_BUSY], fState != 0);
1035 } while (cLoops-- > 0 && fState != (pThis->svga.fBusy != 0));
1036 }
1037}
1038#endif
1039
1040/**
1041 * Write port register
1042 *
1043 * @returns VBox status code.
1044 * @param pThis VMSVGA State
1045 * @param u32 Value to write
1046 */
1047PDMBOTHCBDECL(int) vmsvgaWritePort(PVGASTATE pThis, uint32_t u32)
1048{
1049 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
1050 int rc = VINF_SUCCESS;
1051
1052 Log(("vmsvgaWritePort index=%s (%d) val=%#x\n", vmsvgaIndexToString(pThis), pThis->svga.u32IndexReg, u32));
1053 switch (pThis->svga.u32IndexReg)
1054 {
1055 case SVGA_REG_ID:
1056 if ( u32 == SVGA_ID_0
1057 || u32 == SVGA_ID_1
1058 || u32 == SVGA_ID_2)
1059 pThis->svga.u32SVGAId = u32;
1060 break;
1061
1062 case SVGA_REG_ENABLE:
1063 if ( pThis->svga.fEnabled == u32
1064 && pThis->last_bpp == (unsigned)pThis->svga.uBpp
1065 && pThis->last_scr_width == (unsigned)pThis->svga.uWidth
1066 && pThis->last_scr_height == (unsigned)pThis->svga.uHeight
1067 && pThis->last_width == (unsigned)pThis->svga.uWidth
1068 && pThis->last_height == (unsigned)pThis->svga.uHeight
1069 )
1070 /* Nothing to do. */
1071 break;
1072
1073#ifdef IN_RING3
1074 if ( u32 == 1
1075 && pThis->svga.fEnabled == false)
1076 {
1077 /* Make a backup copy of the first 32k in order to save font data etc. */
1078 memcpy(pThis->svga.pFrameBufferBackup, pThis->vram_ptrR3, VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
1079 }
1080
1081 pThis->svga.fEnabled = u32;
1082 if (pThis->svga.fEnabled)
1083 {
1084 if ( pThis->svga.uWidth == VMSVGA_VAL_UNINITIALIZED
1085 && pThis->svga.uHeight == VMSVGA_VAL_UNINITIALIZED
1086 && pThis->svga.uBpp == VMSVGA_VAL_UNINITIALIZED)
1087 {
1088 /* Keep the current mode. */
1089 pThis->svga.uWidth = pThis->pDrv->cx;
1090 pThis->svga.uHeight = pThis->pDrv->cy;
1091 pThis->svga.uBpp = (pThis->pDrv->cBits + 7) & ~7;
1092 }
1093
1094 if ( pThis->svga.uWidth != VMSVGA_VAL_UNINITIALIZED
1095 && pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED
1096 && pThis->svga.uBpp != VMSVGA_VAL_UNINITIALIZED)
1097 {
1098 rc = vmsvgaChangeMode(pThis);
1099 AssertRCReturn(rc, rc);
1100 }
1101 Log(("configured=%d busy=%d\n", pThis->svga.fConfigured, pThis->svga.pFIFOR3[SVGA_FIFO_BUSY]));
1102 uint32_t *pFIFO = pThis->svga.pFIFOR3;
1103 Log(("next %x stop %x\n", pFIFO[SVGA_FIFO_NEXT_CMD], pFIFO[SVGA_FIFO_STOP]));
1104
1105 /* Disable or enable dirty page tracking according to the current fTraces value. */
1106 vmsvgaSetTraces(pThis, !!pThis->svga.fTraces);
1107 }
1108 else
1109 {
1110 /* Restore the text mode backup. */
1111 memcpy(pThis->vram_ptrR3, pThis->svga.pFrameBufferBackup, VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
1112
1113/* pThis->svga.uHeight = -1;
1114 pThis->svga.uWidth = -1;
1115 pThis->svga.uBpp = -1;
1116 pThis->svga.cbScanline = 0; */
1117 pThis->pDrv->pfnLFBModeChange(pThis->pDrv, false);
1118
1119 /* Enable dirty page tracking again when going into legacy mode. */
1120 vmsvgaSetTraces(pThis, true);
1121 }
1122#else
1123 rc = VINF_IOM_R3_IOPORT_WRITE;
1124#endif
1125 break;
1126
1127 case SVGA_REG_WIDTH:
1128 if (pThis->svga.uWidth != u32)
1129 {
1130 if (pThis->svga.fEnabled)
1131 {
1132#ifdef IN_RING3
1133 pThis->svga.uWidth = u32;
1134 rc = vmsvgaChangeMode(pThis);
1135 AssertRCReturn(rc, rc);
1136#else
1137 rc = VINF_IOM_R3_IOPORT_WRITE;
1138#endif
1139 }
1140 else
1141 pThis->svga.uWidth = u32;
1142 }
1143 /* else: nop */
1144 break;
1145
1146 case SVGA_REG_HEIGHT:
1147 if (pThis->svga.uHeight != u32)
1148 {
1149 if (pThis->svga.fEnabled)
1150 {
1151#ifdef IN_RING3
1152 pThis->svga.uHeight = u32;
1153 rc = vmsvgaChangeMode(pThis);
1154 AssertRCReturn(rc, rc);
1155#else
1156 rc = VINF_IOM_R3_IOPORT_WRITE;
1157#endif
1158 }
1159 else
1160 pThis->svga.uHeight = u32;
1161 }
1162 /* else: nop */
1163 break;
1164
1165 case SVGA_REG_DEPTH:
1166 /** @todo read-only?? */
1167 break;
1168
1169 case SVGA_REG_BITS_PER_PIXEL: /* Current bpp in the guest */
1170 if (pThis->svga.uBpp != u32)
1171 {
1172 if (pThis->svga.fEnabled)
1173 {
1174#ifdef IN_RING3
1175 pThis->svga.uBpp = u32;
1176 rc = vmsvgaChangeMode(pThis);
1177 AssertRCReturn(rc, rc);
1178#else
1179 rc = VINF_IOM_R3_IOPORT_WRITE;
1180#endif
1181 }
1182 else
1183 pThis->svga.uBpp = u32;
1184 }
1185 /* else: nop */
1186 break;
1187
1188 case SVGA_REG_PSEUDOCOLOR:
1189 break;
1190
1191 case SVGA_REG_CONFIG_DONE: /* Set when memory area configured */
1192#ifdef IN_RING3
1193 pThis->svga.fConfigured = u32;
1194 /* Disabling the FIFO enables tracing (dirty page detection) by default. */
1195 if (!pThis->svga.fConfigured)
1196 {
1197 pThis->svga.fTraces = true;
1198 }
1199 vmsvgaSetTraces(pThis, !!pThis->svga.fTraces);
1200#else
1201 rc = VINF_IOM_R3_IOPORT_WRITE;
1202#endif
1203 break;
1204
1205 case SVGA_REG_SYNC: /* See "FIFO Synchronization Registers" */
1206 if ( pThis->svga.fEnabled
1207 && pThis->svga.fConfigured)
1208 {
1209#if defined(IN_RING3) || defined(IN_RING0)
1210 Log(("SVGA_REG_SYNC: SVGA_FIFO_BUSY=%d\n", pThis->svga.CTX_SUFF(pFIFO)[SVGA_FIFO_BUSY]));
1211 ASMAtomicWriteU32(&pThis->svga.fBusy, VMSVGA_BUSY_F_EMT_FORCE | VMSVGA_BUSY_F_FIFO);
1212 if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, pThis->svga.CTX_SUFF(pFIFO)[SVGA_FIFO_MIN]))
1213 vmsvgaSafeFifoBusyRegUpdate(pThis, true);
1214
1215 /* Kick the FIFO thread to start processing commands again. */
1216 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
1217#else
1218 rc = VINF_IOM_R3_IOPORT_WRITE;
1219#endif
1220 }
1221 /* else nothing to do. */
1222 else
1223 Log(("Sync ignored enabled=%d configured=%d\n", pThis->svga.fEnabled, pThis->svga.fConfigured));
1224
1225 break;
1226
1227 case SVGA_REG_BUSY: /* See "FIFO Synchronization Registers" (read-only) */
1228 break;
1229
1230 case SVGA_REG_GUEST_ID: /* Set guest OS identifier */
1231 pThis->svga.u32GuestId = u32;
1232 break;
1233
1234 case SVGA_REG_PITCHLOCK: /* Fixed pitch for all modes */
1235 pThis->svga.u32PitchLock = u32;
1236 break;
1237
1238 case SVGA_REG_IRQMASK: /* Interrupt mask */
1239 pThis->svga.u32IrqMask = u32;
1240
1241 /* Irq pending after the above change? */
1242 if (pThis->svga.u32IrqMask & pThis->svga.u32IrqStatus)
1243 {
1244 Log(("SVGA_REG_IRQMASK: Trigger interrupt with status %x\n", pThis->svga.u32IrqStatus));
1245 PDMDevHlpPCISetIrqNoWait(pThis->CTX_SUFF(pDevIns), 0, 1);
1246 }
1247 else
1248 PDMDevHlpPCISetIrqNoWait(pThis->CTX_SUFF(pDevIns), 0, 0);
1249 break;
1250
1251 /* Mouse cursor support */
1252 case SVGA_REG_CURSOR_ID:
1253 case SVGA_REG_CURSOR_X:
1254 case SVGA_REG_CURSOR_Y:
1255 case SVGA_REG_CURSOR_ON:
1256 break;
1257
1258 /* Legacy multi-monitor support */
1259 case SVGA_REG_NUM_GUEST_DISPLAYS:/* Number of guest displays in X/Y direction */
1260 break;
1261 case SVGA_REG_DISPLAY_ID: /* Display ID for the following display attributes */
1262 break;
1263 case SVGA_REG_DISPLAY_IS_PRIMARY:/* Whether this is a primary display */
1264 break;
1265 case SVGA_REG_DISPLAY_POSITION_X:/* The display position x */
1266 break;
1267 case SVGA_REG_DISPLAY_POSITION_Y:/* The display position y */
1268 break;
1269 case SVGA_REG_DISPLAY_WIDTH: /* The display's width */
1270 break;
1271 case SVGA_REG_DISPLAY_HEIGHT: /* The display's height */
1272 break;
1273#ifdef VBOX_WITH_VMSVGA3D
1274 /* See "Guest memory regions" below. */
1275 case SVGA_REG_GMR_ID:
1276 pThis->svga.u32CurrentGMRId = u32;
1277 break;
1278
1279 case SVGA_REG_GMR_DESCRIPTOR:
1280# ifndef IN_RING3
1281 rc = VINF_IOM_R3_IOPORT_WRITE;
1282 break;
1283# else /* IN_RING3 */
1284 {
1285 SVGAGuestMemDescriptor desc;
1286 RTGCPHYS GCPhys = (RTGCPHYS)u32 << PAGE_SHIFT;
1287 RTGCPHYS GCPhysBase = GCPhys;
1288 uint32_t idGMR = pThis->svga.u32CurrentGMRId;
1289 uint32_t cDescriptorsAllocated = 16;
1290 uint32_t iDescriptor = 0;
1291
1292 /* Validate current GMR id. */
1293 AssertBreak(idGMR < VMSVGA_MAX_GMR_IDS);
1294
1295 /* Free the old GMR if present. */
1296 vmsvgaGMRFree(pThis, idGMR);
1297
1298 /* Just undefine the GMR? */
1299 if (GCPhys == 0)
1300 break;
1301
1302 pSVGAState->aGMR[idGMR].paDesc = (PVMSVGAGMRDESCRIPTOR)RTMemAllocZ(cDescriptorsAllocated * sizeof(VMSVGAGMRDESCRIPTOR));
1303 AssertReturn(pSVGAState->aGMR[idGMR].paDesc, VERR_NO_MEMORY);
1304
1305 /* Never cross a page boundary automatically. */
1306 while (PHYS_PAGE_ADDRESS(GCPhys) == PHYS_PAGE_ADDRESS(GCPhysBase))
1307 {
1308 /* Read descriptor. */
1309 rc = PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), GCPhys, &desc, sizeof(desc));
1310 AssertRCBreak(rc);
1311
1312 if ( desc.ppn == 0
1313 && desc.numPages == 0)
1314 break; /* terminator */
1315
1316 if ( desc.ppn != 0
1317 && desc.numPages == 0)
1318 {
1319 /* Pointer to the next physical page of descriptors. */
1320 GCPhys = GCPhysBase = desc.ppn << PAGE_SHIFT;
1321 }
1322 else
1323 {
1324 if (iDescriptor == cDescriptorsAllocated)
1325 {
1326 cDescriptorsAllocated += 16;
1327 pSVGAState->aGMR[idGMR].paDesc = (PVMSVGAGMRDESCRIPTOR)RTMemRealloc(pSVGAState->aGMR[idGMR].paDesc, cDescriptorsAllocated * sizeof(VMSVGAGMRDESCRIPTOR));
1328 AssertReturn(pSVGAState->aGMR[idGMR].paDesc, VERR_NO_MEMORY);
1329 }
1330
1331 pSVGAState->aGMR[idGMR].paDesc[iDescriptor].GCPhys = desc.ppn << PAGE_SHIFT;
1332 pSVGAState->aGMR[idGMR].paDesc[iDescriptor++].numPages = desc.numPages;
1333 pSVGAState->aGMR[idGMR].cbTotal += desc.numPages * PAGE_SIZE;
1334
1335 /* Continue with the next descriptor. */
1336 GCPhys += sizeof(desc);
1337 }
1338 }
1339 pSVGAState->aGMR[idGMR].numDescriptors = iDescriptor;
1340 Log(("Defined new gmr %x numDescriptors=%d cbTotal=%x\n", idGMR, iDescriptor, pSVGAState->aGMR[idGMR].cbTotal));
1341
1342 if (!pSVGAState->aGMR[idGMR].numDescriptors)
1343 {
1344 AssertFailed();
1345 RTMemFree(pSVGAState->aGMR[idGMR].paDesc);
1346 pSVGAState->aGMR[idGMR].paDesc = NULL;
1347 }
1348 AssertRC(rc);
1349 break;
1350 }
1351# endif /* IN_RING3 */
1352#endif // VBOX_WITH_VMSVGA3D
1353
1354 case SVGA_REG_TRACES: /* Enable trace-based updates even when FIFO is on */
1355 if (pThis->svga.fTraces == u32)
1356 break; /* nothing to do */
1357
1358#ifdef IN_RING3
1359 vmsvgaSetTraces(pThis, !!u32);
1360#else
1361 rc = VINF_IOM_R3_IOPORT_WRITE;
1362#endif
1363 break;
1364
1365 case SVGA_REG_TOP: /* Must be 1 more than the last register */
1366 break;
1367
1368 case SVGA_PALETTE_BASE: /* Base of SVGA color map */
1369 break;
1370 /* Next 768 (== 256*3) registers exist for colormap */
1371
1372 case SVGA_REG_NUM_DISPLAYS: /* (Deprecated) */
1373 Log(("Write to deprecated register %x - val %x ignored\n", pThis->svga.u32IndexReg, u32));
1374 break;
1375
1376 case SVGA_REG_FB_START:
1377 case SVGA_REG_MEM_START:
1378 case SVGA_REG_HOST_BITS_PER_PIXEL:
1379 case SVGA_REG_MAX_WIDTH:
1380 case SVGA_REG_MAX_HEIGHT:
1381 case SVGA_REG_VRAM_SIZE:
1382 case SVGA_REG_FB_SIZE:
1383 case SVGA_REG_CAPABILITIES:
1384 case SVGA_REG_MEM_SIZE:
1385 case SVGA_REG_SCRATCH_SIZE: /* Number of scratch registers */
1386 case SVGA_REG_MEM_REGS: /* Number of FIFO registers */
1387 case SVGA_REG_BYTES_PER_LINE:
1388 case SVGA_REG_FB_OFFSET:
1389 case SVGA_REG_RED_MASK:
1390 case SVGA_REG_GREEN_MASK:
1391 case SVGA_REG_BLUE_MASK:
1392 case SVGA_REG_GMRS_MAX_PAGES: /* Maximum number of 4KB pages for all GMRs */
1393 case SVGA_REG_MEMORY_SIZE: /* Total dedicated device memory excluding FIFO */
1394 case SVGA_REG_GMR_MAX_IDS:
1395 case SVGA_REG_GMR_MAX_DESCRIPTOR_LENGTH:
1396 /* Read only - ignore. */
1397 Log(("Write to R/O register %x - val %x ignored\n", pThis->svga.u32IndexReg, u32));
1398 break;
1399
1400 default:
1401 if ( pThis->svga.u32IndexReg >= SVGA_SCRATCH_BASE
1402 && pThis->svga.u32IndexReg < SVGA_SCRATCH_BASE + pThis->svga.cScratchRegion)
1403 {
1404 pThis->svga.au32ScratchRegion[pThis->svga.u32IndexReg - SVGA_SCRATCH_BASE] = u32;
1405 }
1406 break;
1407 }
1408 return rc;
1409}
1410
1411/**
1412 * Port I/O Handler for IN operations.
1413 *
1414 * @returns VINF_SUCCESS or VINF_EM_*.
1415 * @returns VERR_IOM_IOPORT_UNUSED if the port is really unused and a ~0 value should be returned.
1416 *
1417 * @param pDevIns The device instance.
1418 * @param pvUser User argument.
1419 * @param uPort Port number used for the IN operation.
1420 * @param pu32 Where to store the result. This is always a 32-bit
1421 * variable regardless of what @a cb might say.
1422 * @param cb Number of bytes read.
1423 */
1424PDMBOTHCBDECL(int) vmsvgaIORead(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t *pu32, unsigned cb)
1425{
1426 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
1427 int rc = VINF_SUCCESS;
1428
1429 /* Ignore non-dword accesses. */
1430 if (cb != 4)
1431 {
1432 Log(("Ignoring non-dword read at %x cb=%d\n", Port, cb));
1433 *pu32 = ~0;
1434 return VINF_SUCCESS;
1435 }
1436
1437 switch (Port - pThis->svga.BasePort)
1438 {
1439 case SVGA_INDEX_PORT:
1440 *pu32 = pThis->svga.u32IndexReg;
1441 break;
1442
1443 case SVGA_VALUE_PORT:
1444 return vmsvgaReadPort(pThis, pu32);
1445
1446 case SVGA_BIOS_PORT:
1447 Log(("Ignoring BIOS port read\n"));
1448 *pu32 = 0;
1449 break;
1450
1451 case SVGA_IRQSTATUS_PORT:
1452 LogFlow(("vmsvgaIORead: SVGA_IRQSTATUS_PORT %x\n", pThis->svga.u32IrqStatus));
1453 *pu32 = pThis->svga.u32IrqStatus;
1454 break;
1455 }
1456 return rc;
1457}
1458
1459/**
1460 * Port I/O Handler for OUT operations.
1461 *
1462 * @returns VINF_SUCCESS or VINF_EM_*.
1463 *
1464 * @param pDevIns The device instance.
1465 * @param pvUser User argument.
1466 * @param uPort Port number used for the OUT operation.
1467 * @param u32 The value to output.
1468 * @param cb The value size in bytes.
1469 */
1470PDMBOTHCBDECL(int) vmsvgaIOWrite(PPDMDEVINS pDevIns, void *pvUser, RTIOPORT Port, uint32_t u32, unsigned cb)
1471{
1472 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
1473 int rc = VINF_SUCCESS;
1474
1475 /* Ignore non-dword accesses. */
1476 if (cb != 4)
1477 {
1478 Log(("Ignoring non-dword write at %x val=%x cb=%d\n", Port, u32, cb));
1479 return VINF_SUCCESS;
1480 }
1481
1482 switch (Port - pThis->svga.BasePort)
1483 {
1484 case SVGA_INDEX_PORT:
1485 pThis->svga.u32IndexReg = u32;
1486 break;
1487
1488 case SVGA_VALUE_PORT:
1489 return vmsvgaWritePort(pThis, u32);
1490
1491 case SVGA_BIOS_PORT:
1492 Log(("Ignoring BIOS port write (val=%x)\n", u32));
1493 break;
1494
1495 case SVGA_IRQSTATUS_PORT:
1496 Log(("vmsvgaIOWrite SVGA_IRQSTATUS_PORT %x: status %x -> %x\n", u32, pThis->svga.u32IrqStatus, pThis->svga.u32IrqStatus & ~u32));
1497 ASMAtomicAndU32(&pThis->svga.u32IrqStatus, ~u32);
1498 /* Clear the irq in case all events have been cleared. */
1499 if (!(pThis->svga.u32IrqStatus & pThis->svga.u32IrqMask))
1500 PDMDevHlpPCISetIrqNoWait(pDevIns, 0, 0);
1501 break;
1502 }
1503 return rc;
1504}
1505
1506#ifdef DEBUG_FIFO_ACCESS
1507
1508# ifdef IN_RING3
1509/**
1510 * Handle LFB access.
1511 * @returns VBox status code.
1512 * @param pVM VM handle.
1513 * @param pThis VGA device instance data.
1514 * @param GCPhys The access physical address.
1515 * @param fWriteAccess Read or write access
1516 */
1517static int vmsvgaFIFOAccess(PVM pVM, PVGASTATE pThis, RTGCPHYS GCPhys, bool fWriteAccess)
1518{
1519 RTGCPHYS GCPhysOffset = GCPhys - pThis->svga.GCPhysFIFO;
1520 uint32_t *pFIFO = pThis->svga.pFIFOR3;
1521
1522 switch (GCPhysOffset >> 2)
1523 {
1524 case SVGA_FIFO_MIN:
1525 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_MIN = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1526 break;
1527 case SVGA_FIFO_MAX:
1528 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_MAX = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1529 break;
1530 case SVGA_FIFO_NEXT_CMD:
1531 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_NEXT_CMD = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1532 break;
1533 case SVGA_FIFO_STOP:
1534 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_STOP = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1535 break;
1536 case SVGA_FIFO_CAPABILITIES:
1537 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CAPABILITIES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1538 break;
1539 case SVGA_FIFO_FLAGS:
1540 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FLAGS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1541 break;
1542 case SVGA_FIFO_FENCE:
1543 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FENCE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1544 break;
1545 case SVGA_FIFO_3D_HWVERSION:
1546 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_HWVERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1547 break;
1548 case SVGA_FIFO_PITCHLOCK:
1549 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_PITCHLOCK = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1550 break;
1551 case SVGA_FIFO_CURSOR_ON:
1552 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_ON = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1553 break;
1554 case SVGA_FIFO_CURSOR_X:
1555 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_X = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1556 break;
1557 case SVGA_FIFO_CURSOR_Y:
1558 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_Y = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1559 break;
1560 case SVGA_FIFO_CURSOR_COUNT:
1561 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_COUNT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1562 break;
1563 case SVGA_FIFO_CURSOR_LAST_UPDATED:
1564 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_LAST_UPDATED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1565 break;
1566 case SVGA_FIFO_RESERVED:
1567 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_RESERVED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1568 break;
1569 case SVGA_FIFO_CURSOR_SCREEN_ID:
1570 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_CURSOR_SCREEN_ID = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1571 break;
1572 case SVGA_FIFO_DEAD:
1573 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_DEAD = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1574 break;
1575 case SVGA_FIFO_3D_HWVERSION_REVISED:
1576 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_HWVERSION_REVISED = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1577 break;
1578 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_3D:
1579 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_3D = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1580 break;
1581 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_LIGHTS:
1582 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_LIGHTS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1583 break;
1584 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURES:
1585 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1586 break;
1587 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_CLIP_PLANES:
1588 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_CLIP_PLANES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1589 break;
1590 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_VERTEX_SHADER_VERSION:
1591 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_VERTEX_SHADER_VERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1592 break;
1593 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_VERTEX_SHADER:
1594 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_VERTEX_SHADER = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1595 break;
1596 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION:
1597 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1598 break;
1599 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_FRAGMENT_SHADER:
1600 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_FRAGMENT_SHADER = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1601 break;
1602 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_RENDER_TARGETS:
1603 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_RENDER_TARGETS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1604 break;
1605 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_S23E8_TEXTURES:
1606 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_S23E8_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1607 break;
1608 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_S10E5_TEXTURES:
1609 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_S10E5_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1610 break;
1611 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND:
1612 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1613 break;
1614 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D16_BUFFER_FORMAT:
1615 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D16_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1616 break;
1617 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT:
1618 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1619 break;
1620 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT:
1621 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1622 break;
1623 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_QUERY_TYPES:
1624 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_QUERY_TYPES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1625 break;
1626 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING:
1627 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1628 break;
1629 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_POINT_SIZE:
1630 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_POINT_SIZE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1631 break;
1632 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SHADER_TEXTURES:
1633 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SHADER_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1634 break;
1635 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH:
1636 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1637 break;
1638 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT:
1639 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1640 break;
1641 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VOLUME_EXTENT:
1642 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VOLUME_EXTENT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1643 break;
1644 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT:
1645 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1646 break;
1647 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO:
1648 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1649 break;
1650 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY:
1651 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1652 break;
1653 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT:
1654 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1655 break;
1656 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_INDEX:
1657 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_INDEX = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1658 break;
1659 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS:
1660 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1661 break;
1662 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS:
1663 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1664 break;
1665 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS:
1666 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1667 break;
1668 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS:
1669 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1670 break;
1671 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_TEXTURE_OPS:
1672 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_TEXTURE_OPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1673 break;
1674 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8:
1675 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1676 break;
1677 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8:
1678 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1679 break;
1680 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10:
1681 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1682 break;
1683 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5:
1684 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1685 break;
1686 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5:
1687 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1688 break;
1689 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4:
1690 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1691 break;
1692 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R5G6B5:
1693 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R5G6B5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1694 break;
1695 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16:
1696 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1697 break;
1698 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8:
1699 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1700 break;
1701 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ALPHA8:
1702 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ALPHA8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1703 break;
1704 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8:
1705 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1706 break;
1707 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D16:
1708 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1709 break;
1710 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8:
1711 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1712 break;
1713 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8:
1714 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1715 break;
1716 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT1:
1717 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT1 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1718 break;
1719 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT2:
1720 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT2 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1721 break;
1722 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT3:
1723 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT3 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1724 break;
1725 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT4:
1726 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT4 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1727 break;
1728 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_DXT5:
1729 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_DXT5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1730 break;
1731 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8:
1732 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1733 break;
1734 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10:
1735 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1736 break;
1737 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8:
1738 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1739 break;
1740 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8:
1741 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1742 break;
1743 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_CxV8U8:
1744 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_CxV8U8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1745 break;
1746 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R_S10E5:
1747 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1748 break;
1749 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_R_S23E8:
1750 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_R_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1751 break;
1752 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5:
1753 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1754 break;
1755 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8:
1756 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1757 break;
1758 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5:
1759 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1760 break;
1761 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8:
1762 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1763 break;
1764 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES:
1765 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1766 break;
1767 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS:
1768 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1769 break;
1770 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_V16U16:
1771 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_V16U16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1772 break;
1773 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_G16R16:
1774 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_G16R16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1775 break;
1776 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16:
1777 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1778 break;
1779 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_UYVY:
1780 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_UYVY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1781 break;
1782 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_YUY2:
1783 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_YUY2 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1784 break;
1785 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES:
1786 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1787 break;
1788 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES:
1789 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1790 break;
1791 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_ALPHATOCOVERAGE:
1792 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_ALPHATOCOVERAGE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1793 break;
1794 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SUPERSAMPLE:
1795 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SUPERSAMPLE = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1796 break;
1797 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_AUTOGENMIPMAPS:
1798 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_AUTOGENMIPMAPS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1799 break;
1800 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_NV12:
1801 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_NV12 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1802 break;
1803 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_AYUV:
1804 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_AYUV = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1805 break;
1806 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_CONTEXT_IDS:
1807 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_CONTEXT_IDS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1808 break;
1809 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_MAX_SURFACE_IDS:
1810 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_MAX_SURFACE_IDS = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1811 break;
1812 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_DF16:
1813 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_DF16 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1814 break;
1815 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_DF24:
1816 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_DF24 = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1817 break;
1818 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT:
1819 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1820 break;
1821 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BC4_UNORM:
1822 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BC4_UNORM = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1823 break;
1824 case SVGA_FIFO_3D_CAPS + SVGA3D_DEVCAP_SURFACEFMT_BC5_UNORM:
1825 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS SVGA3D_DEVCAP_SURFACEFMT_BC5_UNORM = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1826 break;
1827 case SVGA_FIFO_3D_CAPS_LAST:
1828 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_3D_CAPS_LAST = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1829 break;
1830 case SVGA_FIFO_GUEST_3D_HWVERSION:
1831 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_GUEST_3D_HWVERSION = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1832 break;
1833 case SVGA_FIFO_FENCE_GOAL:
1834 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_FENCE_GOAL = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1835 break;
1836 case SVGA_FIFO_BUSY:
1837 Log(("vmsvgaFIFOAccess [0x%x]: %s SVGA_FIFO_BUSY = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", pFIFO[GCPhysOffset >> 2]));
1838 break;
1839 default:
1840 Log(("vmsvgaFIFOAccess [0x%x]: %s access at offset %x = %x\n", GCPhysOffset >> 2, (fWriteAccess) ? "WRITE" : "READ", GCPhysOffset, pFIFO[GCPhysOffset >> 2]));
1841 break;
1842 }
1843
1844 return VINF_EM_RAW_EMULATE_INSTR;
1845}
1846
1847/**
1848 * HC access handler for the FIFO.
1849 *
1850 * @returns VINF_SUCCESS if the handler have carried out the operation.
1851 * @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
1852 * @param pVM VM Handle.
1853 * @param GCPhys The physical address the guest is writing to.
1854 * @param pvPhys The HC mapping of that address.
1855 * @param pvBuf What the guest is reading/writing.
1856 * @param cbBuf How much it's reading/writing.
1857 * @param enmAccessType The access type.
1858 * @param pvUser User argument.
1859 */
1860static DECLCALLBACK(int) vmsvgaR3FIFOAccessHandler(PVM pVM, RTGCPHYS GCPhys, void *pvPhys, void *pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser)
1861{
1862 PVGASTATE pThis = (PVGASTATE)pvUser;
1863 int rc;
1864 Assert(pThis);
1865 Assert(GCPhys >= pThis->GCPhysVRAM);
1866 NOREF(pvPhys); NOREF(pvBuf); NOREF(cbBuf);
1867
1868 rc = vmsvgaFIFOAccess(pVM, pThis, GCPhys, enmAccessType == PGMACCESSTYPE_WRITE);
1869 if (RT_SUCCESS(rc))
1870 return VINF_PGM_HANDLER_DO_DEFAULT;
1871 AssertMsg(rc <= VINF_SUCCESS, ("rc=%Rrc\n", rc));
1872 return rc;
1873}
1874
1875# endif /* IN_RING3 */
1876#endif /* DEBUG_FIFO_ACCESS */
1877
1878#ifdef DEBUG_GMR_ACCESS
1879/**
1880 * HC access handler for the FIFO.
1881 *
1882 * @returns VINF_SUCCESS if the handler have carried out the operation.
1883 * @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
1884 * @param pVM VM Handle.
1885 * @param GCPhys The physical address the guest is writing to.
1886 * @param pvPhys The HC mapping of that address.
1887 * @param pvBuf What the guest is reading/writing.
1888 * @param cbBuf How much it's reading/writing.
1889 * @param enmAccessType The access type.
1890 * @param pvUser User argument.
1891 */
1892static DECLCALLBACK(int) vmsvgaR3GMRAccessHandler(PVM pVM, RTGCPHYS GCPhys, void *pvPhys, void *pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser)
1893{
1894 PVGASTATE pThis = (PVGASTATE)pvUser;
1895 Assert(pThis);
1896 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
1897 NOREF(pvPhys); NOREF(pvBuf); NOREF(cbBuf);
1898
1899 Log(("vmsvgaR3GMRAccessHandler: GMR access to page %RGp\n", GCPhys));
1900
1901 for (uint32_t i = 0; i < RT_ELEMENTS(pSVGAState->aGMR); i++)
1902 {
1903 PGMR pGMR = &pSVGAState->aGMR[i];
1904
1905 if (pGMR->numDescriptors)
1906 {
1907 for (uint32_t j = 0; j < pGMR->numDescriptors; j++)
1908 {
1909 if ( GCPhys >= pGMR->paDesc[j].GCPhys
1910 && GCPhys < pGMR->paDesc[j].GCPhys + pGMR->paDesc[j].numPages * PAGE_SIZE)
1911 {
1912 /*
1913 * Turn off the write handler for this particular page and make it R/W.
1914 * Then return telling the caller to restart the guest instruction.
1915 */
1916 int rc = PGMHandlerPhysicalPageTempOff(pVM, pGMR->paDesc[j].GCPhys, GCPhys);
1917 goto end;
1918 }
1919 }
1920 }
1921 }
1922end:
1923 return VINF_PGM_HANDLER_DO_DEFAULT;
1924}
1925
1926# ifdef IN_RING3
1927
1928/* Callback handler for VMR3ReqCallWait */
1929static DECLCALLBACK(int) vmsvgaRegisterGMR(PPDMDEVINS pDevIns, uint32_t gmrId)
1930{
1931 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
1932 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
1933 PGMR pGMR = &pSVGAState->aGMR[gmrId];
1934 int rc;
1935
1936 for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
1937 {
1938 rc = PGMR3HandlerPhysicalRegister(PDMDevHlpGetVM(pThis->pDevInsR3),
1939 PGMPHYSHANDLERTYPE_PHYSICAL_WRITE,
1940 pGMR->paDesc[i].GCPhys, pGMR->paDesc[i].GCPhys + pGMR->paDesc[i].numPages * PAGE_SIZE - 1,
1941 vmsvgaR3GMRAccessHandler, pThis,
1942 NULL, NULL, NULL,
1943 NULL, NULL, NULL,
1944 "VMSVGA GMR");
1945 AssertRC(rc);
1946 }
1947 return VINF_SUCCESS;
1948}
1949
1950/* Callback handler for VMR3ReqCallWait */
1951static DECLCALLBACK(int) vmsvgaUnregisterGMR(PPDMDEVINS pDevIns, uint32_t gmrId)
1952{
1953 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
1954 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
1955 PGMR pGMR = &pSVGAState->aGMR[gmrId];
1956
1957 for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
1958 {
1959 int rc = PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pThis->pDevInsR3), pGMR->paDesc[i].GCPhys);
1960 AssertRC(rc);
1961 }
1962 return VINF_SUCCESS;
1963}
1964
1965/* Callback handler for VMR3ReqCallWait */
1966static DECLCALLBACK(int) vmsvgaResetGMRHandlers(PVGASTATE pThis)
1967{
1968 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
1969
1970 for (uint32_t i = 0; i < RT_ELEMENTS(pSVGAState->aGMR); i++)
1971 {
1972 PGMR pGMR = &pSVGAState->aGMR[i];
1973
1974 if (pGMR->numDescriptors)
1975 {
1976 for (uint32_t j = 0; j < pGMR->numDescriptors; j++)
1977 {
1978 int rc = PGMHandlerPhysicalReset(PDMDevHlpGetVM(pThis->pDevInsR3), pGMR->paDesc[j].GCPhys);
1979 AssertRC(rc);
1980 }
1981 }
1982 }
1983 return VINF_SUCCESS;
1984}
1985
1986# endif /* IN_RING3 */
1987#endif /* DEBUG_GMR_ACCESS */
1988
1989/* -=-=-=-=-=- Ring 3 -=-=-=-=-=- */
1990
1991#ifdef IN_RING3
1992
1993/**
1994 * Marks the FIFO non-busy, notifying any waiting EMTs.
1995 *
1996 * @param pThis The VGA state.
1997 * @param pSVGAState Pointer to the ring-3 only SVGA state data.
1998 * @param offFifoMin The start byte offset of the command FIFO.
1999 */
2000static void vmsvgaFifoSetNotBusy(PVGASTATE pThis, PVMSVGASTATE pSVGAState, uint32_t offFifoMin)
2001{
2002 ASMAtomicAndU32(&pThis->svga.fBusy, ~VMSVGA_BUSY_F_FIFO);
2003 if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, offFifoMin))
2004 vmsvgaSafeFifoBusyRegUpdate(pThis, pThis->svga.fBusy != 0);
2005
2006 /* Wake up any waiting EMTs. */
2007 if (pSVGAState->cBusyDelayedEmts > 0)
2008 {
2009#ifdef VMSVGA_USE_EMT_HALT_CODE
2010 PVM pVM = PDMDevHlpGetVM(pThis->pDevInsR3);
2011 VMCPUID idCpu = VMCpuSetFindLastPresentInternal(&pSVGAState->BusyDelayedEmts);
2012 if (idCpu != NIL_VMCPUID)
2013 {
2014 VMR3NotifyCpuDeviceReady(pVM, idCpu);
2015 while (idCpu-- > 0)
2016 if (VMCPUSET_IS_PRESENT(&pSVGAState->BusyDelayedEmts, idCpu))
2017 VMR3NotifyCpuDeviceReady(pVM, idCpu);
2018 }
2019#else
2020 int rc2 = RTSemEventMultiSignal(pSVGAState->hBusyDelayedEmts);
2021 AssertRC(rc2);
2022#endif
2023 }
2024}
2025
2026/**
2027 * Reads (more) payload into the command buffer.
2028 *
2029 * @returns pbBounceBuf on success
2030 * @retval (void *)1 if the thread was requested to stop.
2031 * @retval NULL on FIFO error.
2032 *
2033 * @param cbPayloadReq The number of bytes of payload requested.
2034 * @param pFIFO The FIFO.
2035 * @param offCurrentCmd The FIFO byte offset of the current command.
2036 * @param offFifoMin The start byte offset of the command FIFO.
2037 * @param offFifoMax The end byte offset of the command FIFO.
2038 * @param pbBounceBuf The bounch buffer. Same size as the entire FIFO, so
2039 * always sufficient size.
2040 * @param pcbAlreadyRead How much payload we've already read into the bounce
2041 * buffer. (We will NEVER re-read anything.)
2042 * @param pThread The calling PDM thread handle.
2043 * @param pThis The VGA state.
2044 * @param pSVGAState Pointer to the ring-3 only SVGA state data. For
2045 * statistics collection.
2046 */
2047static void *vmsvgaFIFOGetCmdPayload(uint32_t cbPayloadReq, uint32_t volatile *pFIFO,
2048 uint32_t offCurrentCmd, uint32_t offFifoMin, uint32_t offFifoMax,
2049 uint8_t *pbBounceBuf, uint32_t *pcbAlreadyRead,
2050 PPDMTHREAD pThread, PVGASTATE pThis, PVMSVGASTATE pSVGAState)
2051{
2052 Assert(pbBounceBuf);
2053 Assert(pcbAlreadyRead);
2054 Assert(offFifoMin < offFifoMax);
2055 Assert(offCurrentCmd >= offFifoMin && offCurrentCmd < offFifoMax);
2056 Assert(offFifoMax <= VMSVGA_FIFO_SIZE);
2057
2058 /*
2059 * Check if the requested payload size has already been satisfied .
2060 * .
2061 * When called to read more, the caller is responsible for making sure the .
2062 * new command size (cbRequsted) never is smaller than what has already .
2063 * been read.
2064 */
2065 uint32_t cbAlreadyRead = *pcbAlreadyRead;
2066 if (cbPayloadReq <= cbAlreadyRead)
2067 {
2068 AssertLogRelReturn(cbPayloadReq == cbAlreadyRead, NULL);
2069 return pbBounceBuf;
2070 }
2071
2072 /*
2073 * Commands bigger than the fifo buffer are invalid.
2074 */
2075 uint32_t const cbFifoCmd = offFifoMax - offFifoMin;
2076 AssertMsgReturnStmt(cbPayloadReq <= cbFifoCmd, ("cbPayloadReq=%#x cbFifoCmd=%#x\n", cbPayloadReq, cbFifoCmd),
2077 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors),
2078 NULL);
2079
2080 /*
2081 * Move offCurrentCmd past the command dword.
2082 */
2083 offCurrentCmd += sizeof(uint32_t);
2084 if (offCurrentCmd >= offFifoMax)
2085 offCurrentCmd = offFifoMin;
2086
2087 /*
2088 * Do we have sufficient payload data available already?
2089 */
2090 uint32_t cbAfter, cbBefore;
2091 uint32_t offNextCmd = pFIFO[SVGA_FIFO_NEXT_CMD];
2092 if (offNextCmd > offCurrentCmd)
2093 {
2094 if (RT_LIKELY(offNextCmd < offFifoMax))
2095 cbAfter = offNextCmd - offCurrentCmd;
2096 else
2097 {
2098 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
2099 LogRelMax(16, ("vmsvgaFIFOGetCmdPayload: Invalid offNextCmd=%#x (offFifoMin=%#x offFifoMax=%#x)\n",
2100 offNextCmd, offFifoMin, offFifoMax));
2101 cbAfter = offFifoMax - offCurrentCmd;
2102 }
2103 cbBefore = 0;
2104 }
2105 else
2106 {
2107 cbAfter = offFifoMax - offCurrentCmd;
2108 if (offNextCmd >= offFifoMin)
2109 cbBefore = offNextCmd - offFifoMin;
2110 else
2111 {
2112 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
2113 LogRelMax(16, ("vmsvgaFIFOGetCmdPayload: Invalid offNextCmd=%#x (offFifoMin=%#x offFifoMax=%#x)\n",
2114 offNextCmd, offFifoMin, offFifoMax));
2115 cbBefore = 0;
2116 }
2117 }
2118 if (cbAfter + cbBefore < cbPayloadReq)
2119 {
2120 /*
2121 * Insufficient, must wait for it to arrive.
2122 */
2123 STAM_REL_PROFILE_START(&pSVGAState->StatFifoStalls, Stall);
2124 for (uint32_t i = 0;; i++)
2125 {
2126 if (pThread->enmState != PDMTHREADSTATE_RUNNING)
2127 {
2128 STAM_REL_PROFILE_STOP(&pSVGAState->StatFifoStalls, Stall);
2129 return (void *)(uintptr_t)1;
2130 }
2131 Log(("Guest still copying (%x vs %x) current %x next %x stop %x loop %u; sleep a bit\n",
2132 cbPayloadReq, cbAfter + cbBefore, offCurrentCmd, offNextCmd, pFIFO[SVGA_FIFO_STOP], i));
2133
2134 SUPSemEventWaitNoResume(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem, i < 16 ? 1 : 2);
2135
2136 offNextCmd = pFIFO[SVGA_FIFO_NEXT_CMD];
2137 if (offNextCmd > offCurrentCmd)
2138 {
2139 cbAfter = RT_MIN(offNextCmd, offFifoMax) - offCurrentCmd;
2140 cbBefore = 0;
2141 }
2142 else
2143 {
2144 cbAfter = offFifoMax - offCurrentCmd;
2145 cbBefore = RT_MAX(offNextCmd, offFifoMin) - offFifoMin;
2146 }
2147
2148 if (cbAfter + cbBefore >= cbPayloadReq)
2149 break;
2150 }
2151 STAM_REL_PROFILE_STOP(&pSVGAState->StatFifoStalls, Stall);
2152 }
2153
2154 /*
2155 * Copy out the memory and update what pcbAlreadyRead points to.
2156 */
2157 if (cbAfter >= cbPayloadReq)
2158 memcpy(pbBounceBuf + cbAlreadyRead,
2159 (uint8_t *)pFIFO + offCurrentCmd + cbAlreadyRead,
2160 cbPayloadReq - cbAlreadyRead);
2161 else
2162 {
2163 LogFlow(("Split data buffer at %x (%u-%u)\n", offCurrentCmd, cbAfter, cbBefore));
2164 if (cbAlreadyRead < cbAfter)
2165 {
2166 memcpy(pbBounceBuf + cbAlreadyRead,
2167 (uint8_t *)pFIFO + offCurrentCmd + cbAlreadyRead,
2168 cbAfter - cbAlreadyRead);
2169 cbAlreadyRead = cbAfter;
2170 }
2171 memcpy(pbBounceBuf + cbAlreadyRead,
2172 (uint8_t *)pFIFO + offFifoMin + cbAlreadyRead - cbAfter,
2173 cbPayloadReq - cbAlreadyRead);
2174 }
2175 *pcbAlreadyRead = cbPayloadReq;
2176 return pbBounceBuf;
2177}
2178
2179/* The async FIFO handling thread. */
2180static DECLCALLBACK(int) vmsvgaFIFOLoop(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
2181{
2182 PVGASTATE pThis = (PVGASTATE)pThread->pvUser;
2183 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
2184 int rc;
2185
2186 if (pThread->enmState == PDMTHREADSTATE_INITIALIZING)
2187 return VINF_SUCCESS;
2188
2189 /*
2190 * Signal the semaphore to make sure we don't wait for 250 after a
2191 * suspend & resume scenario (see vmsvgaFIFOGetCmdPayload).
2192 */
2193 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
2194
2195 /*
2196 * Allocate a bounce buffer for command we get from the FIFO.
2197 * (All code must return via the end of the function to free this buffer.)
2198 */
2199 uint8_t *pbBounceBuf = (uint8_t *)RTMemAllocZ(VMSVGA_FIFO_SIZE);
2200 AssertReturn(pbBounceBuf, VERR_NO_MEMORY);
2201
2202 LogFlow(("vmsvgaFIFOLoop: started loop\n"));
2203 uint32_t volatile * const pFIFO = pThis->svga.pFIFOR3;
2204 while (pThread->enmState == PDMTHREADSTATE_RUNNING)
2205 {
2206
2207 /*
2208 * Wait for at most 250 ms to start polling.
2209 */
2210 rc = SUPSemEventWaitNoResume(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem, 250);
2211 AssertBreak(RT_SUCCESS(rc) || rc == VERR_TIMEOUT || rc == VERR_INTERRUPTED);
2212 if (pThread->enmState != PDMTHREADSTATE_RUNNING)
2213 {
2214 LogFlow(("vmsvgaFIFOLoop: thread state %x\n", pThread->enmState));
2215 break;
2216 }
2217 if (rc == VERR_TIMEOUT)
2218 {
2219 if (pFIFO[SVGA_FIFO_NEXT_CMD] == pFIFO[SVGA_FIFO_STOP])
2220 continue;
2221 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoTodoTimeout);
2222
2223 Log(("vmsvgaFIFOLoop: timeout\n"));
2224 }
2225 else if (pFIFO[SVGA_FIFO_NEXT_CMD] != pFIFO[SVGA_FIFO_STOP])
2226 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoTodoWoken);
2227
2228 Log(("vmsvgaFIFOLoop: enabled=%d configured=%d busy=%d\n", pThis->svga.fEnabled, pThis->svga.fConfigured, pThis->svga.pFIFOR3[SVGA_FIFO_BUSY]));
2229 Log(("vmsvgaFIFOLoop: min %x max %x\n", pFIFO[SVGA_FIFO_MIN], pFIFO[SVGA_FIFO_MAX]));
2230 Log(("vmsvgaFIFOLoop: next %x stop %x\n", pFIFO[SVGA_FIFO_NEXT_CMD], pFIFO[SVGA_FIFO_STOP]));
2231
2232 /*
2233 * Handle external commands.
2234 */
2235 if (pThis->svga.u8FIFOExtCommand != VMSVGA_FIFO_EXTCMD_NONE)
2236 {
2237 switch (pThis->svga.u8FIFOExtCommand)
2238 {
2239 case VMSVGA_FIFO_EXTCMD_RESET:
2240 Log(("vmsvgaFIFOLoop: reset the fifo thread.\n"));
2241# ifdef VBOX_WITH_VMSVGA3D
2242 if (pThis->svga.f3DEnabled)
2243 {
2244 /* The 3d subsystem must be reset from the fifo thread. */
2245 vmsvga3dReset(pThis);
2246 }
2247# endif
2248 break;
2249
2250 case VMSVGA_FIFO_EXTCMD_TERMINATE:
2251 Log(("vmsvgaFIFOLoop: terminate the fifo thread.\n"));
2252# ifdef VBOX_WITH_VMSVGA3D
2253 if (pThis->svga.f3DEnabled)
2254 {
2255 /* The 3d subsystem must be shut down from the fifo thread. */
2256 vmsvga3dTerminate(pThis);
2257 }
2258# endif
2259 break;
2260
2261 case VMSVGA_FIFO_EXTCMD_SAVESTATE:
2262 Log(("vmsvgaFIFOLoop: VMSVGA_FIFO_EXTCMD_SAVESTATE.\n"));
2263# ifdef VBOX_WITH_VMSVGA3D
2264 vmsvga3dSaveExec(pThis, (PSSMHANDLE)pThis->svga.pFIFOExtCmdParam);
2265# endif
2266 break;
2267
2268 case VMSVGA_FIFO_EXTCMD_LOADSTATE:
2269 {
2270 Log(("vmsvgaFIFOLoop: VMSVGA_FIFO_EXTCMD_LOADSTATE.\n"));
2271# ifdef VBOX_WITH_VMSVGA3D
2272 PVMSVGA_STATE_LOAD pLoadState = (PVMSVGA_STATE_LOAD)pThis->svga.pFIFOExtCmdParam;
2273 vmsvga3dLoadExec(pThis, pLoadState->pSSM, pLoadState->uVersion, pLoadState->uPass);
2274# endif
2275 break;
2276 }
2277 }
2278
2279 pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_NONE;
2280
2281 /* Signal the end of the external command. */
2282 RTSemEventSignal(pThis->svga.FIFOExtCmdSem);
2283 continue;
2284 }
2285
2286 if ( !pThis->svga.fEnabled
2287 || !pThis->svga.fConfigured)
2288 {
2289 vmsvgaFifoSetNotBusy(pThis, pSVGAState, pFIFO[SVGA_FIFO_MIN]);
2290 continue; /* device not enabled. */
2291 }
2292
2293 /*
2294 * Get and check the min/max values. We ASSUME that they will remain
2295 * unchanged while we process requests. A further ASSUMPTION is that
2296 * the guest won't mess with SVGA_FIFO_NEXT_CMD while we're busy, so
2297 * we don't read it back while in the loop.
2298 */
2299 uint32_t const offFifoMin = pFIFO[SVGA_FIFO_MIN];
2300 uint32_t const offFifoMax = pFIFO[SVGA_FIFO_MAX];
2301 uint32_t offCurrentCmd = pFIFO[SVGA_FIFO_STOP];
2302 if (RT_UNLIKELY( !VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_STOP, offFifoMin)
2303 || offFifoMax <= offFifoMin
2304 || offFifoMax > VMSVGA_FIFO_SIZE
2305 || (offFifoMax & 3) != 0
2306 || (offFifoMin & 3) != 0
2307 || offCurrentCmd < offFifoMin
2308 || offCurrentCmd > offFifoMax))
2309 {
2310 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
2311 LogRelMax(8, ("vmsvgaFIFOLoop: Bad fifo: min=%#x stop=%#x max=%#x\n", offFifoMin, offCurrentCmd, offFifoMax));
2312 vmsvgaFifoSetNotBusy(pThis, pSVGAState, offFifoMin);
2313 continue;
2314 }
2315 if (RT_UNLIKELY(offCurrentCmd & 3))
2316 {
2317 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoErrors);
2318 LogRelMax(8, ("vmsvgaFIFOLoop: Misaligned offCurrentCmd=%#x?\n", offCurrentCmd));
2319 offCurrentCmd = ~UINT32_C(3);
2320 }
2321
2322/**
2323 * Macro for shortening calls to vmsvgaFIFOGetCmdPayload.
2324 *
2325 * Will break out of the switch on failure.
2326 * Will restart and quit the loop if the thread was requested to stop.
2327 *
2328 * @param a_cbPayloadReq How much payload to fetch.
2329 * @remarks Access a bunch of variables in the current scope!
2330 */
2331# define VMSVGAFIFO_GET_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq) \
2332 if (1) { \
2333 (a_PtrVar) = (a_Type *)vmsvgaFIFOGetCmdPayload((a_cbPayloadReq), pFIFO, offCurrentCmd, offFifoMin, offFifoMax, \
2334 pbBounceBuf, &cbPayload, pThread, pThis, pSVGAState); \
2335 if (RT_UNLIKELY((uintptr_t)(a_PtrVar) < 2)) { if ((uintptr_t)(a_PtrVar) == 1) continue; break; } \
2336 } else do {} while (0)
2337/**
2338 * Macro for shortening calls to vmsvgaFIFOGetCmdPayload for refetching the
2339 * buffer after figuring out the actual command size.
2340 * Will break out of the switch on failure.
2341 * @param a_cbPayloadReq How much payload to fetch.
2342 * @remarks Access a bunch of variables in the current scope!
2343 */
2344# define VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq) \
2345 if (1) { \
2346 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(a_PtrVar, a_Type, a_cbPayloadReq); \
2347 } else do {} while (0)
2348
2349 /*
2350 * Mark the FIFO as busy.
2351 */
2352 ASMAtomicWriteU32(&pThis->svga.fBusy, VMSVGA_BUSY_F_FIFO);
2353 if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_BUSY, offFifoMin))
2354 ASMAtomicWriteU32(&pFIFO[SVGA_FIFO_BUSY], true);
2355
2356 /*
2357 * Execute all queued FIFO commands.
2358 * Quit if pending external command or changes in the thread state.
2359 */
2360 bool fDone = false;
2361 while ( !(fDone = pFIFO[SVGA_FIFO_NEXT_CMD] == offCurrentCmd)
2362 && pThread->enmState == PDMTHREADSTATE_RUNNING)
2363 {
2364 uint32_t cbPayload = 0;
2365 uint32_t u32IrqStatus = 0;
2366 bool fTriggerIrq = false;
2367
2368 Assert(offCurrentCmd < offFifoMax && offCurrentCmd >= offFifoMin);
2369
2370 /* First check any pending actions. */
2371 if (ASMBitTestAndClear(&pThis->svga.u32ActionFlags, VMSVGA_ACTION_CHANGEMODE_BIT))
2372# ifdef VBOX_WITH_VMSVGA3D
2373 vmsvga3dChangeMode(pThis);
2374# else
2375 {/*nothing*/}
2376# endif
2377 /* Check for pending external commands. */
2378 if (pThis->svga.u8FIFOExtCommand != VMSVGA_FIFO_EXTCMD_NONE)
2379 break;
2380
2381 /*
2382 * Process the command.
2383 */
2384 SVGAFifoCmdId const enmCmdId = (SVGAFifoCmdId)pFIFO[offCurrentCmd / sizeof(uint32_t)];
2385 LogFlow(("vmsvgaFIFOLoop: FIFO command (iCmd=0x%x) %s 0x%x\n",
2386 offCurrentCmd / sizeof(uint32_t), vmsvgaFIFOCmdToString(enmCmdId), enmCmdId));
2387 switch (enmCmdId)
2388 {
2389 case SVGA_CMD_INVALID_CMD:
2390 /* Nothing to do. */
2391 break;
2392
2393 case SVGA_CMD_FENCE:
2394 {
2395 SVGAFifoCmdFence *pCmdFence;
2396 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmdFence, SVGAFifoCmdFence, sizeof(*pCmdFence));
2397 if (VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_FENCE, offFifoMin))
2398 {
2399 Log(("vmsvgaFIFOLoop: SVGA_CMD_FENCE %x\n", pCmdFence->fence));
2400 pFIFO[SVGA_FIFO_FENCE] = pCmdFence->fence;
2401
2402 if (pThis->svga.u32IrqMask & SVGA_IRQFLAG_ANY_FENCE)
2403 {
2404 Log(("vmsvgaFIFOLoop: any fence irq\n"));
2405 u32IrqStatus |= SVGA_IRQFLAG_ANY_FENCE;
2406 }
2407 else
2408 if ( VMSVGA_IS_VALID_FIFO_REG(SVGA_FIFO_FENCE_GOAL, offFifoMin)
2409 && (pThis->svga.u32IrqMask & SVGA_IRQFLAG_FENCE_GOAL)
2410 && pFIFO[SVGA_FIFO_FENCE_GOAL] == pCmdFence->fence)
2411 {
2412 Log(("vmsvgaFIFOLoop: fence goal reached irq (fence=%x)\n", pCmdFence->fence));
2413 u32IrqStatus |= SVGA_IRQFLAG_FENCE_GOAL;
2414 }
2415 }
2416 else
2417 Log(("SVGA_CMD_FENCE is bogus when offFifoMin is %#x!\n", offFifoMin));
2418 break;
2419 }
2420 case SVGA_CMD_UPDATE:
2421 case SVGA_CMD_UPDATE_VERBOSE:
2422 {
2423 SVGAFifoCmdUpdate *pUpdate;
2424 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pUpdate, SVGAFifoCmdUpdate, sizeof(*pUpdate));
2425 Log(("vmsvgaFIFOLoop: UPDATE (%d,%d)(%d,%d)\n", pUpdate->x, pUpdate->y, pUpdate->width, pUpdate->height));
2426 vgaR3UpdateDisplay(pThis, pUpdate->x, pUpdate->y, pUpdate->width, pUpdate->height);
2427 break;
2428 }
2429
2430 case SVGA_CMD_DEFINE_CURSOR:
2431 {
2432 /* Followed by bitmap data. */
2433 SVGAFifoCmdDefineCursor *pCursor;
2434 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineCursor, sizeof(*pCursor));
2435 AssertFailed(); /** @todo implement when necessary. */
2436 break;
2437 }
2438
2439 case SVGA_CMD_DEFINE_ALPHA_CURSOR:
2440 {
2441 /* Followed by bitmap data. */
2442 uint32_t cbCursorShape, cbAndMask;
2443 uint8_t *pCursorCopy;
2444 uint32_t cbCmd;
2445
2446 SVGAFifoCmdDefineAlphaCursor *pCursor;
2447 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineAlphaCursor, sizeof(*pCursor));
2448
2449 Log(("vmsvgaFIFOLoop: ALPHA_CURSOR id=%d size (%d,%d) hotspot (%d,%d)\n", pCursor->id, pCursor->width, pCursor->height, pCursor->hotspotX, pCursor->hotspotY));
2450
2451 /* Check against a reasonable upper limit to prevent integer overflows in the sanity checks below. */
2452 AssertBreak(pCursor->height < 2048 && pCursor->width < 2048);
2453
2454 /* Refetch the bitmap data as well. */
2455 cbCmd = sizeof(SVGAFifoCmdDefineAlphaCursor) + pCursor->width * pCursor->height * sizeof(uint32_t) /* 32-bit BRGA format */;
2456 VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCursor, SVGAFifoCmdDefineAlphaCursor, cbCmd);
2457 /** @todo Would be more efficient to copy the data straight into pCursorCopy (memcpy below). */
2458
2459 /* The mouse pointer interface always expects an AND mask followed by the color data (XOR mask). */
2460 cbAndMask = (pCursor->width + 7) / 8 * pCursor->height; /* size of the AND mask */
2461 cbAndMask = ((cbAndMask + 3) & ~3); /* + gap for alignment */
2462 cbCursorShape = cbAndMask + pCursor->width * sizeof(uint32_t) * pCursor->height; /* + size of the XOR mask (32-bit BRGA format) */
2463
2464 pCursorCopy = (uint8_t *)RTMemAlloc(cbCursorShape);
2465 AssertBreak(pCursorCopy);
2466
2467 Log2(("Cursor data:\n%.*Rhxd\n", pCursor->width * pCursor->height * sizeof(uint32_t), pCursor+1));
2468
2469 /* Transparency is defined by the alpha bytes, so make the whole bitmap visible. */
2470 memset(pCursorCopy, 0xff, cbAndMask);
2471 /* Colour data */
2472 memcpy(pCursorCopy + cbAndMask, (pCursor + 1), pCursor->width * pCursor->height * sizeof(uint32_t));
2473
2474 rc = pThis->pDrv->pfnVBVAMousePointerShape (pThis->pDrv,
2475 true,
2476 true,
2477 pCursor->hotspotX,
2478 pCursor->hotspotY,
2479 pCursor->width,
2480 pCursor->height,
2481 pCursorCopy);
2482 AssertRC(rc);
2483
2484 if (pSVGAState->Cursor.fActive)
2485 RTMemFree(pSVGAState->Cursor.pData);
2486
2487 pSVGAState->Cursor.fActive = true;
2488 pSVGAState->Cursor.xHotspot = pCursor->hotspotX;
2489 pSVGAState->Cursor.yHotspot = pCursor->hotspotY;
2490 pSVGAState->Cursor.width = pCursor->width;
2491 pSVGAState->Cursor.height = pCursor->height;
2492 pSVGAState->Cursor.cbData = cbCursorShape;
2493 pSVGAState->Cursor.pData = pCursorCopy;
2494 break;
2495 }
2496
2497 case SVGA_CMD_ESCAPE:
2498 {
2499 /* Followed by nsize bytes of data. */
2500 SVGAFifoCmdEscape *pEscape;
2501 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pEscape, SVGAFifoCmdEscape, sizeof(*pEscape));
2502
2503 /* Refetch the command buffer with the variable data; undo size increase (ugly) */
2504 AssertBreak(pEscape->size < VMSVGA_FIFO_SIZE);
2505 uint32_t cbCmd = sizeof(SVGAFifoCmdEscape) + pEscape->size;
2506 VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pEscape, SVGAFifoCmdEscape, cbCmd);
2507
2508 if (pEscape->nsid == SVGA_ESCAPE_NSID_VMWARE)
2509 {
2510 AssertBreak(pEscape->size >= sizeof(uint32_t));
2511 uint32_t cmd = *(uint32_t *)(pEscape + 1);
2512 Log(("vmsvgaFIFOLoop: ESCAPE (%x %x) VMWARE cmd=%x\n", pEscape->nsid, pEscape->size, cmd));
2513
2514 switch (cmd)
2515 {
2516 case SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS:
2517 {
2518 SVGAEscapeVideoSetRegs *pVideoCmd = (SVGAEscapeVideoSetRegs *)(pEscape + 1);
2519 AssertBreak(pEscape->size >= sizeof(pVideoCmd->header));
2520 uint32_t cRegs = (pEscape->size - sizeof(pVideoCmd->header)) / sizeof(pVideoCmd->items[0]);
2521
2522 Log(("SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS: stream %x\n", pVideoCmd->header.streamId));
2523 for (uint32_t iReg = 0; iReg < cRegs; iReg++)
2524 {
2525 Log(("SVGA_ESCAPE_VMWARE_VIDEO_SET_REGS: reg %x val %x\n", pVideoCmd->items[iReg].registerId, pVideoCmd->items[iReg].value));
2526 }
2527 break;
2528 }
2529
2530 case SVGA_ESCAPE_VMWARE_VIDEO_FLUSH:
2531 SVGAEscapeVideoFlush *pVideoCmd = (SVGAEscapeVideoFlush *)(pEscape + 1);
2532 AssertBreak(pEscape->size >= sizeof(*pVideoCmd));
2533 Log(("SVGA_ESCAPE_VMWARE_VIDEO_FLUSH: stream %x\n", pVideoCmd->streamId));
2534 break;
2535 }
2536 }
2537 else
2538 Log(("vmsvgaFIFOLoop: ESCAPE %x %x\n", pEscape->nsid, pEscape->size));
2539
2540 break;
2541 }
2542# ifdef VBOX_WITH_VMSVGA3D
2543 case SVGA_CMD_DEFINE_GMR2:
2544 {
2545 SVGAFifoCmdDefineGMR2 *pCmd;
2546 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineGMR2, sizeof(*pCmd));
2547 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_GMR2 id=%x %x pages\n", pCmd->gmrId, pCmd->numPages));
2548
2549 /* Validate current GMR id. */
2550 AssertBreak(pCmd->gmrId < VMSVGA_MAX_GMR_IDS);
2551 AssertBreak(pCmd->numPages <= VMSVGA_MAX_GMR_PAGES);
2552
2553 if (!pCmd->numPages)
2554 {
2555 vmsvgaGMRFree(pThis, pCmd->gmrId);
2556 }
2557 else
2558 {
2559 PGMR pGMR = &pSVGAState->aGMR[pCmd->gmrId];
2560 pGMR->cMaxPages = pCmd->numPages;
2561 }
2562 /* everything done in remap */
2563 break;
2564 }
2565
2566 case SVGA_CMD_REMAP_GMR2:
2567 {
2568 /* Followed by page descriptors or guest ptr. */
2569 SVGAFifoCmdRemapGMR2 *pCmd;
2570 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdRemapGMR2, sizeof(*pCmd));
2571 uint32_t cbPageDesc = (pCmd->flags & SVGA_REMAP_GMR2_PPN64) ? sizeof(uint64_t) : sizeof(uint32_t);
2572 uint32_t cbCmd;
2573 uint64_t *paNewPage64 = NULL;
2574
2575 Log(("vmsvgaFIFOLoop: SVGA_CMD_REMAP_GMR2 id=%x flags=%x offset=%x npages=%x\n", pCmd->gmrId, pCmd->flags, pCmd->offsetPages, pCmd->numPages));
2576 AssertBreak(pCmd->gmrId < VMSVGA_MAX_GMR_IDS);
2577
2578 /* Calculate the size of what comes after next and fetch it. */
2579 cbCmd = sizeof(SVGAFifoCmdRemapGMR2);
2580 if (pCmd->flags & SVGA_REMAP_GMR2_VIA_GMR)
2581 cbCmd += sizeof(SVGAGuestPtr);
2582 else
2583 if (pCmd->flags & SVGA_REMAP_GMR2_SINGLE_PPN)
2584 {
2585 cbCmd += cbPageDesc;
2586 pCmd->numPages = 1;
2587 }
2588 else
2589 {
2590 AssertBreak(pCmd->numPages <= VMSVGA_FIFO_SIZE);
2591 cbCmd += cbPageDesc * pCmd->numPages;
2592 }
2593 VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdRemapGMR2, cbCmd);
2594
2595 /* Validate current GMR id. */
2596 AssertBreak(pCmd->gmrId < VMSVGA_MAX_GMR_IDS);
2597 PGMR pGMR = &pSVGAState->aGMR[pCmd->gmrId];
2598 AssertBreak(pCmd->offsetPages + pCmd->numPages <= pGMR->cMaxPages);
2599 AssertBreak(!pCmd->offsetPages || pGMR->paDesc); /** @todo */
2600
2601 /* Save the old page descriptors as an array of page addresses (>> PAGE_SHIFT) */
2602 if (pGMR->paDesc)
2603 {
2604 uint32_t idxPage = 0;
2605 paNewPage64 = (uint64_t *)RTMemAllocZ(pGMR->cMaxPages * sizeof(uint64_t));
2606 AssertBreak(paNewPage64);
2607
2608 for (uint32_t i = 0; i < pGMR->numDescriptors; i++)
2609 {
2610 for (uint32_t j = 0; j < pGMR->paDesc[i].numPages; j++)
2611 {
2612 paNewPage64[idxPage++] = (pGMR->paDesc[i].GCPhys + j * PAGE_SIZE) >> PAGE_SHIFT;
2613 }
2614 }
2615 AssertBreak(idxPage == pGMR->cbTotal >> PAGE_SHIFT);
2616 }
2617
2618 /* Free the old GMR if present. */
2619 if (pGMR->paDesc)
2620 RTMemFree(pGMR->paDesc);
2621
2622 /* Allocate the maximum amount possible (everything non-continuous) */
2623 pGMR->paDesc = (PVMSVGAGMRDESCRIPTOR)RTMemAllocZ(pGMR->cMaxPages * sizeof(VMSVGAGMRDESCRIPTOR));
2624 AssertBreak(pGMR->paDesc);
2625
2626 if (pCmd->flags & SVGA_REMAP_GMR2_VIA_GMR)
2627 {
2628 /** @todo */
2629 AssertFailed();
2630 }
2631 else
2632 {
2633 uint32_t *pPage32 = (uint32_t *)(pCmd + 1);
2634 uint64_t *pPage64 = (uint64_t *)(pCmd + 1);
2635 uint32_t iDescriptor = 0;
2636 RTGCPHYS GCPhys;
2637 PVMSVGAGMRDESCRIPTOR paDescOld = NULL;
2638 bool fGCPhys64 = !!(pCmd->flags & SVGA_REMAP_GMR2_PPN64);
2639
2640 if (paNewPage64)
2641 {
2642 /* Overwrite the old page array with the new page values. */
2643 for (uint32_t i = pCmd->offsetPages; i < pCmd->offsetPages + pCmd->numPages; i++)
2644 {
2645 if (pCmd->flags & SVGA_REMAP_GMR2_PPN64)
2646 paNewPage64[i] = pPage64[i - pCmd->offsetPages];
2647 else
2648 paNewPage64[i] = pPage32[i - pCmd->offsetPages];
2649 }
2650 /* Use the updated page array instead of the command data. */
2651 fGCPhys64 = true;
2652 pPage64 = paNewPage64;
2653 pCmd->numPages = pGMR->cbTotal >> PAGE_SHIFT;
2654 }
2655
2656 if (fGCPhys64)
2657 GCPhys = (pPage64[0] << PAGE_SHIFT) & 0x00000FFFFFFFFFFFULL; /* seeing rubbish in the top bits with certain linux guests*/
2658 else
2659 GCPhys = pPage32[0] << PAGE_SHIFT;
2660
2661 pGMR->paDesc[0].GCPhys = GCPhys;
2662 pGMR->paDesc[0].numPages = 1;
2663 pGMR->cbTotal = PAGE_SIZE;
2664
2665 for (uint32_t i = 1; i < pCmd->numPages; i++)
2666 {
2667 if (pCmd->flags & SVGA_REMAP_GMR2_PPN64)
2668 GCPhys = (pPage64[i] << PAGE_SHIFT) & 0x00000FFFFFFFFFFFULL; /* seeing rubbish in the top bits with certain linux guests*/
2669 else
2670 GCPhys = pPage32[i] << PAGE_SHIFT;
2671
2672 /* Continuous physical memory? */
2673 if (GCPhys == pGMR->paDesc[iDescriptor].GCPhys + pGMR->paDesc[iDescriptor].numPages * PAGE_SIZE)
2674 {
2675 Assert(pGMR->paDesc[iDescriptor].numPages);
2676 pGMR->paDesc[iDescriptor].numPages++;
2677 LogFlow(("Page %x GCPhys=%RGp successor\n", i, GCPhys));
2678 }
2679 else
2680 {
2681 iDescriptor++;
2682 pGMR->paDesc[iDescriptor].GCPhys = GCPhys;
2683 pGMR->paDesc[iDescriptor].numPages = 1;
2684 LogFlow(("Page %x GCPhys=%RGp\n", i, pGMR->paDesc[iDescriptor].GCPhys));
2685 }
2686
2687 pGMR->cbTotal += PAGE_SIZE;
2688 }
2689 LogFlow(("Nr of descriptors %x\n", iDescriptor + 1));
2690 pGMR->numDescriptors = iDescriptor + 1;
2691 }
2692
2693 if (paNewPage64)
2694 RTMemFree(paNewPage64);
2695
2696# ifdef DEBUG_GMR_ACCESS
2697 VMR3ReqCallWait(PDMDevHlpGetVM(pThis->pDevInsR3), VMCPUID_ANY, (PFNRT)vmsvgaRegisterGMR, 2, pThis->pDevInsR3, pCmd->gmrId);
2698# endif
2699 break;
2700 }
2701# endif // VBOX_WITH_VMSVGA3D
2702 case SVGA_CMD_DEFINE_SCREEN:
2703 {
2704 /* Note! The size of this command is specified by the guest and depends on capabilities. */
2705 Assert(!(pThis->svga.pFIFOR3[SVGA_FIFO_CAPABILITIES] & SVGA_FIFO_CAP_SCREEN_OBJECT));
2706 SVGAFifoCmdDefineScreen *pCmd;
2707 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineScreen, sizeof(pCmd->screen.structSize));
2708 RT_BZERO(&pCmd->screen.id, sizeof(*pCmd) - RT_OFFSETOF(SVGAFifoCmdDefineScreen, screen.structSize));
2709 VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineScreen, RT_MAX(sizeof(pCmd->screen.structSize), pCmd->screen.structSize));
2710
2711 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN id=%x flags=%x size=(%d,%d) root=(%d,%d)\n", pCmd->screen.id, pCmd->screen.flags, pCmd->screen.size.width, pCmd->screen.size.height, pCmd->screen.root.x, pCmd->screen.root.y));
2712 if (pCmd->screen.flags & SVGA_SCREEN_HAS_ROOT)
2713 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN flags SVGA_SCREEN_HAS_ROOT\n"));
2714 if (pCmd->screen.flags & SVGA_SCREEN_IS_PRIMARY)
2715 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN flags SVGA_SCREEN_IS_PRIMARY\n"));
2716 if (pCmd->screen.flags & SVGA_SCREEN_FULLSCREEN_HINT)
2717 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN flags SVGA_SCREEN_FULLSCREEN_HINT\n"));
2718 if (pCmd->screen.flags & SVGA_SCREEN_DEACTIVATE )
2719 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN flags SVGA_SCREEN_DEACTIVATE \n"));
2720 if (pCmd->screen.flags & SVGA_SCREEN_BLANKING)
2721 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_SCREEN flags SVGA_SCREEN_BLANKING\n"));
2722
2723 /** @todo multi monitor support and screen object capabilities. */
2724 pThis->svga.uWidth = pCmd->screen.size.width;
2725 pThis->svga.uHeight = pCmd->screen.size.height;
2726 vmsvgaChangeMode(pThis);
2727 break;
2728 }
2729
2730 case SVGA_CMD_DESTROY_SCREEN:
2731 {
2732 SVGAFifoCmdDestroyScreen *pCmd;
2733 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDestroyScreen, sizeof(*pCmd));
2734
2735 Log(("vmsvgaFIFOLoop: SVGA_CMD_DESTROY_SCREEN id=%x\n", pCmd->screenId));
2736 break;
2737 }
2738# ifdef VBOX_WITH_VMSVGA3D
2739 case SVGA_CMD_DEFINE_GMRFB:
2740 {
2741 SVGAFifoCmdDefineGMRFB *pCmd;
2742 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdDefineGMRFB, sizeof(*pCmd));
2743
2744 Log(("vmsvgaFIFOLoop: SVGA_CMD_DEFINE_GMRFB gmr=%x offset=%x bytesPerLine=%x bpp=%d color depth=%d\n", pCmd->ptr.gmrId, pCmd->ptr.offset, pCmd->bytesPerLine, pCmd->format.s.bitsPerPixel, pCmd->format.s.colorDepth));
2745 pSVGAState->GMRFB.ptr = pCmd->ptr;
2746 pSVGAState->GMRFB.bytesPerLine = pCmd->bytesPerLine;
2747 pSVGAState->GMRFB.format = pCmd->format;
2748 break;
2749 }
2750
2751 case SVGA_CMD_BLIT_GMRFB_TO_SCREEN:
2752 {
2753 uint32_t width, height;
2754 SVGAFifoCmdBlitGMRFBToScreen *pCmd;
2755 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdBlitGMRFBToScreen, sizeof(*pCmd));
2756
2757 Log(("vmsvgaFIFOLoop: SVGA_CMD_BLIT_GMRFB_TO_SCREEN src=(%d,%d) dest id=%d (%d,%d)(%d,%d)\n", pCmd->srcOrigin.x, pCmd->srcOrigin.y, pCmd->destScreenId, pCmd->destRect.left, pCmd->destRect.top, pCmd->destRect.right, pCmd->destRect.bottom));
2758
2759 /** @todo Support GMRFB.format.s.bitsPerPixel != pThis->svga.uBpp */
2760 AssertBreak(pSVGAState->GMRFB.format.s.bitsPerPixel == pThis->svga.uBpp);
2761 AssertBreak(pCmd->destScreenId == 0);
2762
2763 if (pCmd->destRect.left < 0)
2764 pCmd->destRect.left = 0;
2765 if (pCmd->destRect.top < 0)
2766 pCmd->destRect.top = 0;
2767 if (pCmd->destRect.right < 0)
2768 pCmd->destRect.right = 0;
2769 if (pCmd->destRect.bottom < 0)
2770 pCmd->destRect.bottom = 0;
2771
2772 width = pCmd->destRect.right - pCmd->destRect.left;
2773 height = pCmd->destRect.bottom - pCmd->destRect.top;
2774
2775 if ( width == 0
2776 || height == 0)
2777 break; /* Nothing to do. */
2778
2779 /* Clip to screen dimensions. */
2780 if (width > pThis->svga.uWidth)
2781 width = pThis->svga.uWidth;
2782 if (height > pThis->svga.uHeight)
2783 height = pThis->svga.uHeight;
2784
2785 unsigned offsetSource = (pCmd->srcOrigin.x * pSVGAState->GMRFB.format.s.bitsPerPixel) / 8 + pSVGAState->GMRFB.bytesPerLine * pCmd->srcOrigin.y;
2786 unsigned offsetDest = (pCmd->destRect.left * RT_ALIGN(pThis->svga.uBpp, 8)) / 8 + pThis->svga.cbScanline * pCmd->destRect.top;
2787 unsigned cbCopyWidth = (width * RT_ALIGN(pThis->svga.uBpp, 8)) / 8;
2788
2789 AssertBreak(offsetDest < pThis->vram_size);
2790
2791 rc = vmsvgaGMRTransfer(pThis, SVGA3D_WRITE_HOST_VRAM, pThis->CTX_SUFF(vram_ptr) + offsetDest, pThis->svga.cbScanline, pSVGAState->GMRFB.ptr, offsetSource, pSVGAState->GMRFB.bytesPerLine, cbCopyWidth, height);
2792 AssertRC(rc);
2793 vgaR3UpdateDisplay(pThis, pCmd->destRect.left, pCmd->destRect.top, pCmd->destRect.right - pCmd->destRect.left, pCmd->destRect.bottom - pCmd->destRect.top);
2794 break;
2795 }
2796
2797 case SVGA_CMD_BLIT_SCREEN_TO_GMRFB:
2798 {
2799 SVGAFifoCmdBlitScreenToGMRFB *pCmd;
2800 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdBlitScreenToGMRFB, sizeof(*pCmd));
2801
2802 /* Note! This can fetch 3d render results as well!! */
2803 Log(("vmsvgaFIFOLoop: SVGA_CMD_BLIT_SCREEN_TO_GMRFB dest=(%d,%d) src id=%d (%d,%d)(%d,%d)\n", pCmd->destOrigin.x, pCmd->destOrigin.y, pCmd->srcScreenId, pCmd->srcRect.left, pCmd->srcRect.top, pCmd->srcRect.right, pCmd->srcRect.bottom));
2804 AssertFailed();
2805 break;
2806 }
2807# endif // VBOX_WITH_VMSVGA3D
2808 case SVGA_CMD_ANNOTATION_FILL:
2809 {
2810 SVGAFifoCmdAnnotationFill *pCmd;
2811 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdAnnotationFill, sizeof(*pCmd));
2812
2813 Log(("vmsvgaFIFOLoop: SVGA_CMD_ANNOTATION_FILL red=%x green=%x blue=%x\n", pCmd->color.s.r, pCmd->color.s.g, pCmd->color.s.b));
2814 pSVGAState->colorAnnotation = pCmd->color;
2815 break;
2816 }
2817
2818 case SVGA_CMD_ANNOTATION_COPY:
2819 {
2820 SVGAFifoCmdAnnotationCopy *pCmd;
2821 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pCmd, SVGAFifoCmdAnnotationCopy, sizeof(*pCmd));
2822
2823 Log(("vmsvgaFIFOLoop: SVGA_CMD_ANNOTATION_COPY\n"));
2824 AssertFailed();
2825 break;
2826 }
2827
2828 /** @todo SVGA_CMD_RECT_COPY - see with ubuntu */
2829
2830 default:
2831# ifdef VBOX_WITH_VMSVGA3D
2832 if ( enmCmdId >= SVGA_3D_CMD_BASE
2833 && enmCmdId < SVGA_3D_CMD_MAX)
2834 {
2835 /* All 3d commands start with a common header, which defines the size of the command. */
2836 SVGA3dCmdHeader *pHdr;
2837 VMSVGAFIFO_GET_CMD_BUFFER_BREAK(pHdr, SVGA3dCmdHeader, sizeof(*pHdr));
2838 AssertBreak(pHdr->size < VMSVGA_FIFO_SIZE);
2839 uint32_t cbCmd = sizeof(SVGA3dCmdHeader) + pHdr->size;
2840 VMSVGAFIFO_GET_MORE_CMD_BUFFER_BREAK(pHdr, SVGA3dCmdHeader, cbCmd);
2841
2842/**
2843 * Check that the 3D command has at least a_cbMin of payload bytes after the
2844 * header. Will break out of the switch if it doesn't.
2845 */
2846# define VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(a_cbMin) \
2847 AssertMsgBreak((a_cbMin) <= pHdr->size, ("size=%#x a_cbMin=%#zx\n", pHdr->size, (size_t)(a_cbMin)))
2848 switch ((int)enmCmdId)
2849 {
2850 case SVGA_3D_CMD_SURFACE_DEFINE:
2851 {
2852 uint32_t cMipLevels;
2853 SVGA3dCmdDefineSurface *pCmd = (SVGA3dCmdDefineSurface *)(pHdr + 1);
2854 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2855
2856 cMipLevels = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dSize);
2857 rc = vmsvga3dSurfaceDefine(pThis, pCmd->sid, (uint32_t)pCmd->surfaceFlags, pCmd->format, pCmd->face, 0, SVGA3D_TEX_FILTER_NONE, cMipLevels, (SVGA3dSize *)(pCmd + 1));
2858# ifdef DEBUG_GMR_ACCESS
2859 VMR3ReqCallWait(PDMDevHlpGetVM(pThis->pDevInsR3), VMCPUID_ANY, (PFNRT)vmsvgaResetGMRHandlers, 1, pThis);
2860# endif
2861 break;
2862 }
2863
2864 case SVGA_3D_CMD_SURFACE_DEFINE_V2:
2865 {
2866 uint32_t cMipLevels;
2867 SVGA3dCmdDefineSurface_v2 *pCmd = (SVGA3dCmdDefineSurface_v2 *)(pHdr + 1);
2868 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2869
2870 cMipLevels = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dSize);
2871 rc = vmsvga3dSurfaceDefine(pThis, pCmd->sid, pCmd->surfaceFlags, pCmd->format, pCmd->face, pCmd->multisampleCount, pCmd->autogenFilter, cMipLevels, (SVGA3dSize *)(pCmd + 1));
2872 break;
2873 }
2874
2875 case SVGA_3D_CMD_SURFACE_DESTROY:
2876 {
2877 SVGA3dCmdDestroySurface *pCmd = (SVGA3dCmdDestroySurface *)(pHdr + 1);
2878 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2879 rc = vmsvga3dSurfaceDestroy(pThis, pCmd->sid);
2880 break;
2881 }
2882
2883 case SVGA_3D_CMD_SURFACE_COPY:
2884 {
2885 uint32_t cCopyBoxes;
2886 SVGA3dCmdSurfaceCopy *pCmd = (SVGA3dCmdSurfaceCopy *)(pHdr + 1);
2887 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2888
2889 cCopyBoxes = (pHdr->size - sizeof(pCmd)) / sizeof(SVGA3dCopyBox);
2890 rc = vmsvga3dSurfaceCopy(pThis, pCmd->dest, pCmd->src, cCopyBoxes, (SVGA3dCopyBox *)(pCmd + 1));
2891 break;
2892 }
2893
2894 case SVGA_3D_CMD_SURFACE_STRETCHBLT:
2895 {
2896 SVGA3dCmdSurfaceStretchBlt *pCmd = (SVGA3dCmdSurfaceStretchBlt *)(pHdr + 1);
2897 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2898
2899 rc = vmsvga3dSurfaceStretchBlt(pThis, pCmd->dest, pCmd->boxDest, pCmd->src, pCmd->boxSrc, pCmd->mode);
2900 break;
2901 }
2902
2903 case SVGA_3D_CMD_SURFACE_DMA:
2904 {
2905 uint32_t cCopyBoxes;
2906 SVGA3dCmdSurfaceDMA *pCmd = (SVGA3dCmdSurfaceDMA *)(pHdr + 1);
2907 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2908
2909 cCopyBoxes = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dCopyBox);
2910 STAM_PROFILE_START(&pSVGAState->StatR3CmdSurfaceDMA, a);
2911 rc = vmsvga3dSurfaceDMA(pThis, pCmd->guest, pCmd->host, pCmd->transfer, cCopyBoxes, (SVGA3dCopyBox *)(pCmd + 1));
2912 STAM_PROFILE_STOP(&pSVGAState->StatR3CmdSurfaceDMA, a);
2913 break;
2914 }
2915
2916 case SVGA_3D_CMD_BLIT_SURFACE_TO_SCREEN:
2917 {
2918 uint32_t cRects;
2919 SVGA3dCmdBlitSurfaceToScreen *pCmd = (SVGA3dCmdBlitSurfaceToScreen *)(pHdr + 1);
2920 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2921
2922 cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGASignedRect);
2923 rc = vmsvga3dSurfaceBlitToScreen(pThis, pCmd->destScreenId, pCmd->destRect, pCmd->srcImage, pCmd->srcRect, cRects, (SVGASignedRect *)(pCmd + 1));
2924 break;
2925 }
2926
2927 case SVGA_3D_CMD_CONTEXT_DEFINE:
2928 {
2929 SVGA3dCmdDefineContext *pCmd = (SVGA3dCmdDefineContext *)(pHdr + 1);
2930 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2931
2932 rc = vmsvga3dContextDefine(pThis, pCmd->cid);
2933 break;
2934 }
2935
2936 case SVGA_3D_CMD_CONTEXT_DESTROY:
2937 {
2938 SVGA3dCmdDestroyContext *pCmd = (SVGA3dCmdDestroyContext *)(pHdr + 1);
2939 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2940
2941 rc = vmsvga3dContextDestroy(pThis, pCmd->cid);
2942 break;
2943 }
2944
2945 case SVGA_3D_CMD_SETTRANSFORM:
2946 {
2947 SVGA3dCmdSetTransform *pCmd = (SVGA3dCmdSetTransform *)(pHdr + 1);
2948 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2949
2950 rc = vmsvga3dSetTransform(pThis, pCmd->cid, pCmd->type, pCmd->matrix);
2951 break;
2952 }
2953
2954 case SVGA_3D_CMD_SETZRANGE:
2955 {
2956 SVGA3dCmdSetZRange *pCmd = (SVGA3dCmdSetZRange *)(pHdr + 1);
2957 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2958
2959 rc = vmsvga3dSetZRange(pThis, pCmd->cid, pCmd->zRange);
2960 break;
2961 }
2962
2963 case SVGA_3D_CMD_SETRENDERSTATE:
2964 {
2965 uint32_t cRenderStates;
2966 SVGA3dCmdSetRenderState *pCmd = (SVGA3dCmdSetRenderState *)(pHdr + 1);
2967 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2968
2969 cRenderStates = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dRenderState);
2970 rc = vmsvga3dSetRenderState(pThis, pCmd->cid, cRenderStates, (SVGA3dRenderState *)(pCmd + 1));
2971 break;
2972 }
2973
2974 case SVGA_3D_CMD_SETRENDERTARGET:
2975 {
2976 SVGA3dCmdSetRenderTarget *pCmd = (SVGA3dCmdSetRenderTarget *)(pHdr + 1);
2977 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2978
2979 rc = vmsvga3dSetRenderTarget(pThis, pCmd->cid, pCmd->type, pCmd->target);
2980 break;
2981 }
2982
2983 case SVGA_3D_CMD_SETTEXTURESTATE:
2984 {
2985 uint32_t cTextureStates;
2986 SVGA3dCmdSetTextureState *pCmd = (SVGA3dCmdSetTextureState *)(pHdr + 1);
2987 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2988
2989 cTextureStates = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dTextureState);
2990 rc = vmsvga3dSetTextureState(pThis, pCmd->cid, cTextureStates, (SVGA3dTextureState *)(pCmd + 1));
2991 break;
2992 }
2993
2994 case SVGA_3D_CMD_SETMATERIAL:
2995 {
2996 SVGA3dCmdSetMaterial *pCmd = (SVGA3dCmdSetMaterial *)(pHdr + 1);
2997 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
2998
2999 rc = vmsvga3dSetMaterial(pThis, pCmd->cid, pCmd->face, &pCmd->material);
3000 break;
3001 }
3002
3003 case SVGA_3D_CMD_SETLIGHTDATA:
3004 {
3005 SVGA3dCmdSetLightData *pCmd = (SVGA3dCmdSetLightData *)(pHdr + 1);
3006 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3007
3008 rc = vmsvga3dSetLightData(pThis, pCmd->cid, pCmd->index, &pCmd->data);
3009 break;
3010 }
3011
3012 case SVGA_3D_CMD_SETLIGHTENABLED:
3013 {
3014 SVGA3dCmdSetLightEnabled *pCmd = (SVGA3dCmdSetLightEnabled *)(pHdr + 1);
3015 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3016
3017 rc = vmsvga3dSetLightEnabled(pThis, pCmd->cid, pCmd->index, pCmd->enabled);
3018 break;
3019 }
3020
3021 case SVGA_3D_CMD_SETVIEWPORT:
3022 {
3023 SVGA3dCmdSetViewport *pCmd = (SVGA3dCmdSetViewport *)(pHdr + 1);
3024 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3025
3026 rc = vmsvga3dSetViewPort(pThis, pCmd->cid, &pCmd->rect);
3027 break;
3028 }
3029
3030 case SVGA_3D_CMD_SETCLIPPLANE:
3031 {
3032 SVGA3dCmdSetClipPlane *pCmd = (SVGA3dCmdSetClipPlane *)(pHdr + 1);
3033 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3034
3035 rc = vmsvga3dSetClipPlane(pThis, pCmd->cid, pCmd->index, pCmd->plane);
3036 break;
3037 }
3038
3039 case SVGA_3D_CMD_CLEAR:
3040 {
3041 SVGA3dCmdClear *pCmd = (SVGA3dCmdClear *)(pHdr + 1);
3042 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3043 uint32_t cRects;
3044
3045 cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dRect);
3046 rc = vmsvga3dCommandClear(pThis, pCmd->cid, pCmd->clearFlag, pCmd->color, pCmd->depth, pCmd->stencil, cRects, (SVGA3dRect *)(pCmd + 1));
3047 break;
3048 }
3049
3050 case SVGA_3D_CMD_PRESENT:
3051 {
3052 SVGA3dCmdPresent *pCmd = (SVGA3dCmdPresent *)(pHdr + 1);
3053 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3054 uint32_t cRects;
3055
3056 cRects = (pHdr->size - sizeof(*pCmd)) / sizeof(SVGA3dCopyRect);
3057
3058 STAM_PROFILE_START(&pSVGAState->StatR3CmdPresent, a);
3059 rc = vmsvga3dCommandPresent(pThis, pCmd->sid, cRects, (SVGA3dCopyRect *)(pCmd + 1));
3060 STAM_PROFILE_STOP(&pSVGAState->StatR3CmdPresent, a);
3061 break;
3062 }
3063
3064 case SVGA_3D_CMD_SHADER_DEFINE:
3065 {
3066 SVGA3dCmdDefineShader *pCmd = (SVGA3dCmdDefineShader *)(pHdr + 1);
3067 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3068 uint32_t cbData;
3069
3070 cbData = (pHdr->size - sizeof(*pCmd));
3071 rc = vmsvga3dShaderDefine(pThis, pCmd->cid, pCmd->shid, pCmd->type, cbData, (uint32_t *)(pCmd + 1));
3072 break;
3073 }
3074
3075 case SVGA_3D_CMD_SHADER_DESTROY:
3076 {
3077 SVGA3dCmdDestroyShader *pCmd = (SVGA3dCmdDestroyShader *)(pHdr + 1);
3078 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3079
3080 rc = vmsvga3dShaderDestroy(pThis, pCmd->cid, pCmd->shid, pCmd->type);
3081 break;
3082 }
3083
3084 case SVGA_3D_CMD_SET_SHADER:
3085 {
3086 SVGA3dCmdSetShader *pCmd = (SVGA3dCmdSetShader *)(pHdr + 1);
3087 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3088
3089 rc = vmsvga3dShaderSet(pThis, pCmd->cid, pCmd->type, pCmd->shid);
3090 break;
3091 }
3092
3093 case SVGA_3D_CMD_SET_SHADER_CONST:
3094 {
3095 SVGA3dCmdSetShaderConst *pCmd = (SVGA3dCmdSetShaderConst *)(pHdr + 1);
3096 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3097
3098 uint32_t cRegisters = (pHdr->size - sizeof(*pCmd)) / sizeof(pCmd->values) + 1;
3099 rc = vmsvga3dShaderSetConst(pThis, pCmd->cid, pCmd->reg, pCmd->type, pCmd->ctype, cRegisters, pCmd->values);
3100 break;
3101 }
3102
3103 case SVGA_3D_CMD_DRAW_PRIMITIVES:
3104 {
3105 SVGA3dCmdDrawPrimitives *pCmd = (SVGA3dCmdDrawPrimitives *)(pHdr + 1);
3106 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3107 uint32_t cVertexDivisor;
3108
3109 cVertexDivisor = (pHdr->size - sizeof(*pCmd) - sizeof(SVGA3dVertexDecl) * pCmd->numVertexDecls - sizeof(SVGA3dPrimitiveRange) * pCmd->numRanges);
3110 Assert(pCmd->numRanges <= SVGA3D_MAX_DRAW_PRIMITIVE_RANGES);
3111 Assert(pCmd->numVertexDecls <= SVGA3D_MAX_VERTEX_ARRAYS);
3112 Assert(!cVertexDivisor || cVertexDivisor == pCmd->numVertexDecls);
3113
3114 SVGA3dVertexDecl *pVertexDecl = (SVGA3dVertexDecl *)(pCmd + 1);
3115 SVGA3dPrimitiveRange *pNumRange = (SVGA3dPrimitiveRange *) (&pVertexDecl[pCmd->numVertexDecls]);
3116 SVGA3dVertexDivisor *pVertexDivisor = (cVertexDivisor) ? (SVGA3dVertexDivisor *)(&pNumRange[pCmd->numRanges]) : NULL;
3117
3118 STAM_PROFILE_START(&pSVGAState->StatR3CmdDrawPrimitive, a);
3119 rc = vmsvga3dDrawPrimitives(pThis, pCmd->cid, pCmd->numVertexDecls, pVertexDecl, pCmd->numRanges, pNumRange, cVertexDivisor, pVertexDivisor);
3120 STAM_PROFILE_STOP(&pSVGAState->StatR3CmdDrawPrimitive, a);
3121 break;
3122 }
3123
3124 case SVGA_3D_CMD_SETSCISSORRECT:
3125 {
3126 SVGA3dCmdSetScissorRect *pCmd = (SVGA3dCmdSetScissorRect *)(pHdr + 1);
3127 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3128
3129 rc = vmsvga3dSetScissorRect(pThis, pCmd->cid, &pCmd->rect);
3130 break;
3131 }
3132
3133 case SVGA_3D_CMD_BEGIN_QUERY:
3134 {
3135 SVGA3dCmdBeginQuery *pCmd = (SVGA3dCmdBeginQuery *)(pHdr + 1);
3136 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3137
3138 rc = vmsvga3dQueryBegin(pThis, pCmd->cid, pCmd->type);
3139 break;
3140 }
3141
3142 case SVGA_3D_CMD_END_QUERY:
3143 {
3144 SVGA3dCmdEndQuery *pCmd = (SVGA3dCmdEndQuery *)(pHdr + 1);
3145 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3146
3147 rc = vmsvga3dQueryEnd(pThis, pCmd->cid, pCmd->type, pCmd->guestResult);
3148 break;
3149 }
3150
3151 case SVGA_3D_CMD_WAIT_FOR_QUERY:
3152 {
3153 SVGA3dCmdWaitForQuery *pCmd = (SVGA3dCmdWaitForQuery *)(pHdr + 1);
3154 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3155
3156 rc = vmsvga3dQueryWait(pThis, pCmd->cid, pCmd->type, pCmd->guestResult);
3157 break;
3158 }
3159
3160 case SVGA_3D_CMD_GENERATE_MIPMAPS:
3161 {
3162 SVGA3dCmdGenerateMipmaps *pCmd = (SVGA3dCmdGenerateMipmaps *)(pHdr + 1);
3163 VMSVGAFIFO_CHECK_3D_CMD_MIN_SIZE_BREAK(sizeof(*pCmd));
3164
3165 rc = vmsvga3dGenerateMipmaps(pThis, pCmd->sid, pCmd->filter);
3166 break;
3167 }
3168
3169 case SVGA_3D_CMD_ACTIVATE_SURFACE:
3170 case SVGA_3D_CMD_DEACTIVATE_SURFACE:
3171 /* context id + surface id? */
3172 break;
3173
3174 default:
3175 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoUnkCmds);
3176 AssertFailed();
3177 break;
3178 }
3179 }
3180 else
3181# endif // VBOX_WITH_VMSVGA3D
3182 {
3183 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoUnkCmds);
3184 AssertFailed();
3185 }
3186 }
3187
3188 /* Go to the next slot */
3189 Assert(cbPayload + sizeof(uint32_t) <= offFifoMax - offFifoMin);
3190 offCurrentCmd += RT_ALIGN_32(cbPayload + sizeof(uint32_t), sizeof(uint32_t));
3191 if (offCurrentCmd >= offFifoMax)
3192 {
3193 offCurrentCmd -= offFifoMax - offFifoMin;
3194 Assert(offCurrentCmd >= offFifoMin);
3195 Assert(offCurrentCmd < offFifoMax);
3196 }
3197 ASMAtomicWriteU32(&pFIFO[SVGA_FIFO_STOP], offCurrentCmd);
3198 STAM_REL_COUNTER_INC(&pSVGAState->StatFifoCommands);
3199
3200 /* FIFO progress might trigger an interrupt. */
3201 if (pThis->svga.u32IrqMask & SVGA_IRQFLAG_FIFO_PROGRESS)
3202 {
3203 Log(("vmsvgaFIFOLoop: fifo progress irq\n"));
3204 u32IrqStatus |= SVGA_IRQFLAG_FIFO_PROGRESS;
3205 }
3206
3207 /* Irq pending? */
3208 if (pThis->svga.u32IrqMask & u32IrqStatus)
3209 {
3210 Log(("vmsvgaFIFOLoop: Trigger interrupt with status %x\n", u32IrqStatus));
3211 ASMAtomicOrU32(&pThis->svga.u32IrqStatus, u32IrqStatus);
3212 PDMDevHlpPCISetIrqNoWait(pDevIns, 0, 1);
3213 }
3214 }
3215
3216 /* If really done, clear the busy flag. */
3217 if (fDone)
3218 {
3219 Log(("vmsvgaFIFOLoop: emptied the FIFO next=%x stop=%x\n", pFIFO[SVGA_FIFO_NEXT_CMD], offCurrentCmd));
3220 vmsvgaFifoSetNotBusy(pThis, pSVGAState, offFifoMin);
3221 }
3222 }
3223
3224 /*
3225 * Free the bounce buffer. (There are no returns above!)
3226 */
3227 RTMemFree(pbBounceBuf);
3228
3229 return VINF_SUCCESS;
3230}
3231
3232/**
3233 * Free the specified GMR
3234 *
3235 * @param pThis VGA device instance data.
3236 * @param idGMR GMR id
3237 */
3238void vmsvgaGMRFree(PVGASTATE pThis, uint32_t idGMR)
3239{
3240 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3241
3242 /* Free the old descriptor if present. */
3243 if (pSVGAState->aGMR[idGMR].numDescriptors)
3244 {
3245 PGMR pGMR = &pSVGAState->aGMR[idGMR];
3246# ifdef DEBUG_GMR_ACCESS
3247 VMR3ReqCallWait(PDMDevHlpGetVM(pThis->pDevInsR3), VMCPUID_ANY, (PFNRT)vmsvgaUnregisterGMR, 2, pThis->pDevInsR3, idGMR);
3248# endif
3249
3250 Assert(pGMR->paDesc);
3251 RTMemFree(pGMR->paDesc);
3252 pGMR->paDesc = NULL;
3253 pGMR->numDescriptors = 0;
3254 pGMR->cbTotal = 0;
3255 pGMR->cMaxPages = 0;
3256 }
3257 Assert(!pSVGAState->aGMR[idGMR].cbTotal);
3258}
3259
3260/**
3261 * Copy from a GMR to host memory or vice versa
3262 *
3263 * @returns VBox status code.
3264 * @param pThis VGA device instance data.
3265 * @param enmTransferType Transfer type (read/write)
3266 * @param pbDst Host destination pointer
3267 * @param cbDestPitch Destination buffer pitch
3268 * @param src GMR description
3269 * @param offSrc Source buffer offset
3270 * @param cbSrcPitch Source buffer pitch
3271 * @param cbWidth Source width in bytes
3272 * @param cHeight Source height
3273 */
3274int vmsvgaGMRTransfer(PVGASTATE pThis, const SVGA3dTransferType enmTransferType, uint8_t *pbDst, int32_t cbDestPitch,
3275 SVGAGuestPtr src, uint32_t offSrc, int32_t cbSrcPitch, uint32_t cbWidth, uint32_t cHeight)
3276{
3277 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3278 PGMR pGMR;
3279 int rc;
3280 PVMSVGAGMRDESCRIPTOR pDesc;
3281 unsigned offDesc = 0;
3282
3283 Log(("vmsvgaGMRTransfer: gmr=%x offset=%x pitch=%d cbWidth=%d cHeight=%d; src offset=%d src pitch=%d\n",
3284 src.gmrId, src.offset, cbDestPitch, cbWidth, cHeight, offSrc, cbSrcPitch));
3285 Assert(cbWidth && cHeight);
3286
3287 /* Shortcut for the framebuffer. */
3288 if (src.gmrId == SVGA_GMR_FRAMEBUFFER)
3289 {
3290 offSrc += src.offset;
3291 AssertMsgReturn(src.offset < pThis->vram_size,
3292 ("src.offset=%#x offSrc=%#x cbSrcPitch=%#x cHeight=%#x cbWidth=%#x cbTotal=%#x vram_size=%#x\n",
3293 src.offset, offSrc, cbSrcPitch, cHeight, cbWidth, pThis->vram_size),
3294 VERR_INVALID_PARAMETER);
3295 AssertMsgReturn(offSrc + cbSrcPitch * (cHeight - 1) + cbWidth <= pThis->vram_size,
3296 ("src.offset=%#x offSrc=%#x cbSrcPitch=%#x cHeight=%#x cbWidth=%#x cbTotal=%#x vram_size=%#x\n",
3297 src.offset, offSrc, cbSrcPitch, cHeight, cbWidth, pThis->vram_size),
3298 VERR_INVALID_PARAMETER);
3299
3300 uint8_t *pSrc = pThis->CTX_SUFF(vram_ptr) + offSrc;
3301
3302 if (enmTransferType == SVGA3D_READ_HOST_VRAM)
3303 {
3304 /* switch src & dest */
3305 uint8_t *pTemp = pbDst;
3306 int32_t cbTempPitch = cbDestPitch;
3307
3308 pbDst = pSrc;
3309 pSrc = pTemp;
3310
3311 cbDestPitch = cbSrcPitch;
3312 cbSrcPitch = cbTempPitch;
3313 }
3314
3315 if ( pThis->svga.cbScanline == (uint32_t)cbDestPitch
3316 && cbWidth == (uint32_t)cbDestPitch
3317 && cbSrcPitch == cbDestPitch)
3318 {
3319 memcpy(pbDst, pSrc, cbWidth * cHeight);
3320 }
3321 else
3322 {
3323 for(uint32_t i = 0; i < cHeight; i++)
3324 {
3325 memcpy(pbDst, pSrc, cbWidth);
3326
3327 pbDst += cbDestPitch;
3328 pSrc += cbSrcPitch;
3329 }
3330 }
3331 return VINF_SUCCESS;
3332 }
3333
3334 AssertReturn(src.gmrId < VMSVGA_MAX_GMR_IDS, VERR_INVALID_PARAMETER);
3335 pGMR = &pSVGAState->aGMR[src.gmrId];
3336 pDesc = pGMR->paDesc;
3337
3338 offSrc += src.offset;
3339 AssertMsgReturn(src.offset < pGMR->cbTotal,
3340 ("src.gmrId=%#x src.offset=%#x offSrc=%#x cbSrcPitch=%#x cHeight=%#x cbWidth=%#x cbTotal=%#x\n",
3341 src.gmrId, src.offset, offSrc, cbSrcPitch, cHeight, cbWidth, pGMR->cbTotal),
3342 VERR_INVALID_PARAMETER);
3343 AssertMsgReturn(offSrc + cbSrcPitch * (cHeight - 1) + cbWidth <= pGMR->cbTotal,
3344 ("src.gmrId=%#x src.offset=%#x offSrc=%#x cbSrcPitch=%#x cHeight=%#x cbWidth=%#x cbTotal=%#x\n",
3345 src.gmrId, src.offset, offSrc, cbSrcPitch, cHeight, cbWidth, pGMR->cbTotal),
3346 VERR_INVALID_PARAMETER);
3347
3348 for (uint32_t i = 0; i < cHeight; i++)
3349 {
3350 uint32_t cbCurrentWidth = cbWidth;
3351 uint32_t offCurrent = offSrc;
3352 uint8_t *pCurrentDest = pbDst;
3353
3354 /* Find the right descriptor */
3355 while (offDesc + pDesc->numPages * PAGE_SIZE <= offCurrent)
3356 {
3357 offDesc += pDesc->numPages * PAGE_SIZE;
3358 AssertReturn(offDesc < pGMR->cbTotal, VERR_INTERNAL_ERROR); /* overflow protection */
3359 pDesc++;
3360 }
3361
3362 while (cbCurrentWidth)
3363 {
3364 uint32_t cbToCopy;
3365
3366 if (offCurrent + cbCurrentWidth <= offDesc + pDesc->numPages * PAGE_SIZE)
3367 {
3368 cbToCopy = cbCurrentWidth;
3369 }
3370 else
3371 {
3372 cbToCopy = (offDesc + pDesc->numPages * PAGE_SIZE - offCurrent);
3373 AssertReturn(cbToCopy <= cbCurrentWidth, VERR_INVALID_PARAMETER);
3374 }
3375
3376 LogFlow(("vmsvgaGMRTransfer: %s phys=%RGp\n", (enmTransferType == SVGA3D_WRITE_HOST_VRAM) ? "READ" : "WRITE", pDesc->GCPhys + offCurrent - offDesc));
3377
3378 if (enmTransferType == SVGA3D_WRITE_HOST_VRAM)
3379 rc = PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), pDesc->GCPhys + offCurrent - offDesc, pCurrentDest, cbToCopy);
3380 else
3381 rc = PDMDevHlpPhysWrite(pThis->CTX_SUFF(pDevIns), pDesc->GCPhys + offCurrent - offDesc, pCurrentDest, cbToCopy);
3382 AssertRCBreak(rc);
3383
3384 cbCurrentWidth -= cbToCopy;
3385 offCurrent += cbToCopy;
3386 pCurrentDest += cbToCopy;
3387
3388 /* Go to the next descriptor if there's anything left. */
3389 if (cbCurrentWidth)
3390 {
3391 offDesc += pDesc->numPages * PAGE_SIZE;
3392 pDesc++;
3393 }
3394 }
3395
3396 offSrc += cbSrcPitch;
3397 pbDst += cbDestPitch;
3398 }
3399
3400 return VINF_SUCCESS;
3401}
3402
3403/**
3404 * Unblock the FIFO I/O thread so it can respond to a state change.
3405 *
3406 * @returns VBox status code.
3407 * @param pDevIns The VGA device instance.
3408 * @param pThread The send thread.
3409 */
3410static DECLCALLBACK(int) vmsvgaFIFOLoopWakeUp(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
3411{
3412 PVGASTATE pThis = (PVGASTATE)pThread->pvUser;
3413 Log(("vmsvgaFIFOLoopWakeUp\n"));
3414 return SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3415}
3416
3417/**
3418 * Enables or disables dirty page tracking for the framebuffer
3419 *
3420 * @param pThis VGA device instance data.
3421 * @param fTraces Enable/disable traces
3422 */
3423static void vmsvgaSetTraces(PVGASTATE pThis, bool fTraces)
3424{
3425 if ( (!pThis->svga.fConfigured || !pThis->svga.fEnabled)
3426 && !fTraces)
3427 {
3428 //Assert(pThis->svga.fTraces);
3429 Log(("vmsvgaSetTraces: *not* allowed to disable dirty page tracking when the device is in legacy mode.\n"));
3430 return;
3431 }
3432
3433 pThis->svga.fTraces = fTraces;
3434 if (pThis->svga.fTraces)
3435 {
3436 unsigned cbFrameBuffer = pThis->vram_size;
3437
3438 Log(("vmsvgaSetTraces: enable dirty page handling for the frame buffer only (%x bytes)\n", 0));
3439 if (pThis->svga.uHeight != VMSVGA_VAL_UNINITIALIZED)
3440 {
3441 Assert(pThis->svga.cbScanline);
3442 /* Hardware enabled; return real framebuffer size .*/
3443 cbFrameBuffer = (uint32_t)pThis->svga.uHeight * pThis->svga.cbScanline;
3444 cbFrameBuffer = RT_ALIGN(cbFrameBuffer, PAGE_SIZE);
3445 }
3446
3447 if (!pThis->svga.fVRAMTracking)
3448 {
3449 Log(("vmsvgaSetTraces: enable frame buffer dirty page tracking. (%x bytes; vram %x)\n", cbFrameBuffer, pThis->vram_size));
3450 vgaR3RegisterVRAMHandler(pThis, cbFrameBuffer);
3451 pThis->svga.fVRAMTracking = true;
3452 }
3453 }
3454 else
3455 {
3456 if (pThis->svga.fVRAMTracking)
3457 {
3458 Log(("vmsvgaSetTraces: disable frame buffer dirty page tracking\n"));
3459 vgaR3UnregisterVRAMHandler(pThis);
3460 pThis->svga.fVRAMTracking = false;
3461 }
3462 }
3463}
3464
3465/**
3466 * Callback function for mapping a PCI I/O region.
3467 *
3468 * @return VBox status code.
3469 * @param pPciDev Pointer to PCI device.
3470 * Use pPciDev->pDevIns to get the device instance.
3471 * @param iRegion The region number.
3472 * @param GCPhysAddress Physical address of the region.
3473 * If iType is PCI_ADDRESS_SPACE_IO, this is an
3474 * I/O port, else it's a physical address.
3475 * This address is *NOT* relative
3476 * to pci_mem_base like earlier!
3477 * @param enmType One of the PCI_ADDRESS_SPACE_* values.
3478 */
3479DECLCALLBACK(int) vmsvgaR3IORegionMap(PPCIDEVICE pPciDev, int iRegion, RTGCPHYS GCPhysAddress, uint32_t cb, PCIADDRESSSPACE enmType)
3480{
3481 int rc;
3482 PPDMDEVINS pDevIns = pPciDev->pDevIns;
3483 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3484
3485 Log(("vgasvgaR3IORegionMap: iRegion=%d GCPhysAddress=%RGp cb=%#x enmType=%d\n", iRegion, GCPhysAddress, cb, enmType));
3486 if (enmType == PCI_ADDRESS_SPACE_IO)
3487 {
3488 AssertReturn(iRegion == 0, VERR_INTERNAL_ERROR);
3489 rc = PDMDevHlpIOPortRegister(pDevIns, (RTIOPORT)GCPhysAddress, cb, 0,
3490 vmsvgaIOWrite, vmsvgaIORead, NULL /* OutStr */, NULL /* InStr */, "VMSVGA");
3491 if (RT_FAILURE(rc))
3492 return rc;
3493 if (pThis->fR0Enabled)
3494 {
3495 rc = PDMDevHlpIOPortRegisterR0(pDevIns, (RTIOPORT)GCPhysAddress, cb, 0,
3496 "vmsvgaIOWrite", "vmsvgaIORead", NULL, NULL, "VMSVGA");
3497 if (RT_FAILURE(rc))
3498 return rc;
3499 }
3500 if (pThis->fGCEnabled)
3501 {
3502 rc = PDMDevHlpIOPortRegisterRC(pDevIns, (RTIOPORT)GCPhysAddress, cb, 0,
3503 "vmsvgaIOWrite", "vmsvgaIORead", NULL, NULL, "VMSVGA");
3504 if (RT_FAILURE(rc))
3505 return rc;
3506 }
3507
3508 pThis->svga.BasePort = GCPhysAddress;
3509 Log(("vmsvgaR3IORegionMap: base port = %x\n", pThis->svga.BasePort));
3510 }
3511 else
3512 {
3513 AssertReturn(iRegion == 2 && enmType == PCI_ADDRESS_SPACE_MEM, VERR_INTERNAL_ERROR);
3514 if (GCPhysAddress != NIL_RTGCPHYS)
3515 {
3516 /*
3517 * Mapping the FIFO RAM.
3518 */
3519 rc = PDMDevHlpMMIO2Map(pDevIns, iRegion, GCPhysAddress);
3520 AssertRC(rc);
3521
3522# ifdef DEBUG_FIFO_ACCESS
3523 if (RT_SUCCESS(rc))
3524 {
3525 rc = PGMR3HandlerPhysicalRegister(PDMDevHlpGetVM(pDevIns),
3526 PGMPHYSHANDLERTYPE_PHYSICAL_ALL,
3527 GCPhysAddress, GCPhysAddress + (VMSVGA_FIFO_SIZE - 1),
3528 vmsvgaR3FIFOAccessHandler, pThis,
3529 NULL, NULL, NULL,
3530 NULL, NULL, NULL,
3531 "VMSVGA FIFO");
3532 AssertRC(rc);
3533 }
3534# endif
3535 if (RT_SUCCESS(rc))
3536 {
3537 pThis->svga.GCPhysFIFO = GCPhysAddress;
3538 Log(("vmsvgaR3IORegionMap: FIFO address = %RGp\n", GCPhysAddress));
3539 }
3540 }
3541 else
3542 {
3543 Assert(pThis->svga.GCPhysFIFO);
3544# ifdef DEBUG_FIFO_ACCESS
3545 rc = PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pDevIns), pThis->svga.GCPhysFIFO);
3546 AssertRC(rc);
3547# endif
3548 pThis->svga.GCPhysFIFO = 0;
3549 }
3550
3551 }
3552 return VINF_SUCCESS;
3553}
3554
3555
3556/**
3557 * @copydoc FNSSMDEVLOADEXEC
3558 */
3559int vmsvgaLoadExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
3560{
3561 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3562 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3563 int rc;
3564
3565 /* Load our part of the VGAState */
3566 rc = SSMR3GetStructEx(pSSM, &pThis->svga, sizeof(pThis->svga), 0, g_aVGAStateSVGAFields, NULL);
3567 AssertRCReturn(rc, rc);
3568
3569 /* Load the framebuffer backup. */
3570 rc = SSMR3GetMem(pSSM, pThis->svga.pFrameBufferBackup, VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
3571 AssertRCReturn(rc, rc);
3572
3573 /* Load the VMSVGA state. */
3574 rc = SSMR3GetStructEx(pSSM, pSVGAState, sizeof(*pSVGAState), 0, g_aVMSVGASTATEFields, NULL);
3575 AssertRCReturn(rc, rc);
3576
3577 /* Load the active cursor bitmaps. */
3578 if (pSVGAState->Cursor.fActive)
3579 {
3580 pSVGAState->Cursor.pData = RTMemAlloc(pSVGAState->Cursor.cbData);
3581 AssertReturn(pSVGAState->Cursor.pData, VERR_NO_MEMORY);
3582
3583 rc = SSMR3GetMem(pSSM, pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
3584 AssertRCReturn(rc, rc);
3585 }
3586
3587 /* Load the GMR state */
3588 for (uint32_t i = 0; i < RT_ELEMENTS(pSVGAState->aGMR); i++)
3589 {
3590 PGMR pGMR = &pSVGAState->aGMR[i];
3591
3592 rc = SSMR3GetStructEx(pSSM, pGMR, sizeof(*pGMR), 0, g_aGMRFields, NULL);
3593 AssertRCReturn(rc, rc);
3594
3595 if (pGMR->numDescriptors)
3596 {
3597 /* Allocate the maximum amount possible (everything non-continuous) */
3598 Assert(pGMR->cMaxPages || pGMR->cbTotal);
3599 pGMR->paDesc = (PVMSVGAGMRDESCRIPTOR)RTMemAllocZ((pGMR->cMaxPages) ? pGMR->cMaxPages : (pGMR->cbTotal >> PAGE_SHIFT) * sizeof(VMSVGAGMRDESCRIPTOR));
3600 AssertReturn(pGMR->paDesc, VERR_NO_MEMORY);
3601
3602 for (uint32_t j = 0; j < pGMR->numDescriptors; j++)
3603 {
3604 rc = SSMR3GetStructEx(pSSM, &pGMR->paDesc[j], sizeof(pGMR->paDesc[j]), 0, g_aVMSVGAGMRDESCRIPTORFields, NULL);
3605 AssertRCReturn(rc, rc);
3606 }
3607 }
3608 }
3609
3610# ifdef VBOX_WITH_VMSVGA3D
3611 if (pThis->svga.f3DEnabled)
3612 {
3613 VMSVGA_STATE_LOAD loadstate;
3614
3615 loadstate.pSSM = pSSM;
3616 loadstate.uVersion = uVersion;
3617 loadstate.uPass = uPass;
3618
3619 /* Save the 3d state in the FIFO thread. */
3620 pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_LOADSTATE;
3621 pThis->svga.pFIFOExtCmdParam = (void *)&loadstate;
3622 /* Hack alert: resume the IO thread as it has been suspended before the destruct callback.
3623 * The PowerOff notification isn't working, so not an option in this case.
3624 */
3625 PDMR3ThreadResume(pThis->svga.pFIFOIOThread);
3626 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3627 /* Wait for the end of the command. */
3628 rc = RTSemEventWait(pThis->svga.FIFOExtCmdSem, RT_INDEFINITE_WAIT);
3629 AssertRC(rc);
3630 PDMR3ThreadSuspend(pThis->svga.pFIFOIOThread);
3631 }
3632# endif
3633
3634 return VINF_SUCCESS;
3635}
3636
3637/**
3638 * Reinit the video mode after the state has been loaded.
3639 */
3640int vmsvgaLoadDone(PPDMDEVINS pDevIns)
3641{
3642 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3643 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3644
3645 pThis->last_bpp = VMSVGA_VAL_UNINITIALIZED; /* force mode reset */
3646 vmsvgaChangeMode(pThis);
3647
3648 /* Set the active cursor. */
3649 if (pSVGAState->Cursor.fActive)
3650 {
3651 int rc;
3652
3653 rc = pThis->pDrv->pfnVBVAMousePointerShape (pThis->pDrv,
3654 true,
3655 true,
3656 pSVGAState->Cursor.xHotspot,
3657 pSVGAState->Cursor.yHotspot,
3658 pSVGAState->Cursor.width,
3659 pSVGAState->Cursor.height,
3660 pSVGAState->Cursor.pData);
3661 AssertRC(rc);
3662 }
3663 return VINF_SUCCESS;
3664}
3665
3666/**
3667 * @copydoc FNSSMDEVSAVEEXEC
3668 */
3669int vmsvgaSaveExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSM)
3670{
3671 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3672 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3673 int rc;
3674
3675 /* Save our part of the VGAState */
3676 rc = SSMR3PutStructEx(pSSM, &pThis->svga, sizeof(pThis->svga), 0, g_aVGAStateSVGAFields, NULL);
3677 AssertRCReturn(rc, rc);
3678
3679 /* Save the framebuffer backup. */
3680 rc = SSMR3PutMem(pSSM, pThis->svga.pFrameBufferBackup, VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
3681 AssertRCReturn(rc, rc);
3682
3683 /* Save the VMSVGA state. */
3684 rc = SSMR3PutStructEx(pSSM, pSVGAState, sizeof(*pSVGAState), 0, g_aVMSVGASTATEFields, NULL);
3685 AssertRCReturn(rc, rc);
3686
3687 /* Save the active cursor bitmaps. */
3688 if (pSVGAState->Cursor.fActive)
3689 {
3690 rc = SSMR3PutMem(pSSM, pSVGAState->Cursor.pData, pSVGAState->Cursor.cbData);
3691 AssertRCReturn(rc, rc);
3692 }
3693
3694 /* Save the GMR state */
3695 for (uint32_t i = 0; i < RT_ELEMENTS(pSVGAState->aGMR); i++)
3696 {
3697 rc = SSMR3PutStructEx(pSSM, &pSVGAState->aGMR[i], sizeof(pSVGAState->aGMR[i]), 0, g_aGMRFields, NULL);
3698 AssertRCReturn(rc, rc);
3699
3700 for (uint32_t j = 0; j < pSVGAState->aGMR[i].numDescriptors; j++)
3701 {
3702 rc = SSMR3PutStructEx(pSSM, &pSVGAState->aGMR[i].paDesc[j], sizeof(pSVGAState->aGMR[i].paDesc[j]), 0, g_aVMSVGAGMRDESCRIPTORFields, NULL);
3703 AssertRCReturn(rc, rc);
3704 }
3705 }
3706
3707# ifdef VBOX_WITH_VMSVGA3D
3708 if (pThis->svga.f3DEnabled)
3709 {
3710 /* Save the 3d state in the FIFO thread. */
3711 pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_SAVESTATE;
3712 pThis->svga.pFIFOExtCmdParam = (void *)pSSM;
3713 /* Hack alert: resume the IO thread as it has been suspended before the destruct callback.
3714 * The PowerOff notification isn't working, so not an option in this case.
3715 */
3716 PDMR3ThreadResume(pThis->svga.pFIFOIOThread);
3717 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3718 /* Wait for the end of the external command. */
3719 rc = RTSemEventWait(pThis->svga.FIFOExtCmdSem, RT_INDEFINITE_WAIT);
3720 AssertRC(rc);
3721 PDMR3ThreadSuspend(pThis->svga.pFIFOIOThread);
3722 }
3723# endif
3724 return VINF_SUCCESS;
3725}
3726
3727/**
3728 * Resets the SVGA hardware state
3729 *
3730 * @returns VBox status code.
3731 * @param pDevIns The device instance.
3732 */
3733int vmsvgaReset(PPDMDEVINS pDevIns)
3734{
3735 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3736 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3737
3738 /* Reset before init? */
3739 if (!pSVGAState)
3740 return VINF_SUCCESS;
3741
3742 Log(("vmsvgaReset\n"));
3743
3744 pThis->svga.pFIFOR3[SVGA_FIFO_NEXT_CMD] = pThis->svga.pFIFOR3[SVGA_FIFO_STOP] = 0;
3745
3746 /* Reset the FIFO thread. */
3747 pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_RESET;
3748 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3749 /* Wait for the end of the termination sequence. */
3750 int rc = RTSemEventWait(pThis->svga.FIFOExtCmdSem, 10000);
3751 AssertRC(rc);
3752
3753 pThis->svga.cScratchRegion = VMSVGA_SCRATCH_SIZE;
3754 memset(pThis->svga.au32ScratchRegion, 0, sizeof(pThis->svga.au32ScratchRegion));
3755 memset(pThis->svga.pSVGAState, 0, sizeof(VMSVGASTATE));
3756 memset(pThis->svga.pFrameBufferBackup, 0, VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
3757
3758 /* Register caps. */
3759 pThis->svga.u32RegCaps = SVGA_CAP_GMR | SVGA_CAP_GMR2 | SVGA_CAP_CURSOR | SVGA_CAP_CURSOR_BYPASS_2 | SVGA_CAP_EXTENDED_FIFO | SVGA_CAP_IRQMASK | SVGA_CAP_PITCHLOCK | SVGA_CAP_TRACES | SVGA_CAP_SCREEN_OBJECT_2 | SVGA_CAP_ALPHA_CURSOR;
3760# ifdef VBOX_WITH_VMSVGA3D
3761 pThis->svga.u32RegCaps |= SVGA_CAP_3D;
3762# endif
3763
3764 /* Setup FIFO capabilities. */
3765 pThis->svga.pFIFOR3[SVGA_FIFO_CAPABILITIES] = SVGA_FIFO_CAP_FENCE | SVGA_FIFO_CAP_CURSOR_BYPASS_3 | SVGA_FIFO_CAP_GMR2 | SVGA_FIFO_CAP_3D_HWVERSION_REVISED | SVGA_FIFO_CAP_SCREEN_OBJECT_2;
3766
3767 /* Valid with SVGA_FIFO_CAP_SCREEN_OBJECT_2 */
3768 pThis->svga.pFIFOR3[SVGA_FIFO_CURSOR_SCREEN_ID] = SVGA_ID_INVALID;
3769
3770 /* VRAM tracking is enabled by default during bootup. */
3771 pThis->svga.fVRAMTracking = true;
3772 pThis->svga.fEnabled = false;
3773
3774 /* Invalidate current settings. */
3775 pThis->svga.uWidth = VMSVGA_VAL_UNINITIALIZED;
3776 pThis->svga.uHeight = VMSVGA_VAL_UNINITIALIZED;
3777 pThis->svga.uBpp = VMSVGA_VAL_UNINITIALIZED;
3778 pThis->svga.cbScanline = 0;
3779
3780 return rc;
3781}
3782
3783/**
3784 * Cleans up the SVGA hardware state
3785 *
3786 * @returns VBox status code.
3787 * @param pDevIns The device instance.
3788 */
3789int vmsvgaDestruct(PPDMDEVINS pDevIns)
3790{
3791 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3792 PVMSVGASTATE pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3793 int rc;
3794
3795 /* Stop the FIFO thread. */
3796 pThis->svga.u8FIFOExtCommand = VMSVGA_FIFO_EXTCMD_TERMINATE;
3797 /* Hack alert: resume the IO thread as it has been suspended before the destruct callback.
3798 * The PowerOff notification isn't working, so not an option in this case.
3799 */
3800 PDMR3ThreadResume(pThis->svga.pFIFOIOThread);
3801 SUPSemEventSignal(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3802
3803 /* Wait for the end of the termination sequence. */
3804 rc = RTSemEventWait(pThis->svga.FIFOExtCmdSem, 10000);
3805 AssertRC(rc);
3806 PDMR3ThreadSuspend(pThis->svga.pFIFOIOThread);
3807
3808 if (pSVGAState)
3809 {
3810# ifndef VMSVGA_USE_EMT_HALT_CODE
3811 if (pSVGAState->hBusyDelayedEmts != NIL_RTSEMEVENTMULTI)
3812 {
3813 RTSemEventMultiDestroy(pSVGAState->hBusyDelayedEmts);
3814 pSVGAState->hBusyDelayedEmts = NIL_RTSEMEVENT;
3815 }
3816# endif
3817 if (pSVGAState->Cursor.fActive)
3818 RTMemFree(pSVGAState->Cursor.pData);
3819
3820 for (unsigned i = 0; i < RT_ELEMENTS(pSVGAState->aGMR); i++)
3821 {
3822 if (pSVGAState->aGMR[i].paDesc)
3823 RTMemFree(pSVGAState->aGMR[i].paDesc);
3824 }
3825 RTMemFree(pSVGAState);
3826 }
3827 if (pThis->svga.pFrameBufferBackup)
3828 RTMemFree(pThis->svga.pFrameBufferBackup);
3829 if (pThis->svga.FIFOExtCmdSem != NIL_RTSEMEVENT)
3830 {
3831 RTSemEventDestroy(pThis->svga.FIFOExtCmdSem);
3832 pThis->svga.FIFOExtCmdSem = NIL_RTSEMEVENT;
3833 }
3834 if (pThis->svga.FIFORequestSem != NIL_SUPSEMEVENT)
3835 {
3836 SUPSemEventClose(pThis->svga.pSupDrvSession, pThis->svga.FIFORequestSem);
3837 pThis->svga.FIFORequestSem = NIL_SUPSEMEVENT;
3838 }
3839
3840 return VINF_SUCCESS;
3841}
3842
3843/**
3844 * Initialize the SVGA hardware state
3845 *
3846 * @returns VBox status code.
3847 * @param pDevIns The device instance.
3848 */
3849int vmsvgaInit(PPDMDEVINS pDevIns)
3850{
3851 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
3852 PVMSVGASTATE pSVGAState;
3853 PVM pVM = PDMDevHlpGetVM(pDevIns);
3854 int rc;
3855
3856 pThis->svga.cScratchRegion = VMSVGA_SCRATCH_SIZE;
3857 memset(pThis->svga.au32ScratchRegion, 0, sizeof(pThis->svga.au32ScratchRegion));
3858
3859 pThis->svga.pSVGAState = RTMemAllocZ(sizeof(VMSVGASTATE));
3860 AssertReturn(pThis->svga.pSVGAState, VERR_NO_MEMORY);
3861 pSVGAState = (PVMSVGASTATE)pThis->svga.pSVGAState;
3862
3863 /* Necessary for creating a backup of the text mode frame buffer when switching into svga mode. */
3864 pThis->svga.pFrameBufferBackup = RTMemAllocZ(VMSVGA_FRAMEBUFFER_BACKUP_SIZE);
3865 AssertReturn(pThis->svga.pFrameBufferBackup, VERR_NO_MEMORY);
3866
3867 /* Create event semaphore. */
3868 pThis->svga.pSupDrvSession = PDMDevHlpGetSupDrvSession(pDevIns);
3869
3870 rc = SUPSemEventCreate(pThis->svga.pSupDrvSession, &pThis->svga.FIFORequestSem);
3871 if (RT_FAILURE(rc))
3872 {
3873 Log(("%s: Failed to create event semaphore for FIFO handling.\n", __FUNCTION__));
3874 return rc;
3875 }
3876
3877 /* Create event semaphore. */
3878 rc = RTSemEventCreate(&pThis->svga.FIFOExtCmdSem);
3879 if (RT_FAILURE(rc))
3880 {
3881 Log(("%s: Failed to create event semaphore for external fifo cmd handling.\n", __FUNCTION__));
3882 return rc;
3883 }
3884
3885# ifndef VMSVGA_USE_EMT_HALT_CODE
3886 /* Create semaphore for delaying EMTs wait for the FIFO to stop being busy. */
3887 rc = RTSemEventMultiCreate(&pSVGAState->hBusyDelayedEmts);
3888 AssertRCReturn(rc, rc);
3889# endif
3890
3891 /* Register caps. */
3892 pThis->svga.u32RegCaps = SVGA_CAP_GMR | SVGA_CAP_GMR2 | SVGA_CAP_CURSOR | SVGA_CAP_CURSOR_BYPASS_2 | SVGA_CAP_EXTENDED_FIFO | SVGA_CAP_IRQMASK | SVGA_CAP_PITCHLOCK | SVGA_CAP_TRACES | SVGA_CAP_SCREEN_OBJECT_2 | SVGA_CAP_ALPHA_CURSOR;
3893# ifdef VBOX_WITH_VMSVGA3D
3894 pThis->svga.u32RegCaps |= SVGA_CAP_3D;
3895# endif
3896
3897 /* Setup FIFO capabilities. */
3898 pThis->svga.pFIFOR3[SVGA_FIFO_CAPABILITIES] = SVGA_FIFO_CAP_FENCE | SVGA_FIFO_CAP_CURSOR_BYPASS_3 | SVGA_FIFO_CAP_GMR2 | SVGA_FIFO_CAP_3D_HWVERSION_REVISED | SVGA_FIFO_CAP_SCREEN_OBJECT_2;
3899
3900 /* Valid with SVGA_FIFO_CAP_SCREEN_OBJECT_2 */
3901 pThis->svga.pFIFOR3[SVGA_FIFO_CURSOR_SCREEN_ID] = SVGA_ID_INVALID;
3902
3903 pThis->svga.pFIFOR3[SVGA_FIFO_3D_HWVERSION] = pThis->svga.pFIFOR3[SVGA_FIFO_3D_HWVERSION_REVISED] = 0; /* no 3d available. */
3904# ifdef VBOX_WITH_VMSVGA3D
3905 if (pThis->svga.f3DEnabled)
3906 {
3907 rc = vmsvga3dInit(pThis);
3908 if (RT_FAILURE(rc))
3909 {
3910 LogRel(("VMSVGA3d: 3D support disabled! (vmsvga3dInit -> %Rrc)\n", rc));
3911 pThis->svga.f3DEnabled = false;
3912 }
3913 }
3914# endif
3915 /* VRAM tracking is enabled by default during bootup. */
3916 pThis->svga.fVRAMTracking = true;
3917
3918 /* Invalidate current settings. */
3919 pThis->svga.uWidth = VMSVGA_VAL_UNINITIALIZED;
3920 pThis->svga.uHeight = VMSVGA_VAL_UNINITIALIZED;
3921 pThis->svga.uBpp = VMSVGA_VAL_UNINITIALIZED;
3922 pThis->svga.cbScanline = 0;
3923
3924 pThis->svga.u32MaxWidth = VBE_DISPI_MAX_YRES;
3925 pThis->svga.u32MaxHeight = VBE_DISPI_MAX_XRES;
3926 while (pThis->svga.u32MaxWidth * pThis->svga.u32MaxHeight * 4 /* 32 bpp */ > pThis->vram_size)
3927 {
3928 pThis->svga.u32MaxWidth -= 256;
3929 pThis->svga.u32MaxHeight -= 256;
3930 }
3931 Log(("VMSVGA: Maximum size (%d,%d)\n", pThis->svga.u32MaxWidth, pThis->svga.u32MaxHeight));
3932
3933 /* Create the async IO thread. */
3934 rc = PDMDevHlpThreadCreate(pDevIns, &pThis->svga.pFIFOIOThread, pThis, vmsvgaFIFOLoop, vmsvgaFIFOLoopWakeUp, 0,
3935 RTTHREADTYPE_IO, "VMSVGA FIFO");
3936 if (RT_FAILURE(rc))
3937 {
3938 AssertMsgFailed(("%s: Async IO Thread creation for FIFO handling failed rc=%d\n", __FUNCTION__, rc));
3939 return rc;
3940 }
3941
3942 /*
3943 * Statistics.
3944 */
3945 STAM_REG(pVM, &pSVGAState->StatR3CmdPresent, STAMTYPE_PROFILE, "/Devices/VMSVGA/3d/Cmd/Present", STAMUNIT_TICKS_PER_CALL, "Profiling of Present.");
3946 STAM_REG(pVM, &pSVGAState->StatR3CmdDrawPrimitive, STAMTYPE_PROFILE, "/Devices/VMSVGA/3d/Cmd/DrawPrimitive", STAMUNIT_TICKS_PER_CALL, "Profiling of DrawPrimitive.");
3947 STAM_REG(pVM, &pSVGAState->StatR3CmdSurfaceDMA, STAMTYPE_PROFILE, "/Devices/VMSVGA/3d/Cmd/SurfaceDMA", STAMUNIT_TICKS_PER_CALL, "Profiling of SurfaceDMA.");
3948 STAM_REL_REG(pVM, &pSVGAState->StatBusyDelayEmts, STAMTYPE_PROFILE, "/Devices/VMSVGA/EmtDelayOnBusyFifo", STAMUNIT_TICKS_PER_CALL, "Time we've delayed EMTs because of busy FIFO thread.");
3949 STAM_REL_REG(pVM, &pSVGAState->StatFifoCommands, STAMTYPE_COUNTER, "/Devices/VMSVGA/FifoCommands", STAMUNIT_OCCURENCES, "FIFO command counter.");
3950 STAM_REL_REG(pVM, &pSVGAState->StatFifoErrors, STAMTYPE_COUNTER, "/Devices/VMSVGA/FifoErrors", STAMUNIT_OCCURENCES, "FIFO error counter.");
3951 STAM_REL_REG(pVM, &pSVGAState->StatFifoUnkCmds, STAMTYPE_COUNTER, "/Devices/VMSVGA/FifoUnknownCommands", STAMUNIT_OCCURENCES, "FIFO unknown command counter.");
3952 STAM_REL_REG(pVM, &pSVGAState->StatFifoTodoTimeout, STAMTYPE_COUNTER, "/Devices/VMSVGA/FifoTodoTimeout", STAMUNIT_OCCURENCES, "Number of times we discovered pending work after a wait timeout.");
3953 STAM_REL_REG(pVM, &pSVGAState->StatFifoTodoWoken, STAMTYPE_COUNTER, "/Devices/VMSVGA/FifoTodoWoken", STAMUNIT_OCCURENCES, "Number of times we discovered pending work after being woken up.");
3954 STAM_REL_REG(pVM, &pSVGAState->StatFifoStalls, STAMTYPE_PROFILE, "/Devices/VMSVGA/FifoStalls", STAMUNIT_TICKS_PER_CALL, "Profiling of FIFO stalls (waiting for guest to finish copying data).");
3955
3956 return VINF_SUCCESS;
3957}
3958
3959# ifdef VBOX_WITH_VMSVGA3D
3960/** Names for the vmsvga 3d capabilities, prefixed with format type hint char. */
3961static const char * const g_apszVmSvgaDevCapNames[] =
3962{
3963 "x3D", /* = 0 */
3964 "xMAX_LIGHTS",
3965 "xMAX_TEXTURES",
3966 "xMAX_CLIP_PLANES",
3967 "xVERTEX_SHADER_VERSION",
3968 "xVERTEX_SHADER",
3969 "xFRAGMENT_SHADER_VERSION",
3970 "xFRAGMENT_SHADER",
3971 "xMAX_RENDER_TARGETS",
3972 "xS23E8_TEXTURES",
3973 "xS10E5_TEXTURES",
3974 "xMAX_FIXED_VERTEXBLEND",
3975 "xD16_BUFFER_FORMAT",
3976 "xD24S8_BUFFER_FORMAT",
3977 "xD24X8_BUFFER_FORMAT",
3978 "xQUERY_TYPES",
3979 "xTEXTURE_GRADIENT_SAMPLING",
3980 "rMAX_POINT_SIZE",
3981 "xMAX_SHADER_TEXTURES",
3982 "xMAX_TEXTURE_WIDTH",
3983 "xMAX_TEXTURE_HEIGHT",
3984 "xMAX_VOLUME_EXTENT",
3985 "xMAX_TEXTURE_REPEAT",
3986 "xMAX_TEXTURE_ASPECT_RATIO",
3987 "xMAX_TEXTURE_ANISOTROPY",
3988 "xMAX_PRIMITIVE_COUNT",
3989 "xMAX_VERTEX_INDEX",
3990 "xMAX_VERTEX_SHADER_INSTRUCTIONS",
3991 "xMAX_FRAGMENT_SHADER_INSTRUCTIONS",
3992 "xMAX_VERTEX_SHADER_TEMPS",
3993 "xMAX_FRAGMENT_SHADER_TEMPS",
3994 "xTEXTURE_OPS",
3995 "xSURFACEFMT_X8R8G8B8",
3996 "xSURFACEFMT_A8R8G8B8",
3997 "xSURFACEFMT_A2R10G10B10",
3998 "xSURFACEFMT_X1R5G5B5",
3999 "xSURFACEFMT_A1R5G5B5",
4000 "xSURFACEFMT_A4R4G4B4",
4001 "xSURFACEFMT_R5G6B5",
4002 "xSURFACEFMT_LUMINANCE16",
4003 "xSURFACEFMT_LUMINANCE8_ALPHA8",
4004 "xSURFACEFMT_ALPHA8",
4005 "xSURFACEFMT_LUMINANCE8",
4006 "xSURFACEFMT_Z_D16",
4007 "xSURFACEFMT_Z_D24S8",
4008 "xSURFACEFMT_Z_D24X8",
4009 "xSURFACEFMT_DXT1",
4010 "xSURFACEFMT_DXT2",
4011 "xSURFACEFMT_DXT3",
4012 "xSURFACEFMT_DXT4",
4013 "xSURFACEFMT_DXT5",
4014 "xSURFACEFMT_BUMPX8L8V8U8",
4015 "xSURFACEFMT_A2W10V10U10",
4016 "xSURFACEFMT_BUMPU8V8",
4017 "xSURFACEFMT_Q8W8V8U8",
4018 "xSURFACEFMT_CxV8U8",
4019 "xSURFACEFMT_R_S10E5",
4020 "xSURFACEFMT_R_S23E8",
4021 "xSURFACEFMT_RG_S10E5",
4022 "xSURFACEFMT_RG_S23E8",
4023 "xSURFACEFMT_ARGB_S10E5",
4024 "xSURFACEFMT_ARGB_S23E8",
4025 "xMISSING62",
4026 "xMAX_VERTEX_SHADER_TEXTURES",
4027 "xMAX_SIMULTANEOUS_RENDER_TARGETS",
4028 "xSURFACEFMT_V16U16",
4029 "xSURFACEFMT_G16R16",
4030 "xSURFACEFMT_A16B16G16R16",
4031 "xSURFACEFMT_UYVY",
4032 "xSURFACEFMT_YUY2",
4033 "xMULTISAMPLE_NONMASKABLESAMPLES",
4034 "xMULTISAMPLE_MASKABLESAMPLES",
4035 "xALPHATOCOVERAGE",
4036 "xSUPERSAMPLE",
4037 "xAUTOGENMIPMAPS",
4038 "xSURFACEFMT_NV12",
4039 "xSURFACEFMT_AYUV",
4040 "xMAX_CONTEXT_IDS",
4041 "xMAX_SURFACE_IDS",
4042 "xSURFACEFMT_Z_DF16",
4043 "xSURFACEFMT_Z_DF24",
4044 "xSURFACEFMT_Z_D24S8_INT",
4045 "xSURFACEFMT_BC4_UNORM",
4046 "xSURFACEFMT_BC5_UNORM", /* 83 */
4047};
4048# endif
4049
4050
4051/**
4052 * Power On notification.
4053 *
4054 * @returns VBox status.
4055 * @param pDevIns The device instance data.
4056 *
4057 * @remarks Caller enters the device critical section.
4058 */
4059DECLCALLBACK(void) vmsvgaR3PowerOn(PPDMDEVINS pDevIns)
4060{
4061 PVGASTATE pThis = PDMINS_2_DATA(pDevIns, PVGASTATE);
4062 int rc;
4063
4064# ifdef VBOX_WITH_VMSVGA3D
4065 if (pThis->svga.f3DEnabled)
4066 {
4067 rc = vmsvga3dPowerOn(pThis);
4068
4069 if (RT_SUCCESS(rc))
4070 {
4071 bool fSavedBuffering = RTLogRelSetBuffering(true);
4072 SVGA3dCapsRecord *pCaps;
4073 SVGA3dCapPair *pData;
4074 uint32_t idxCap = 0;
4075
4076 /* 3d hardware version; latest and greatest */
4077 pThis->svga.pFIFOR3[SVGA_FIFO_3D_HWVERSION_REVISED] = SVGA3D_HWVERSION_CURRENT;
4078 pThis->svga.pFIFOR3[SVGA_FIFO_3D_HWVERSION] = SVGA3D_HWVERSION_CURRENT;
4079
4080 pCaps = (SVGA3dCapsRecord *)&pThis->svga.pFIFOR3[SVGA_FIFO_3D_CAPS];
4081 pCaps->header.type = SVGA3DCAPS_RECORD_DEVCAPS;
4082 pData = (SVGA3dCapPair *)&pCaps->data;
4083
4084 /* Fill out all 3d capabilities. */
4085 for (unsigned i = 0; i < SVGA3D_DEVCAP_MAX; i++)
4086 {
4087 uint32_t val = 0;
4088
4089 rc = vmsvga3dQueryCaps(pThis, i, &val);
4090 if (RT_SUCCESS(rc))
4091 {
4092 pData[idxCap][0] = i;
4093 pData[idxCap][1] = val;
4094 idxCap++;
4095 if (g_apszVmSvgaDevCapNames[i][0] == 'x')
4096 LogRel(("VMSVGA3d: cap[%u]=%#010x {%s}\n", i, val, &g_apszVmSvgaDevCapNames[i][1]));
4097 else
4098 LogRel(("VMSVGA3d: cap[%u]=%d.%04u {%s}\n", i, (int)*(float *)&val, (unsigned)(*(float *)&val * 10000) % 10000,
4099 &g_apszVmSvgaDevCapNames[i][1]));
4100 }
4101 else
4102 LogRel(("VMSVGA3d: cap[%u]=failed rc=%Rrc! {%s}\n", i, rc, &g_apszVmSvgaDevCapNames[i][1]));
4103 }
4104 pCaps->header.length = (sizeof(pCaps->header) + idxCap * sizeof(SVGA3dCapPair)) / sizeof(uint32_t);
4105 pCaps = (SVGA3dCapsRecord *)((uint32_t *)pCaps + pCaps->header.length);
4106
4107 /* Mark end of record array. */
4108 pCaps->header.length = 0;
4109
4110 RTLogRelSetBuffering(fSavedBuffering);
4111 }
4112 }
4113# endif // VBOX_WITH_VMSVGA3D
4114}
4115
4116#endif /* IN_RING3 */
4117
Note: See TracBrowser for help on using the repository browser.

© 2025 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette