DevPCNet.cpp@ 14180

Last change on this file since 14180 was 13365, checked in by vboxsync, 16 years ago
pcnet: don't crash if the link state changes while no driver is attached
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 192.1 KB

Line
1	/* $Id: DevPCNet.cpp 13365 2008-10-17 08:18:03Z vboxsync $ */
2	/** @file
3	* DevPCNet - AMD PCnet-PCI II / PCnet-FAST III (Am79C970A / Am79C973) Ethernet Controller Emulation.
4	*
5	* This software was written to be compatible with the specifications:
6	* AMD Am79C970A PCnet-PCI II Ethernet Controller Data-Sheet
7	* AMD Publication# 19436 Rev:E Amendment/0 Issue Date: June 2000
8	* and
9	* todo
10	*/
11
12	/*
13	* Copyright (C) 2006-2008 Sun Microsystems, Inc.
14	*
15	* This file is part of VirtualBox Open Source Edition (OSE), as
16	* available from http://www.virtualbox.org. This file is free software;
17	* you can redistribute it and/or modify it under the terms of the GNU
18	* General Public License (GPL) as published by the Free Software
19	* Foundation, in version 2 as it comes in the "COPYING" file of the
20	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
21	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
22	*
23	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
24	* Clara, CA 95054 USA or visit http://www.sun.com if you need
25	* additional information or have any questions.
26	* --------------------------------------------------------------------
27	*
28	* This code is based on:
29	*
30	* AMD PC-Net II (Am79C970A) emulation
31	*
32	* Copyright (c) 2004 Antony T Curtis
33	*
34	* Permission is hereby granted, free of charge, to any person obtaining a copy
35	* of this software and associated documentation files (the "Software"), to deal
36	* in the Software without restriction, including without limitation the rights
37	* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
38	* copies of the Software, and to permit persons to whom the Software is
39	* furnished to do so, subject to the following conditions:
40	*
41	* The above copyright notice and this permission notice shall be included in
42	* all copies or substantial portions of the Software.
43	*
44	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
45	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
46	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
47	* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
48	* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
49	* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
50	* THE SOFTWARE.
51	*/
52
53	/*******************************************************************************
54	* Header Files *
55	*******************************************************************************/
56	#define LOG_GROUP LOG_GROUP_DEV_PCNET
57	#include <VBox/pdmdev.h>
58	#include <VBox/pgm.h>
59	#include <VBox/vm.h> /* for VM_IS_EMT */
60	#include <VBox/DevPCNet.h>
61	#include <iprt/asm.h>
62	#include <iprt/assert.h>
63	#include <iprt/critsect.h>
64	#include <iprt/string.h>
65	#include <iprt/time.h>
66	#include <iprt/net.h>
67	#ifdef IN_RING3
68	# include <iprt/mem.h>
69	# include <iprt/semaphore.h>
70	#endif
71
72	#include "../Builtins.h"
73
74	/* Enable this to catch writes to the ring descriptors instead of using excessive polling */
75	/* #define PCNET_NO_POLLING */
76
77	/* Enable to handle frequent io reads in the guest context (recommended) */
78	#define PCNET_GC_ENABLED
79
80	/* Experimental: queue TX packets */
81	//#define PCNET_QUEUE_SEND_PACKETS
82
83	#if defined(LOG_ENABLED)
84	#define PCNET_DEBUG_IO
85	#define PCNET_DEBUG_BCR
86	#define PCNET_DEBUG_CSR
87	#define PCNET_DEBUG_RMD
88	#define PCNET_DEBUG_TMD
89	#define PCNET_DEBUG_MATCH
90	#define PCNET_DEBUG_MII
91	#endif
92
93	#define PCNET_IOPORT_SIZE 0x20
94	#define PCNET_PNPMMIO_SIZE 0x20
95
96	#define PCNET_SAVEDSTATE_VERSION 10
97
98	#define BCR_MAX_RAP 50
99	#define MII_MAX_REG 32
100	#define CSR_MAX_REG 128
101
102	/* Maximum number of times we report a link down to the guest (failure to send frame) */
103	#define PCNET_MAX_LINKDOWN_REPORTED 3
104
105	/* Maximum frame size we handle */
106	#define MAX_FRAME 1536
107
108
109	typedef struct PCNetState_st PCNetState;
110
111	struct PCNetState_st
112	{
113	PCIDEVICE PciDev;
114	#ifndef PCNET_NO_POLLING
115	/** Poll timer - R3. */
116	PTMTIMERR3 pTimerPollR3;
117	/** Poll timer - R0. */
118	PTMTIMERR0 pTimerPollR0;
119	/** Poll timer - RC. */
120	PTMTIMERRC pTimerPollRC;
121	#endif
122
123	#if HC_ARCH_BITS == 64
124	uint32_t Alignment1;
125	#endif
126
127	/** Software Interrupt timer - R3. */
128	PTMTIMERR3 pTimerSoftIntR3;
129	/** Software Interrupt timer - R0. */
130	PTMTIMERR0 pTimerSoftIntR0;
131	/** Software Interrupt timer - RC. */
132	PTMTIMERRC pTimerSoftIntRC;
133
134	/** Register Address Pointer */
135	uint32_t u32RAP;
136	/** Internal interrupt service */
137	int32_t iISR;
138	/** ??? */
139	uint32_t u32Lnkst;
140	/** Address of the RX descriptor table (ring). Loaded at init. */
141	RTGCPHYS32 GCRDRA;
142	/** Address of the TX descriptor table (ring). Loaded at init. */
143	RTGCPHYS32 GCTDRA;
144	uint8_t aPROM[16];
145	uint16_t aCSR[CSR_MAX_REG];
146	uint16_t aBCR[BCR_MAX_RAP];
147	uint16_t aMII[MII_MAX_REG];
148	uint16_t u16CSR0LastSeenByGuest;
149	uint16_t Alignment2[HC_ARCH_BITS == 32 ? 2 : 4];
150	/** Last time we polled the queues */
151	uint64_t u64LastPoll;
152
153	/** Size of current send frame */
154	uint32_t cbSendFrame;
155	#if HC_ARCH_BITS == 64
156	uint32_t Alignment3;
157	#endif
158	/** Buffer address of current send frame */
159	R3PTRTYPE(uint8_t *) pvSendFrame;
160	/** The xmit buffer. */
161	uint8_t abSendBuf[4096];
162	/** The recv buffer. */
163	uint8_t abRecvBuf[4096];
164
165	/** Pending send packet counter. */
166	uint32_t cPendingSends;
167
168	/** Size of a RX/TX descriptor (8 or 16 bytes according to SWSTYLE */
169	int iLog2DescSize;
170	/** Bits 16..23 in 16-bit mode */
171	RTGCPHYS32 GCUpperPhys;
172
173	/** Transmit signaller - RC. */
174	RCPTRTYPE(PPDMQUEUE) pXmitQueueRC;
175	/** Transmit signaller - R3. */
176	R3PTRTYPE(PPDMQUEUE) pXmitQueueR3;
177	/** Transmit signaller - R0. */
178	R0PTRTYPE(PPDMQUEUE) pXmitQueueR0;
179
180	/** Receive signaller - R3. */
181	R3PTRTYPE(PPDMQUEUE) pCanRxQueueR3;
182	/** Receive signaller - R0. */
183	R0PTRTYPE(PPDMQUEUE) pCanRxQueueR0;
184	/** Receive signaller - RC. */
185	RCPTRTYPE(PPDMQUEUE) pCanRxQueueRC;
186	/** Pointer to the device instance - RC. */
187	PPDMDEVINSRC pDevInsRC;
188	/** Pointer to the device instance - R3. */
189	PPDMDEVINSR3 pDevInsR3;
190	/** Pointer to the device instance - R0. */
191	PPDMDEVINSR0 pDevInsR0;
192	/** Restore timer.
193	* This is used to disconnect and reconnect the link after a restore. */
194	PTMTIMERR3 pTimerRestore;
195	/** Pointer to the connector of the attached network driver. */
196	R3PTRTYPE(PPDMINETWORKCONNECTOR) pDrv;
197	/** Pointer to the attached network driver. */
198	R3PTRTYPE(PPDMIBASE) pDrvBase;
199	/** The base interface. */
200	PDMIBASE IBase;
201	/** The network port interface. */
202	PDMINETWORKPORT INetworkPort;
203	/** The network config port interface. */
204	PDMINETWORKCONFIG INetworkConfig;
205	/** Base address of the MMIO region. */
206	RTGCPHYS32 MMIOBase;
207	/** Base port of the I/O space region. */
208	RTIOPORT IOPortBase;
209	/** If set the link is currently up. */
210	bool fLinkUp;
211	/** If set the link is temporarily down because of a saved state load. */
212	bool fLinkTempDown;
213
214	/** Number of times we've reported the link down. */
215	RTUINT cLinkDownReported;
216	/** The configured MAC address. */
217	RTMAC MacConfigured;
218	/** Alignment padding. */
219	uint8_t Alignment4[HC_ARCH_BITS == 64 ? 6 : 2];
220
221	/** The LED. */
222	PDMLED Led;
223	/** The LED ports. */
224	PDMILEDPORTS ILeds;
225	/** Partner of ILeds. */
226	R3PTRTYPE(PPDMILEDCONNECTORS) pLedsConnector;
227
228	/** Async send thread */
229	RTSEMEVENT hSendEventSem;
230	/** The Async send thread. */
231	PPDMTHREAD pSendThread;
232
233	/** Access critical section. */
234	PDMCRITSECT CritSect;
235	/** Event semaphore for blocking on receive. */
236	RTSEMEVENT hEventOutOfRxSpace;
237	/** We are waiting/about to start waiting for more receive buffers. */
238	bool volatile fMaybeOutOfSpace;
239	/** True if we signal the guest that RX packets are missing. */
240	bool fSignalRxMiss;
241	uint8_t Alignment5[HC_ARCH_BITS == 64 ? 6 : 2];
242
243	#ifdef PCNET_NO_POLLING
244	RTGCPHYS32 TDRAPhysOld;
245	uint32_t cbTDRAOld;
246
247	RTGCPHYS32 RDRAPhysOld;
248	uint32_t cbRDRAOld;
249
250	DECLRCCALLBACKMEMBER(int, pfnEMInterpretInstructionRC, (PVM pVM, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize));
251	DECLR0CALLBACKMEMBER(int, pfnEMInterpretInstructionR0, (PVM pVM, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, uint32_t *pcbSize));
252	#endif
253
254	/** The shared memory used for the private interface - R3. */
255	R3PTRTYPE(PPCNETGUESTSHAREDMEMORY) pSharedMMIOR3;
256	/** The shared memory used for the private interface - R0. */
257	R0PTRTYPE(PPCNETGUESTSHAREDMEMORY) pSharedMMIOR0;
258	/** The shared memory used for the private interface - RC. */
259	RCPTRTYPE(PPCNETGUESTSHAREDMEMORY) pSharedMMIORC;
260
261	#if HC_ARCH_BITS == 64
262	uint32_t Alignment6;
263	#endif
264
265	/** True if host and guest admitted to use the private interface. */
266	bool fPrivIfEnabled;
267	bool fGCEnabled;
268	bool fR0Enabled;
269	bool fAm79C973;
270	uint32_t u32LinkSpeed;
271
272	#ifdef PCNET_QUEUE_SEND_PACKETS
273	# define PCNET_MAX_XMIT_SLOTS 128
274	# define PCNET_MAX_XMIT_SLOTS_MASK (PCNET_MAX_XMIT_SLOTS - 1)
275
276	uint32_t iXmitRingBufProd;
277	uint32_t iXmitRingBufCons;
278	/** @todo XXX currently atomic operations on this variable are overkill */
279	volatile int32_t cXmitRingBufPending;
280	uint16_t cbXmitRingBuffer[PCNET_MAX_XMIT_SLOTS];
281	R3PTRTYPE(uint8_t *) apXmitRingBuffer[PCNET_MAX_XMIT_SLOTS];
282	#endif
283
284	STAMCOUNTER StatReceiveBytes;
285	STAMCOUNTER StatTransmitBytes;
286	#ifdef VBOX_WITH_STATISTICS
287	STAMPROFILEADV StatMMIOReadGC;
288	STAMPROFILEADV StatMMIOReadHC;
289	STAMPROFILEADV StatMMIOWriteGC;
290	STAMPROFILEADV StatMMIOWriteHC;
291	STAMPROFILEADV StatAPROMRead;
292	STAMPROFILEADV StatAPROMWrite;
293	STAMPROFILEADV StatIOReadGC;
294	STAMPROFILEADV StatIOReadHC;
295	STAMPROFILEADV StatIOWriteGC;
296	STAMPROFILEADV StatIOWriteHC;
297	STAMPROFILEADV StatTimer;
298	STAMPROFILEADV StatReceive;
299	STAMPROFILEADV StatTransmit;
300	STAMPROFILEADV StatTransmitSend;
301	STAMPROFILEADV StatTdtePollGC;
302	STAMPROFILEADV StatTdtePollHC;
303	STAMPROFILEADV StatTmdStoreGC;
304	STAMPROFILEADV StatTmdStoreHC;
305	STAMPROFILEADV StatRdtePollGC;
306	STAMPROFILEADV StatRdtePollHC;
307	STAMPROFILE StatRxOverflow;
308	STAMCOUNTER StatRxOverflowWakeup;
309	STAMCOUNTER aStatXmitFlush[16];
310	STAMCOUNTER aStatXmitChainCounts[16];
311	STAMCOUNTER StatXmitSkipCurrent;
312	STAMPROFILEADV StatInterrupt;
313	STAMPROFILEADV StatPollTimer;
314	STAMCOUNTER StatMIIReads;
315	# ifdef PCNET_NO_POLLING
316	STAMCOUNTER StatRCVRingWrite;
317	STAMCOUNTER StatTXRingWrite;
318	STAMCOUNTER StatRingWriteHC;
319	STAMCOUNTER StatRingWriteR0;
320	STAMCOUNTER StatRingWriteGC;
321
322	STAMCOUNTER StatRingWriteFailedHC;
323	STAMCOUNTER StatRingWriteFailedR0;
324	STAMCOUNTER StatRingWriteFailedGC;
325
326	STAMCOUNTER StatRingWriteOutsideHC;
327	STAMCOUNTER StatRingWriteOutsideR0;
328	STAMCOUNTER StatRingWriteOutsideGC;
329	# endif
330	#endif /* VBOX_WITH_STATISTICS */
331	};
332
333	#define PCNETSTATE_2_DEVINS(pPCNet) ((pPCNet)->CTX_SUFF(pDevIns))
334	#define PCIDEV_2_PCNETSTATE(pPciDev) ((PCNetState *)(pPciDev))
335	#define PCNET_INST_NR (PCNETSTATE_2_DEVINS(pThis)->iInstance)
336
337	/* BUS CONFIGURATION REGISTERS */
338	#define BCR_MSRDA 0
339	#define BCR_MSWRA 1
340	#define BCR_MC 2
341	#define BCR_RESERVED3 3
342	#define BCR_LNKST 4
343	#define BCR_LED1 5
344	#define BCR_LED2 6
345	#define BCR_LED3 7
346	#define BCR_RESERVED8 8
347	#define BCR_FDC 9
348	/* 10 - 15 = reserved */
349	#define BCR_IOBASEL 16 /* Reserved */
350	#define BCR_IOBASEU 16 /* Reserved */
351	#define BCR_BSBC 18
352	#define BCR_EECAS 19
353	#define BCR_SWS 20
354	#define BCR_INTCON 21 /* Reserved */
355	#define BCR_PLAT 22
356	#define BCR_PCISVID 23
357	#define BCR_PCISID 24
358	#define BCR_SRAMSIZ 25
359	#define BCR_SRAMB 26
360	#define BCR_SRAMIC 27
361	#define BCR_EBADDRL 28
362	#define BCR_EBADDRU 29
363	#define BCR_EBD 30
364	#define BCR_STVAL 31
365	#define BCR_MIICAS 32
366	#define BCR_MIIADDR 33
367	#define BCR_MIIMDR 34
368	#define BCR_PCIVID 35
369	#define BCR_PMC_A 36
370	#define BCR_DATA0 37
371	#define BCR_DATA1 38
372	#define BCR_DATA2 39
373	#define BCR_DATA3 40
374	#define BCR_DATA4 41
375	#define BCR_DATA5 42
376	#define BCR_DATA6 43
377	#define BCR_DATA7 44
378	#define BCR_PMR1 45
379	#define BCR_PMR2 46
380	#define BCR_PMR3 47
381
382	#define BCR_DWIO(S) !!((S)->aBCR[BCR_BSBC] & 0x0080)
383	#define BCR_SSIZE32(S) !!((S)->aBCR[BCR_SWS ] & 0x0100)
384	#define BCR_SWSTYLE(S) ((S)->aBCR[BCR_SWS ] & 0x00FF)
385
386	#define CSR_INIT(S) !!((S)->aCSR[0] & 0x0001) /*< Init assertion /
387	#define CSR_STRT(S) !!((S)->aCSR[0] & 0x0002) /*< Start assertion /
388	#define CSR_STOP(S) !!((S)->aCSR[0] & 0x0004) /*< Stop assertion /
389	#define CSR_TDMD(S) !!((S)->aCSR[0] & 0x0008) /*< Transmit demand. (perform xmit poll now (readable, settable, not clearable) /
390	#define CSR_TXON(S) !!((S)->aCSR[0] & 0x0010) /*< Transmit on (readonly) /
391	#define CSR_RXON(S) !!((S)->aCSR[0] & 0x0020) /*< Receive On /
392	#define CSR_INEA(S) !!((S)->aCSR[0] & 0x0040) /*< Interrupt Enable /
393	#define CSR_LAPPEN(S) !!((S)->aCSR[3] & 0x0020) /*< Look Ahead Packet Processing Enable /
394	#define CSR_DXSUFLO(S) !!((S)->aCSR[3] & 0x0040) /*< Disable Transmit Stop on Underflow error /
395	#define CSR_ASTRP_RCV(S) !!((S)->aCSR[4] & 0x0400) /*< Auto Strip Receive /
396	#define CSR_DPOLL(S) !!((S)->aCSR[4] & 0x1000) /*< Disable Transmit Polling /
397	#define CSR_SPND(S) !!((S)->aCSR[5] & 0x0001) /*< Suspend /
398	#define CSR_LTINTEN(S) !!((S)->aCSR[5] & 0x4000) /*< Last Transmit Interrupt Enable /
399	#define CSR_TOKINTD(S) !!((S)->aCSR[5] & 0x8000) /*< Transmit OK Interrupt Disable /
400
401	#define CSR_STINT !!((S)->aCSR[7] & 0x0800) /*< Software Timer Interrupt /
402	#define CSR_STINTE !!((S)->aCSR[7] & 0x0400) /*< Software Timer Interrupt Enable /
403
404	#define CSR_DRX(S) !!((S)->aCSR[15] & 0x0001) /*< Disable Receiver /
405	#define CSR_DTX(S) !!((S)->aCSR[15] & 0x0002) /*< Disable Transmit /
406	#define CSR_LOOP(S) !!((S)->aCSR[15] & 0x0004) /*< Loopback Enable /
407	#define CSR_DRCVPA(S) !!((S)->aCSR[15] & 0x2000) /*< Disable Receive Physical Address /
408	#define CSR_DRCVBC(S) !!((S)->aCSR[15] & 0x4000) /*< Disable Receive Broadcast /
409	#define CSR_PROM(S) !!((S)->aCSR[15] & 0x8000) /*< Promiscuous Mode /
410
411	#if !defined(RT_ARCH_X86) && !defined(RT_ARCH_AMD64)
412	#error fix macros (and more in this file) for big-endian machines
413	#endif
414
415	#define CSR_IADR(S) ((uint32_t)((S)->aCSR + 1)) /*< Initialization Block Address /
416	#define CSR_CRBA(S) ((uint32_t)((S)->aCSR + 18)) /*< Current Receive Buffer Address /
417	#define CSR_CXBA(S) ((uint32_t)((S)->aCSR + 20)) /*< Current Transmit Buffer Address /
418	#define CSR_NRBA(S) ((uint32_t)((S)->aCSR + 22)) /*< Next Receive Buffer Address /
419	#define CSR_BADR(S) ((uint32_t)((S)->aCSR + 24)) /*< Base Address of Receive Ring /
420	#define CSR_NRDA(S) ((uint32_t)((S)->aCSR + 26)) /*< Next Receive Descriptor Address /
421	#define CSR_CRDA(S) ((uint32_t)((S)->aCSR + 28)) /*< Current Receive Descriptor Address /
422	#define CSR_BADX(S) ((uint32_t)((S)->aCSR + 30)) /*< Base Address of Transmit Descriptor /
423	#define CSR_NXDA(S) ((uint32_t)((S)->aCSR + 32)) /*< Next Transmit Descriptor Address /
424	#define CSR_CXDA(S) ((uint32_t)((S)->aCSR + 34)) /*< Current Transmit Descriptor Address /
425	#define CSR_NNRD(S) ((uint32_t)((S)->aCSR + 36)) /*< Next Next Receive Descriptor Address /
426	#define CSR_NNXD(S) ((uint32_t)((S)->aCSR + 38)) /*< Next Next Transmit Descriptor Address /
427	#define CSR_CRBC(S) ((S)->aCSR[40]) /*< Current Receive Byte Count /
428	#define CSR_CRST(S) ((S)->aCSR[41]) /*< Current Receive Status /
429	#define CSR_CXBC(S) ((S)->aCSR[42]) /*< Current Transmit Byte Count /
430	#define CSR_CXST(S) ((S)->aCSR[43]) /*< Current transmit status /
431	#define CSR_NRBC(S) ((S)->aCSR[44]) /*< Next Receive Byte Count /
432	#define CSR_NRST(S) ((S)->aCSR[45]) /*< Next Receive Status /
433	#define CSR_POLL(S) ((S)->aCSR[46]) /*< Transmit Poll Time Counter /
434	#define CSR_PINT(S) ((S)->aCSR[47]) /*< Transmit Polling Interval /
435	#define CSR_PXDA(S) ((uint32_t)((S)->aCSR + 60)) /*< Previous Transmit Descriptor Address/
436	#define CSR_PXBC(S) ((S)->aCSR[62]) /*< Previous Transmit Byte Count /
437	#define CSR_PXST(S) ((S)->aCSR[63]) /*< Previous Transmit Status /
438	#define CSR_NXBA(S) ((uint32_t)((S)->aCSR + 64)) /*< Next Transmit Buffer Address /
439	#define CSR_NXBC(S) ((S)->aCSR[66]) /*< Next Transmit Byte Count /
440	#define CSR_NXST(S) ((S)->aCSR[67]) /*< Next Transmit Status /
441	#define CSR_RCVRC(S) ((S)->aCSR[72]) /*< Receive Descriptor Ring Counter /
442	#define CSR_XMTRC(S) ((S)->aCSR[74]) /*< Transmit Descriptor Ring Counter /
443	#define CSR_RCVRL(S) ((S)->aCSR[76]) /*< Receive Descriptor Ring Length /
444	#define CSR_XMTRL(S) ((S)->aCSR[78]) /*< Transmit Descriptor Ring Length /
445	#define CSR_MISSC(S) ((S)->aCSR[112]) /*< Missed Frame Count /
446
447	#define PHYSADDR(S,A) ((A) \| (S)->GCUpperPhys)
448
449	/* Version for the PCnet/FAST III 79C973 card */
450	#define CSR_VERSION_LOW_79C973 0x5003 /* the lower two bits must be 11b for AMD */
451	#define CSR_VERSION_LOW_79C970A 0x1003 /* the lower two bits must be 11b for AMD */
452	#define CSR_VERSION_HIGH 0x0262
453
454	/** @todo All structs: big endian? */
455
456	struct INITBLK16
457	{
458	uint16_t mode; /*< copied into csr15 /
459	uint16_t padr1; /*< MAC 0..15 /
460	uint16_t padr2; /*< MAC 16..32 /
461	uint16_t padr3; /*< MAC 33..47 /
462	uint16_t ladrf1; /*< logical address filter 0..15 /
463	uint16_t ladrf2; /*< logical address filter 16..31 /
464	uint16_t ladrf3; /*< logical address filter 32..47 /
465	uint16_t ladrf4; /*< logical address filter 48..63 /
466	uint32_t rdra:24; /*< address of receive descriptor ring /
467	uint32_t res1:5; /*< reserved /
468	uint32_t rlen:3; /*< number of receive descriptor ring entries /
469	uint32_t tdra:24; /*< address of transmit descriptor ring /
470	uint32_t res2:5; /*< reserved /
471	uint32_t tlen:3; /*< number of transmit descriptor ring entries /
472	};
473	AssertCompileSize(INITBLK16, 24);
474
475	/** bird: I've changed the type for the bitfields. They should only be 16-bit all together.
476	* frank: I've changed the bitfiled types to uint32_t to prevent compiler warnings. */
477	struct INITBLK32
478	{
479	uint16_t mode; /*< copied into csr15 /
480	uint16_t res1:4; /*< reserved /
481	uint16_t rlen:4; /*< number of receive descriptor ring entries /
482	uint16_t res2:4; /*< reserved /
483	uint16_t tlen:4; /*< number of transmit descriptor ring entries /
484	uint16_t padr1; /*< MAC 0..15 /
485	uint16_t padr2; /*< MAC 16..31 /
486	uint16_t padr3; /*< MAC 32..47 /
487	uint16_t res3; /*< reserved /
488	uint16_t ladrf1; /*< logical address filter 0..15 /
489	uint16_t ladrf2; /*< logical address filter 16..31 /
490	uint16_t ladrf3; /*< logibal address filter 32..47 /
491	uint16_t ladrf4; /*< logical address filter 48..63 /
492	uint32_t rdra; /*< address of receive descriptor ring /
493	uint32_t tdra; /*< address of transmit descriptor ring /
494	};
495	AssertCompileSize(INITBLK32, 28);
496
497	/** Transmit Message Descriptor */
498	typedef struct TMD
499	{
500	struct
501	{
502	uint32_t tbadr; /*< transmit buffer address /
503	} tmd0;
504	struct
505	{
506	uint32_t bcnt:12; /*< buffer byte count (two's complement) /
507	uint32_t ones:4; /*< must be 1111b /
508	uint32_t res:7; /*< reserved /
509	uint32_t bpe:1; /*< bus parity error /
510	uint32_t enp:1; /*< end of packet /
511	uint32_t stp:1; /*< start of packet /
512	uint32_t def:1; /*< deferred /
513	uint32_t one:1; /*< exactly one retry was needed to transmit a frame /
514	uint32_t ltint:1; /*< suppress interrupts after successful transmission /
515	uint32_t nofcs:1; /**< when set, the state of DXMTFCS is ignored and
516	transmitter FCS generation is activated. */
517	uint32_t err:1; /*< error occured /
518	uint32_t own:1; /*< 0=owned by guest driver, 1=owned by controller /
519	} tmd1;
520	struct
521	{
522	uint32_t trc:4; /*< transmit retry count /
523	uint32_t res:12; /*< reserved /
524	uint32_t tdr:10; /*< ??? /
525	uint32_t rtry:1; /*< retry error /
526	uint32_t lcar:1; /*< loss of carrier /
527	uint32_t lcol:1; /*< late collision /
528	uint32_t exdef:1; /*< excessive deferral /
529	uint32_t uflo:1; /*< underflow error /
530	uint32_t buff:1; /*< out of buffers (ENP not found) /
531	} tmd2;
532	struct
533	{
534	uint32_t res; /*< reserved for user defined space /
535	} tmd3;
536	} TMD;
537	AssertCompileSize(TMD, 16);
538
539	/** Receive Message Descriptor */
540	typedef struct RMD
541	{
542	struct
543	{
544	uint32_t rbadr; /*< receive buffer address /
545	} rmd0;
546	struct
547	{
548	uint32_t bcnt:12; /*< buffer byte count (two's complement) /
549	uint32_t ones:4; /*< must be 1111b /
550	uint32_t res:4; /*< reserved /
551	uint32_t bam:1; /*< broadcast address match /
552	uint32_t lafm:1; /*< logical filter address match /
553	uint32_t pam:1; /*< physcial address match /
554	uint32_t bpe:1; /*< bus parity error /
555	uint32_t enp:1; /*< end of packet /
556	uint32_t stp:1; /*< start of packet /
557	uint32_t buff:1; /*< buffer error /
558	uint32_t crc:1; /*< crc error on incoming frame /
559	uint32_t oflo:1; /*< overflow error (lost all or part of incoming frame) /
560	uint32_t fram:1; /*< frame error /
561	uint32_t err:1; /*< error occured /
562	uint32_t own:1; /*< 0=owned by guest driver, 1=owned by controller /
563	} rmd1;
564	struct
565	{
566	uint32_t mcnt:12; /*< message byte count /
567	uint32_t zeros:4; /*< 0000b /
568	uint32_t rpc:8; /*< receive frame tag /
569	uint32_t rcc:8; /*< receive frame tag + reserved /
570	} rmd2;
571	struct
572	{
573	uint32_t res; /*< reserved for user defined space /
574	} rmd3;
575	} RMD;
576	AssertCompileSize(RMD, 16);
577
578
579	#ifndef VBOX_DEVICE_STRUCT_TESTCASE
580	/*******************************************************************************
581	* Internal Functions *
582	*******************************************************************************/
583	#define PRINT_TMD(T) Log2(( \
584	"TMD0 : TBADR=%#010x\n" \
585	"TMD1 : OWN=%d, ERR=%d, FCS=%d, LTI=%d, " \
586	"ONE=%d, DEF=%d, STP=%d, ENP=%d,\n" \
587	" BPE=%d, BCNT=%d\n" \
588	"TMD2 : BUF=%d, UFL=%d, EXD=%d, LCO=%d, " \
589	"LCA=%d, RTR=%d,\n" \
590	" TDR=%d, TRC=%d\n", \
591	(T)->tmd0.tbadr, \
592	(T)->tmd1.own, (T)->tmd1.err, (T)->tmd1.nofcs, \
593	(T)->tmd1.ltint, (T)->tmd1.one, (T)->tmd1.def, \
594	(T)->tmd1.stp, (T)->tmd1.enp, (T)->tmd1.bpe, \
595	4096-(T)->tmd1.bcnt, \
596	(T)->tmd2.buff, (T)->tmd2.uflo, (T)->tmd2.exdef,\
597	(T)->tmd2.lcol, (T)->tmd2.lcar, (T)->tmd2.rtry, \
598	(T)->tmd2.tdr, (T)->tmd2.trc))
599
600	#define PRINT_RMD(R) Log2(( \
601	"RMD0 : RBADR=%#010x\n" \
602	"RMD1 : OWN=%d, ERR=%d, FRAM=%d, OFLO=%d, " \
603	"CRC=%d, BUFF=%d, STP=%d, ENP=%d,\n " \
604	"BPE=%d, PAM=%d, LAFM=%d, BAM=%d, ONES=%d, BCNT=%d\n" \
605	"RMD2 : RCC=%d, RPC=%d, MCNT=%d, ZEROS=%d\n", \
606	(R)->rmd0.rbadr, \
607	(R)->rmd1.own, (R)->rmd1.err, (R)->rmd1.fram, \
608	(R)->rmd1.oflo, (R)->rmd1.crc, (R)->rmd1.buff, \
609	(R)->rmd1.stp, (R)->rmd1.enp, (R)->rmd1.bpe, \
610	(R)->rmd1.pam, (R)->rmd1.lafm, (R)->rmd1.bam, \
611	(R)->rmd1.ones, 4096-(R)->rmd1.bcnt, \
612	(R)->rmd2.rcc, (R)->rmd2.rpc, (R)->rmd2.mcnt, \
613	(R)->rmd2.zeros))
614
615	#if defined(PCNET_QUEUE_SEND_PACKETS) && defined(IN_RING3)
616	static int pcnetSyncTransmit(PCNetState *pThis);
617	#endif
618	static void pcnetPollTimerStart(PCNetState *pThis);
619
620	/**
621	* Load transmit message descriptor
622	* Make sure we read the own flag first.
623	*
624	* @param pThis adapter private data
625	* @param addr physical address of the descriptor
626	* @param fRetIfNotOwn return immediately after reading the own flag if we don't own the descriptor
627	* @return true if we own the descriptor, false otherwise
628	*/
629	DECLINLINE(bool) pcnetTmdLoad(PCNetState pThis, TMD tmd, RTGCPHYS32 addr, bool fRetIfNotOwn)
630	{
631	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
632	uint8_t ownbyte;
633
634	if (pThis->fPrivIfEnabled)
635	{
636	/* RX/TX descriptors shared between host and guest => direct copy */
637	uint8_t pv = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
638	+ (addr - pThis->GCTDRA)
639	+ pThis->CTX_SUFF(pSharedMMIO)->V.V1.offTxDescriptors;
640	if (!(pv[7] & 0x80) && fRetIfNotOwn)
641	return false;
642	memcpy(tmd, pv, 16);
643	return true;
644	}
645	else if (RT_UNLIKELY(BCR_SWSTYLE(pThis) == 0))
646	{
647	uint16_t xda[4];
648
649	PDMDevHlpPhysRead(pDevIns, addr+3, &ownbyte, 1);
650	if (!(ownbyte & 0x80) && fRetIfNotOwn)
651	return false;
652	PDMDevHlpPhysRead(pDevIns, addr, (void*)&xda[0], sizeof(xda));
653	((uint32_t *)tmd)[0] = (uint32_t)xda[0] \| ((uint32_t)(xda[1] & 0x00ff) << 16);
654	((uint32_t *)tmd)[1] = (uint32_t)xda[2] \| ((uint32_t)(xda[1] & 0xff00) << 16);
655	((uint32_t *)tmd)[2] = (uint32_t)xda[3] << 16;
656	((uint32_t *)tmd)[3] = 0;
657	}
658	else if (RT_LIKELY(BCR_SWSTYLE(pThis) != 3))
659	{
660	PDMDevHlpPhysRead(pDevIns, addr+7, &ownbyte, 1);
661	if (!(ownbyte & 0x80) && fRetIfNotOwn)
662	return false;
663	PDMDevHlpPhysRead(pDevIns, addr, (void*)tmd, 16);
664	}
665	else
666	{
667	uint32_t xda[4];
668	PDMDevHlpPhysRead(pDevIns, addr+7, &ownbyte, 1);
669	if (!(ownbyte & 0x80) && fRetIfNotOwn)
670	return false;
671	PDMDevHlpPhysRead(pDevIns, addr, (void*)&xda[0], sizeof(xda));
672	((uint32_t *)tmd)[0] = xda[2];
673	((uint32_t *)tmd)[1] = xda[1];
674	((uint32_t *)tmd)[2] = xda[0];
675	((uint32_t *)tmd)[3] = xda[3];
676	}
677	/* Double check the own bit; guest drivers might be buggy and lock prefixes in the recompiler are ignored by other threads. */
678	#ifdef DEBUG
679	if (tmd->tmd1.own == 1 && !(ownbyte & 0x80))
680	Log(("pcnetTmdLoad: own bit flipped while reading!!\n"));
681	#endif
682	if (!(ownbyte & 0x80))
683	tmd->tmd1.own = 0;
684
685	return !!tmd->tmd1.own;
686	}
687
688	/**
689	* Store transmit message descriptor and hand it over to the host (the VM guest).
690	* Make sure that all data are transmitted before we clear the own flag.
691	*/
692	DECLINLINE(void) pcnetTmdStorePassHost(PCNetState pThis, TMD tmd, RTGCPHYS32 addr)
693	{
694	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatTmdStore), a);
695	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
696	if (pThis->fPrivIfEnabled)
697	{
698	/* RX/TX descriptors shared between host and guest => direct copy */
699	uint8_t pv = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
700	+ (addr - pThis->GCTDRA)
701	+ pThis->CTX_SUFF(pSharedMMIO)->V.V1.offTxDescriptors;
702	memcpy(pv, tmd, 16);
703	pv[7] &= ~0x80;
704	}
705	else if (RT_UNLIKELY(BCR_SWSTYLE(pThis) == 0))
706	{
707	uint16_t xda[4];
708	xda[0] = ((uint32_t *)tmd)[0] & 0xffff;
709	xda[1] = ((((uint32_t )tmd)[0] >> 16) & 0xff) \| ((((uint32_t )tmd)[1]>>16) & 0xff00);
710	xda[2] = ((uint32_t *)tmd)[1] & 0xffff;
711	xda[3] = ((uint32_t *)tmd)[2] >> 16;
712	xda[1] \|= 0x8000;
713	PDMDevHlpPhysWrite(pDevIns, addr, (void*)&xda[0], sizeof(xda));
714	xda[1] &= ~0x8000;
715	PDMDevHlpPhysWrite(pDevIns, addr+3, (uint8_t*)xda + 3, 1);
716	}
717	else if (RT_LIKELY(BCR_SWSTYLE(pThis) != 3))
718	{
719	((uint32_t*)tmd)[1] \|= 0x80000000;
720	PDMDevHlpPhysWrite(pDevIns, addr, (void*)tmd, 16);
721	((uint32_t*)tmd)[1] &= ~0x80000000;
722	PDMDevHlpPhysWrite(pDevIns, addr+7, (uint8_t*)tmd + 7, 1);
723	}
724	else
725	{
726	uint32_t xda[4];
727	xda[0] = ((uint32_t *)tmd)[2];
728	xda[1] = ((uint32_t *)tmd)[1];
729	xda[2] = ((uint32_t *)tmd)[0];
730	xda[3] = ((uint32_t *)tmd)[3];
731	xda[1] \|= 0x80000000;
732	PDMDevHlpPhysWrite(pDevIns, addr, (void*)&xda[0], sizeof(xda));
733	xda[1] &= ~0x80000000;
734	PDMDevHlpPhysWrite(pDevIns, addr+7, (uint8_t*)xda + 7, 1);
735	}
736	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatTmdStore), a);
737	}
738
739	/**
740	* Load receive message descriptor
741	* Make sure we read the own flag first.
742	*
743	* @param pThis adapter private data
744	* @param addr physical address of the descriptor
745	* @param fRetIfNotOwn return immediately after reading the own flag if we don't own the descriptor
746	* @return true if we own the descriptor, false otherwise
747	*/
748	DECLINLINE(int) pcnetRmdLoad(PCNetState pThis, RMD rmd, RTGCPHYS32 addr, bool fRetIfNotOwn)
749	{
750	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
751	uint8_t ownbyte;
752
753	if (pThis->fPrivIfEnabled)
754	{
755	/* RX/TX descriptors shared between host and guest => direct copy */
756	uint8_t pb = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
757	+ (addr - pThis->GCRDRA)
758	+ pThis->CTX_SUFF(pSharedMMIO)->V.V1.offRxDescriptors;
759	if (!(pb[7] & 0x80) && fRetIfNotOwn)
760	return false;
761	memcpy(rmd, pb, 16);
762	return true;
763	}
764	else if (RT_UNLIKELY(BCR_SWSTYLE(pThis) == 0))
765	{
766	uint16_t rda[4];
767	PDMDevHlpPhysRead(pDevIns, addr+3, &ownbyte, 1);
768	if (!(ownbyte & 0x80) && fRetIfNotOwn)
769	return false;
770	PDMDevHlpPhysRead(pDevIns, addr, (void*)&rda[0], sizeof(rda));
771	((uint32_t *)rmd)[0] = (uint32_t)rda[0] \| ((rda[1] & 0x00ff) << 16);
772	((uint32_t *)rmd)[1] = (uint32_t)rda[2] \| ((rda[1] & 0xff00) << 16);
773	((uint32_t *)rmd)[2] = (uint32_t)rda[3];
774	((uint32_t *)rmd)[3] = 0;
775	}
776	else if (RT_LIKELY(BCR_SWSTYLE(pThis) != 3))
777	{
778	PDMDevHlpPhysRead(pDevIns, addr+7, &ownbyte, 1);
779	if (!(ownbyte & 0x80) && fRetIfNotOwn)
780	return false;
781	PDMDevHlpPhysRead(pDevIns, addr, (void*)rmd, 16);
782	}
783	else
784	{
785	uint32_t rda[4];
786	PDMDevHlpPhysRead(pDevIns, addr+7, &ownbyte, 1);
787	if (!(ownbyte & 0x80) && fRetIfNotOwn)
788	return false;
789	PDMDevHlpPhysRead(pDevIns, addr, (void*)&rda[0], sizeof(rda));
790	((uint32_t *)rmd)[0] = rda[2];
791	((uint32_t *)rmd)[1] = rda[1];
792	((uint32_t *)rmd)[2] = rda[0];
793	((uint32_t *)rmd)[3] = rda[3];
794	}
795	/* Double check the own bit; guest drivers might be buggy and lock prefixes in the recompiler are ignored by other threads. */
796	#ifdef DEBUG
797	if (rmd->rmd1.own == 1 && !(ownbyte & 0x80))
798	Log(("pcnetRmdLoad: own bit flipped while reading!!\n"));
799	#endif
800	if (!(ownbyte & 0x80))
801	rmd->rmd1.own = 0;
802
803	return !!rmd->rmd1.own;
804	}
805
806	/**
807	* Store receive message descriptor and hand it over to the host (the VM guest).
808	* Make sure that all data are transmitted before we clear the own flag.
809	*/
810	DECLINLINE(void) pcnetRmdStorePassHost(PCNetState pThis, RMD rmd, RTGCPHYS32 addr)
811	{
812	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
813	if (pThis->fPrivIfEnabled)
814	{
815	/* RX/TX descriptors shared between host and guest => direct copy */
816	uint8_t pv = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
817	+ (addr - pThis->GCRDRA)
818	+ pThis->CTX_SUFF(pSharedMMIO)->V.V1.offRxDescriptors;
819	memcpy(pv, rmd, 16);
820	pv[7] &= ~0x80;
821	}
822	else if (RT_UNLIKELY(BCR_SWSTYLE(pThis) == 0))
823	{
824	uint16_t rda[4];
825	rda[0] = ((uint32_t *)rmd)[0] & 0xffff;
826	rda[1] = ((((uint32_t )rmd)[0]>>16) & 0xff) \| ((((uint32_t )rmd)[1]>>16) & 0xff00);
827	rda[2] = ((uint32_t *)rmd)[1] & 0xffff;
828	rda[3] = ((uint32_t *)rmd)[2] & 0xffff;
829	rda[1] \|= 0x8000;
830	PDMDevHlpPhysWrite(pDevIns, addr, (void*)&rda[0], sizeof(rda));
831	rda[1] &= ~0x8000;
832	PDMDevHlpPhysWrite(pDevIns, addr+3, (uint8_t*)rda + 3, 1);
833	}
834	else if (RT_LIKELY(BCR_SWSTYLE(pThis) != 3))
835	{
836	((uint32_t*)rmd)[1] \|= 0x80000000;
837	PDMDevHlpPhysWrite(pDevIns, addr, (void*)rmd, 16);
838	((uint32_t*)rmd)[1] &= ~0x80000000;
839	PDMDevHlpPhysWrite(pDevIns, addr+7, (uint8_t*)rmd + 7, 1);
840	}
841	else
842	{
843	uint32_t rda[4];
844	rda[0] = ((uint32_t *)rmd)[2];
845	rda[1] = ((uint32_t *)rmd)[1];
846	rda[2] = ((uint32_t *)rmd)[0];
847	rda[3] = ((uint32_t *)rmd)[3];
848	rda[1] \|= 0x80000000;
849	PDMDevHlpPhysWrite(pDevIns, addr, (void*)&rda[0], sizeof(rda));
850	rda[1] &= ~0x80000000;
851	PDMDevHlpPhysWrite(pDevIns, addr+7, (uint8_t*)rda + 7, 1);
852	}
853	}
854
855	/** Checks if it's a bad (as in invalid) RMD.*/
856	#define IS_RMD_BAD(rmd) ((rmd).rmd1.ones != 15 \|\| (rmd).rmd2.zeros != 0)
857
858	/** The network card is the owner of the RDTE/TDTE, actually it is this driver */
859	#define CARD_IS_OWNER(desc) (((desc) & 0x8000))
860
861	/** The host is the owner of the RDTE/TDTE -- actually the VM guest. */
862	#define HOST_IS_OWNER(desc) (!((desc) & 0x8000))
863
864	#ifndef ETHER_IS_MULTICAST /* Net/Open BSD macro it seems */
865	#define ETHER_IS_MULTICAST(a) (((uint8_t )(a)) & 1)
866	#endif
867
868	#define ETHER_ADDR_LEN ETH_ALEN
869	#define ETH_ALEN 6
870	#pragma pack(1)
871	struct ether_header /** @todo Use RTNETETHERHDR */
872	{
873	uint8_t ether_dhost[ETH_ALEN]; /*< destination ethernet address /
874	uint8_t ether_shost[ETH_ALEN]; /*< source ethernet address /
875	uint16_t ether_type; /*< packet type ID field /
876	};
877	#pragma pack()
878
879	#define PRINT_PKTHDR(BUF) do { \
880	struct ether_header hdr = (struct ether_header )(BUF); \
881	Log(("#%d packet dhost=%02x:%02x:%02x:%02x:%02x:%02x, " \
882	"shost=%02x:%02x:%02x:%02x:%02x:%02x, " \
883	"type=%#06x (bcast=%d)\n", PCNET_INST_NR, \
884	hdr->ether_dhost[0],hdr->ether_dhost[1],hdr->ether_dhost[2], \
885	hdr->ether_dhost[3],hdr->ether_dhost[4],hdr->ether_dhost[5], \
886	hdr->ether_shost[0],hdr->ether_shost[1],hdr->ether_shost[2], \
887	hdr->ether_shost[3],hdr->ether_shost[4],hdr->ether_shost[5], \
888	htons(hdr->ether_type), \
889	!!ETHER_IS_MULTICAST(hdr->ether_dhost))); \
890	} while (0)
891
892
893	#ifdef IN_RING3
894
895	/**
896	* Initialize the shared memory for the private guest interface.
897	*
898	* @note Changing this layout will break SSM for guests using the private guest interface!
899	*/
900	static void pcnetInitSharedMemory(PCNetState *pThis)
901	{
902	/* Clear the entire block for pcnetReset usage. */
903	memset(pThis->pSharedMMIOR3, 0, PCNET_GUEST_SHARED_MEMORY_SIZE);
904
905	pThis->pSharedMMIOR3->u32Version = PCNET_GUEST_INTERFACE_VERSION;
906	uint32_t off = 2048; /* Leave some space for more fields within the header */
907
908	/*
909	* The Descriptor arrays.
910	*/
911	pThis->pSharedMMIOR3->V.V1.offTxDescriptors = off;
912	off = RT_ALIGN(off + PCNET_GUEST_TX_DESCRIPTOR_SIZE * PCNET_GUEST_MAX_TX_DESCRIPTORS, 32);
913
914	pThis->pSharedMMIOR3->V.V1.offRxDescriptors = off;
915	off = RT_ALIGN(off + PCNET_GUEST_RX_DESCRIPTOR_SIZE * PCNET_GUEST_MAX_RX_DESCRIPTORS, 32);
916
917	/* Make sure all the descriptors are mapped into HMA space (and later ring-0). The 8192
918	bytes limit is hardcoded in the PDMDevHlpMMHyperMapMMIO2 call down in pcnetConstruct. */
919	AssertRelease(off <= 8192);
920
921	/*
922	* The buffer arrays.
923	*/
924	#if 0
925	/* Don't allocate TX buffers since Windows guests cannot use it */
926	pThis->pSharedMMIOR3->V.V1.offTxBuffers = off;
927	off = RT_ALIGN(off + PCNET_GUEST_NIC_BUFFER_SIZE * PCNET_GUEST_MAX_TX_DESCRIPTORS, 32);
928	#endif
929
930	pThis->pSharedMMIOR3->V.V1.offRxBuffers = off;
931	pThis->pSharedMMIOR3->fFlags = PCNET_GUEST_FLAGS_ADMIT_HOST;
932	off = RT_ALIGN(off + PCNET_GUEST_NIC_BUFFER_SIZE * PCNET_GUEST_MAX_RX_DESCRIPTORS, 32);
933	AssertRelease(off <= PCNET_GUEST_SHARED_MEMORY_SIZE);
934
935	/* Update the header with the final size. */
936	pThis->pSharedMMIOR3->cbUsed = off;
937	}
938
939	#define MULTICAST_FILTER_LEN 8
940
941	DECLINLINE(uint32_t) lnc_mchash(const uint8_t *ether_addr)
942	{
943	#define LNC_POLYNOMIAL 0xEDB88320UL
944	uint32_t crc = 0xFFFFFFFF;
945	int idx, bit;
946	uint8_t data;
947
948	for (idx = 0; idx < ETHER_ADDR_LEN; idx++)
949	{
950	for (data = *ether_addr++, bit = 0; bit < MULTICAST_FILTER_LEN; bit++)
951	{
952	crc = (crc >> 1) ^ (((crc ^ data) & 1) ? LNC_POLYNOMIAL : 0);
953	data >>= 1;
954	}
955	}
956	return crc;
957	#undef LNC_POLYNOMIAL
958	}
959
960	#define CRC(crc, ch) (crc = (crc >> 8) ^ crctab[(crc ^ (ch)) & 0xff])
961
962	/* generated using the AUTODIN II polynomial
963	* x^32 + x^26 + x^23 + x^22 + x^16 +
964	* x^12 + x^11 + x^10 + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + 1
965	*/
966	static const uint32_t crctab[256] =
967	{
968	0x00000000, 0x77073096, 0xee0e612c, 0x990951ba,
969	0x076dc419, 0x706af48f, 0xe963a535, 0x9e6495a3,
970	0x0edb8832, 0x79dcb8a4, 0xe0d5e91e, 0x97d2d988,
971	0x09b64c2b, 0x7eb17cbd, 0xe7b82d07, 0x90bf1d91,
972	0x1db71064, 0x6ab020f2, 0xf3b97148, 0x84be41de,
973	0x1adad47d, 0x6ddde4eb, 0xf4d4b551, 0x83d385c7,
974	0x136c9856, 0x646ba8c0, 0xfd62f97a, 0x8a65c9ec,
975	0x14015c4f, 0x63066cd9, 0xfa0f3d63, 0x8d080df5,
976	0x3b6e20c8, 0x4c69105e, 0xd56041e4, 0xa2677172,
977	0x3c03e4d1, 0x4b04d447, 0xd20d85fd, 0xa50ab56b,
978	0x35b5a8fa, 0x42b2986c, 0xdbbbc9d6, 0xacbcf940,
979	0x32d86ce3, 0x45df5c75, 0xdcd60dcf, 0xabd13d59,
980	0x26d930ac, 0x51de003a, 0xc8d75180, 0xbfd06116,
981	0x21b4f4b5, 0x56b3c423, 0xcfba9599, 0xb8bda50f,
982	0x2802b89e, 0x5f058808, 0xc60cd9b2, 0xb10be924,
983	0x2f6f7c87, 0x58684c11, 0xc1611dab, 0xb6662d3d,
984	0x76dc4190, 0x01db7106, 0x98d220bc, 0xefd5102a,
985	0x71b18589, 0x06b6b51f, 0x9fbfe4a5, 0xe8b8d433,
986	0x7807c9a2, 0x0f00f934, 0x9609a88e, 0xe10e9818,
987	0x7f6a0dbb, 0x086d3d2d, 0x91646c97, 0xe6635c01,
988	0x6b6b51f4, 0x1c6c6162, 0x856530d8, 0xf262004e,
989	0x6c0695ed, 0x1b01a57b, 0x8208f4c1, 0xf50fc457,
990	0x65b0d9c6, 0x12b7e950, 0x8bbeb8ea, 0xfcb9887c,
991	0x62dd1ddf, 0x15da2d49, 0x8cd37cf3, 0xfbd44c65,
992	0x4db26158, 0x3ab551ce, 0xa3bc0074, 0xd4bb30e2,
993	0x4adfa541, 0x3dd895d7, 0xa4d1c46d, 0xd3d6f4fb,
994	0x4369e96a, 0x346ed9fc, 0xad678846, 0xda60b8d0,
995	0x44042d73, 0x33031de5, 0xaa0a4c5f, 0xdd0d7cc9,
996	0x5005713c, 0x270241aa, 0xbe0b1010, 0xc90c2086,
997	0x5768b525, 0x206f85b3, 0xb966d409, 0xce61e49f,
998	0x5edef90e, 0x29d9c998, 0xb0d09822, 0xc7d7a8b4,
999	0x59b33d17, 0x2eb40d81, 0xb7bd5c3b, 0xc0ba6cad,
1000	0xedb88320, 0x9abfb3b6, 0x03b6e20c, 0x74b1d29a,
1001	0xead54739, 0x9dd277af, 0x04db2615, 0x73dc1683,
1002	0xe3630b12, 0x94643b84, 0x0d6d6a3e, 0x7a6a5aa8,
1003	0xe40ecf0b, 0x9309ff9d, 0x0a00ae27, 0x7d079eb1,
1004	0xf00f9344, 0x8708a3d2, 0x1e01f268, 0x6906c2fe,
1005	0xf762575d, 0x806567cb, 0x196c3671, 0x6e6b06e7,
1006	0xfed41b76, 0x89d32be0, 0x10da7a5a, 0x67dd4acc,
1007	0xf9b9df6f, 0x8ebeeff9, 0x17b7be43, 0x60b08ed5,
1008	0xd6d6a3e8, 0xa1d1937e, 0x38d8c2c4, 0x4fdff252,
1009	0xd1bb67f1, 0xa6bc5767, 0x3fb506dd, 0x48b2364b,
1010	0xd80d2bda, 0xaf0a1b4c, 0x36034af6, 0x41047a60,
1011	0xdf60efc3, 0xa867df55, 0x316e8eef, 0x4669be79,
1012	0xcb61b38c, 0xbc66831a, 0x256fd2a0, 0x5268e236,
1013	0xcc0c7795, 0xbb0b4703, 0x220216b9, 0x5505262f,
1014	0xc5ba3bbe, 0xb2bd0b28, 0x2bb45a92, 0x5cb36a04,
1015	0xc2d7ffa7, 0xb5d0cf31, 0x2cd99e8b, 0x5bdeae1d,
1016	0x9b64c2b0, 0xec63f226, 0x756aa39c, 0x026d930a,
1017	0x9c0906a9, 0xeb0e363f, 0x72076785, 0x05005713,
1018	0x95bf4a82, 0xe2b87a14, 0x7bb12bae, 0x0cb61b38,
1019	0x92d28e9b, 0xe5d5be0d, 0x7cdcefb7, 0x0bdbdf21,
1020	0x86d3d2d4, 0xf1d4e242, 0x68ddb3f8, 0x1fda836e,
1021	0x81be16cd, 0xf6b9265b, 0x6fb077e1, 0x18b74777,
1022	0x88085ae6, 0xff0f6a70, 0x66063bca, 0x11010b5c,
1023	0x8f659eff, 0xf862ae69, 0x616bffd3, 0x166ccf45,
1024	0xa00ae278, 0xd70dd2ee, 0x4e048354, 0x3903b3c2,
1025	0xa7672661, 0xd06016f7, 0x4969474d, 0x3e6e77db,
1026	0xaed16a4a, 0xd9d65adc, 0x40df0b66, 0x37d83bf0,
1027	0xa9bcae53, 0xdebb9ec5, 0x47b2cf7f, 0x30b5ffe9,
1028	0xbdbdf21c, 0xcabac28a, 0x53b39330, 0x24b4a3a6,
1029	0xbad03605, 0xcdd70693, 0x54de5729, 0x23d967bf,
1030	0xb3667a2e, 0xc4614ab8, 0x5d681b02, 0x2a6f2b94,
1031	0xb40bbe37, 0xc30c8ea1, 0x5a05df1b, 0x2d02ef8d,
1032	};
1033
1034	DECLINLINE(int) padr_match(PCNetState pThis, const uint8_t buf, size_t size)
1035	{
1036	struct ether_header hdr = (struct ether_header )buf;
1037	int result;
1038	#if (defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)) && !defined(PCNET_DEBUG_MATCH)
1039	result = !CSR_DRCVPA(pThis) && !memcmp(hdr->ether_dhost, pThis->aCSR + 12, 6);
1040	#else
1041	uint8_t padr[6];
1042	padr[0] = pThis->aCSR[12] & 0xff;
1043	padr[1] = pThis->aCSR[12] >> 8;
1044	padr[2] = pThis->aCSR[13] & 0xff;
1045	padr[3] = pThis->aCSR[13] >> 8;
1046	padr[4] = pThis->aCSR[14] & 0xff;
1047	padr[5] = pThis->aCSR[14] >> 8;
1048	result = !CSR_DRCVPA(pThis) && !memcmp(hdr->ether_dhost, padr, 6);
1049	#endif
1050
1051	#ifdef PCNET_DEBUG_MATCH
1052	Log(("#%d packet dhost=%02x:%02x:%02x:%02x:%02x:%02x, "
1053	"padr=%02x:%02x:%02x:%02x:%02x:%02x => %d\n", PCNET_INST_NR,
1054	hdr->ether_dhost[0],hdr->ether_dhost[1],hdr->ether_dhost[2],
1055	hdr->ether_dhost[3],hdr->ether_dhost[4],hdr->ether_dhost[5],
1056	padr[0],padr[1],padr[2],padr[3],padr[4],padr[5], result));
1057	#endif
1058	return result;
1059	}
1060
1061	DECLINLINE(int) padr_bcast(PCNetState pThis, const uint8_t buf, size_t size)
1062	{
1063	static uint8_t aBCAST[6] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
1064	struct ether_header hdr = (struct ether_header )buf;
1065	int result = !CSR_DRCVBC(pThis) && !memcmp(hdr->ether_dhost, aBCAST, 6);
1066	#ifdef PCNET_DEBUG_MATCH
1067	Log(("#%d padr_bcast result=%d\n", PCNET_INST_NR, result));
1068	#endif
1069	return result;
1070	}
1071
1072	static int ladr_match(PCNetState pThis, const uint8_t buf, size_t size)
1073	{
1074	struct ether_header hdr = (struct ether_header )buf;
1075	if (RT_UNLIKELY(hdr->ether_dhost[0] & 0x01) && ((uint64_t *)&pThis->aCSR[8])[0] != 0LL)
1076	{
1077	int index;
1078	#if defined(RT_ARCH_X86) \|\| defined(RT_ARCH_AMD64)
1079	index = lnc_mchash(hdr->ether_dhost) >> 26;
1080	return ((uint8_t*)(pThis->aCSR + 8))[index >> 3] & (1 << (index & 7));
1081	#else
1082	uint8_t ladr[8];
1083	ladr[0] = pThis->aCSR[8] & 0xff;
1084	ladr[1] = pThis->aCSR[8] >> 8;
1085	ladr[2] = pThis->aCSR[9] & 0xff;
1086	ladr[3] = pThis->aCSR[9] >> 8;
1087	ladr[4] = pThis->aCSR[10] & 0xff;
1088	ladr[5] = pThis->aCSR[10] >> 8;
1089	ladr[6] = pThis->aCSR[11] & 0xff;
1090	ladr[7] = pThis->aCSR[11] >> 8;
1091	index = lnc_mchash(hdr->ether_dhost) >> 26;
1092	return (ladr[index >> 3] & (1 << (index & 7)));
1093	#endif
1094	}
1095	return 0;
1096	}
1097
1098	#endif /* IN_RING3 */
1099
1100	/**
1101	* Get the receive descriptor ring address with a given index.
1102	*/
1103	DECLINLINE(RTGCPHYS32) pcnetRdraAddr(PCNetState *pThis, int idx)
1104	{
1105	return pThis->GCRDRA + ((CSR_RCVRL(pThis) - idx) << pThis->iLog2DescSize);
1106	}
1107
1108	/**
1109	* Get the transmit descriptor ring address with a given index.
1110	*/
1111	DECLINLINE(RTGCPHYS32) pcnetTdraAddr(PCNetState *pThis, int idx)
1112	{
1113	return pThis->GCTDRA + ((CSR_XMTRL(pThis) - idx) << pThis->iLog2DescSize);
1114	}
1115
1116	__BEGIN_DECLS
1117	PDMBOTHCBDECL(int) pcnetIOPortRead(PPDMDEVINS pDevIns, void *pvUser,
1118	RTIOPORT Port, uint32_t *pu32, unsigned cb);
1119	PDMBOTHCBDECL(int) pcnetIOPortWrite(PPDMDEVINS pDevIns, void *pvUser,
1120	RTIOPORT Port, uint32_t u32, unsigned cb);
1121	PDMBOTHCBDECL(int) pcnetIOPortAPromWrite(PPDMDEVINS pDevIns, void *pvUser,
1122	RTIOPORT Port, uint32_t u32, unsigned cb);
1123	PDMBOTHCBDECL(int) pcnetIOPortAPromRead(PPDMDEVINS pDevIns, void *pvUser,
1124	RTIOPORT Port, uint32_t *pu32, unsigned cb);
1125	PDMBOTHCBDECL(int) pcnetMMIORead(PPDMDEVINS pDevIns, void *pvUser,
1126	RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
1127	PDMBOTHCBDECL(int) pcnetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
1128	RTGCPHYS GCPhysAddr, void *pv, unsigned cb);
1129	#ifndef IN_RING3
1130	DECLEXPORT(int) pcnetHandleRingWrite(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
1131	RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
1132	#endif
1133	__END_DECLS
1134
1135	#undef htonl
1136	#define htonl(x) ASMByteSwapU32(x)
1137	#undef htons
1138	#define htons(x) ( (((x) & 0xff00) >> 8) \| (((x) & 0x00ff) << 8) )
1139
1140	static void pcnetPollRxTx(PCNetState *pThis);
1141	static void pcnetPollTimer(PCNetState *pThis);
1142	static void pcnetUpdateIrq(PCNetState *pThis);
1143	static uint32_t pcnetBCRReadU16(PCNetState *pThis, uint32_t u32RAP);
1144	static int pcnetBCRWriteU16(PCNetState *pThis, uint32_t u32RAP, uint32_t val);
1145
1146
1147	#ifdef PCNET_NO_POLLING
1148	# ifndef IN_RING3
1149
1150	/**
1151	* #PF Virtual Handler callback for Guest write access to the ring descriptor page(pThis)
1152	*
1153	* @return VBox status code (appropriate for trap handling and GC return).
1154	* @param pVM VM Handle.
1155	* @param uErrorCode CPU Error code.
1156	* @param pRegFrame Trap register frame.
1157	* @param pvFault The fault address (cr2).
1158	* @param GCPhysFault The GC physical address corresponding to pvFault.
1159	* @param pvUser User argument.
1160	*/
1161	DECLEXPORT(int) pcnetHandleRingWrite(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame,
1162	RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser)
1163	{
1164	PCNetState pThis = (PCNetState )pvUser;
1165
1166	Log(("#%d pcnetHandleRingWriteGC: write to %#010x\n", PCNET_INST_NR, GCPhysFault));
1167
1168	uint32_t cb;
1169	int rc = CTXALLSUFF(pThis->pfnEMInterpretInstruction)(pVM, pRegFrame, pvFault, &cb);
1170	if (RT_SUCCESS(rc) && cb)
1171	{
1172	if ( (GCPhysFault >= pThis->GCTDRA && GCPhysFault + cb < pcnetTdraAddr(pThis, 0))
1173	#ifdef PCNET_MONITOR_RECEIVE_RING
1174	\|\| (GCPhysFault >= pThis->GCRDRA && GCPhysFault + cb < pcnetRdraAddr(pThis, 0))
1175	#endif
1176	)
1177	{
1178	uint32_t offsetTDRA = (GCPhysFault - pThis->GCTDRA);
1179
1180	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
1181	if (RT_SUCCESS(rc))
1182	{
1183	STAM_COUNTER_INC(&CTXALLSUFF(pThis->StatRingWrite)); ;
1184
1185	/* Check if we can do something now */
1186	pcnetPollRxTx(pThis);
1187	pcnetUpdateIrq(pThis);
1188
1189	PDMCritSectLeave(&pThis->CritSect);
1190	return VINF_SUCCESS;
1191	}
1192	}
1193	else
1194	{
1195	STAM_COUNTER_INC(&CTXALLSUFF(pThis->StatRingWriteOutside)); ;
1196	return VINF_SUCCESS; /* outside of the ring range */
1197	}
1198	}
1199	STAM_COUNTER_INC(&CTXALLSUFF(pThis->StatRingWriteFailed)); ;
1200	return VINF_IOM_HC_MMIO_WRITE; /* handle in ring3 */
1201	}
1202
1203	# else /* IN_RING3 */
1204
1205	/**
1206	* #PF Handler callback for physical access handler ranges (MMIO among others) in HC.
1207	*
1208	* The handler can not raise any faults, it's mainly for monitoring write access
1209	* to certain pages.
1210	*
1211	* @returns VINF_SUCCESS if the handler have carried out the operation.
1212	* @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
1213	* @param pVM VM Handle.
1214	* @param GCPhys The physical address the guest is writing to.
1215	* @param pvPhys The HC mapping of that address.
1216	* @param pvBuf What the guest is reading/writing.
1217	* @param cbBuf How much it's reading/writing.
1218	* @param enmAccessType The access type.
1219	* @param pvUser User argument.
1220	*/
1221	static DECLCALLBACK(int) pcnetHandleRingWrite(PVM pVM, RTGCPHYS GCPhys, void pvPhys, void pvBuf,
1222	size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser)
1223	{
1224	PPDMDEVINS pDevIns = (PPDMDEVINS)pvUser;
1225	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
1226
1227	Log(("#%d pcnetHandleRingWrite: write to %#010x\n", PCNET_INST_NR, GCPhys));
1228	#ifdef VBOX_WITH_STATISTICS
1229	STAM_COUNTER_INC(&CTXSUFF(pThis->StatRingWrite));
1230	if (GCPhys >= pThis->GCRDRA && GCPhys < pcnetRdraAddr(pThis, 0))
1231	STAM_COUNTER_INC(&pThis->StatRCVRingWrite);
1232	else if (GCPhys >= pThis->GCTDRA && GCPhys < pcnetTdraAddr(pThis, 0))
1233	STAM_COUNTER_INC(&pThis->StatTXRingWrite);
1234	#endif
1235	/* Perform the actual write */
1236	memcpy((char *)pvPhys, pvBuf, cbBuf);
1237
1238	/* Writes done by our code don't require polling of course */
1239	if (PDMCritSectIsOwner(&pThis->CritSect) == false)
1240	{
1241	if ( (GCPhys >= pThis->GCTDRA && GCPhys + cbBuf < pcnetTdraAddr(pThis, 0))
1242	#ifdef PCNET_MONITOR_RECEIVE_RING
1243	\|\| (GCPhys >= pThis->GCRDRA && GCPhys + cbBuf < pcnetRdraAddr(pThis, 0))
1244	#endif
1245	)
1246	{
1247	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
1248	AssertReleaseRC(rc);
1249	/* Check if we can do something now */
1250	pcnetPollRxTx(pThis);
1251	pcnetUpdateIrq(pThis);
1252	PDMCritSectLeave(&pThis->CritSect);
1253	}
1254	}
1255	return VINF_SUCCESS;
1256	}
1257	# endif /* !IN_RING3 */
1258	#endif /* PCNET_NO_POLLING */
1259
1260	static void pcnetSoftReset(PCNetState *pThis)
1261	{
1262	Log(("#%d pcnetSoftReset:\n", PCNET_INST_NR));
1263
1264	pThis->u32Lnkst = 0x40;
1265	pThis->GCRDRA = 0;
1266	pThis->GCTDRA = 0;
1267	pThis->u32RAP = 0;
1268
1269	pThis->aBCR[BCR_BSBC] &= ~0x0080;
1270
1271	pThis->aCSR[0] = 0x0004;
1272	pThis->aCSR[3] = 0x0000;
1273	pThis->aCSR[4] = 0x0115;
1274	pThis->aCSR[5] = 0x0000;
1275	pThis->aCSR[6] = 0x0000;
1276	pThis->aCSR[8] = 0;
1277	pThis->aCSR[9] = 0;
1278	pThis->aCSR[10] = 0;
1279	pThis->aCSR[11] = 0;
1280	pThis->aCSR[12] = RT_LE2H_U16(((uint16_t *)&pThis->aPROM[0])[0]);
1281	pThis->aCSR[13] = RT_LE2H_U16(((uint16_t *)&pThis->aPROM[0])[1]);
1282	pThis->aCSR[14] = RT_LE2H_U16(((uint16_t *)&pThis->aPROM[0])[2]);
1283	pThis->aCSR[15] &= 0x21c4;
1284	CSR_RCVRC(pThis) = 1;
1285	CSR_XMTRC(pThis) = 1;
1286	CSR_RCVRL(pThis) = 1;
1287	CSR_XMTRL(pThis) = 1;
1288	pThis->aCSR[80] = 0x1410;
1289	pThis->aCSR[88] = pThis->fAm79C973 ? CSR_VERSION_LOW_79C973 : CSR_VERSION_LOW_79C970A;
1290	pThis->aCSR[89] = CSR_VERSION_HIGH;
1291	pThis->aCSR[94] = 0x0000;
1292	pThis->aCSR[100] = 0x0200;
1293	pThis->aCSR[103] = 0x0105;
1294	pThis->aCSR[103] = 0x0105;
1295	CSR_MISSC(pThis) = 0;
1296	pThis->aCSR[114] = 0x0000;
1297	pThis->aCSR[122] = 0x0000;
1298	pThis->aCSR[124] = 0x0000;
1299	}
1300
1301	/**
1302	* Check if we have to send an interrupt to the guest. An interrupt can occur on
1303	* - csr0 (written quite often)
1304	* - csr4 (only written by pcnetSoftReset(), pcnetStop() or by the guest driver)
1305	* - csr5 (only written by pcnetSoftReset(), pcnetStop or by the driver guest)
1306	*/
1307	static void pcnetUpdateIrq(PCNetState *pThis)
1308	{
1309	register int iISR = 0;
1310	register uint16_t csr0 = pThis->aCSR[0];
1311
1312	csr0 &= ~0x0080; /* clear INTR */
1313
1314	STAM_PROFILE_ADV_START(&pThis->StatInterrupt, a);
1315
1316	/* Linux guests set csr4=0x0915
1317	* W2k guests set csr3=0x4940 (disable BABL, MERR, IDON, DXSUFLO */
1318
1319	#if 1
1320	if ( ( (csr0 & ~pThis->aCSR[3]) & 0x5f00)
1321	\|\| (((pThis->aCSR[4]>>1) & ~pThis->aCSR[4]) & 0x0115)
1322	\|\| (((pThis->aCSR[5]>>1) & pThis->aCSR[5]) & 0x0048))
1323	#else
1324	if ( ( !(pThis->aCSR[3] & 0x4000) && !!(csr0 & 0x4000)) /* BABL */
1325	\|\|( !(pThis->aCSR[3] & 0x1000) && !!(csr0 & 0x1000)) /* MISS */
1326	\|\|( !(pThis->aCSR[3] & 0x0100) && !!(csr0 & 0x0100)) /* IDON */
1327	\|\|( !(pThis->aCSR[3] & 0x0200) && !!(csr0 & 0x0200)) /* TINT */
1328	\|\|( !(pThis->aCSR[3] & 0x0400) && !!(csr0 & 0x0400)) /* RINT */
1329	\|\|( !(pThis->aCSR[3] & 0x0800) && !!(csr0 & 0x0800)) /* MERR */
1330	\|\|( !(pThis->aCSR[4] & 0x0001) && !!(pThis->aCSR[4] & 0x0002)) /* JAB */
1331	\|\|( !(pThis->aCSR[4] & 0x0004) && !!(pThis->aCSR[4] & 0x0008)) /* TXSTRT */
1332	\|\|( !(pThis->aCSR[4] & 0x0010) && !!(pThis->aCSR[4] & 0x0020)) /* RCVO */
1333	\|\|( !(pThis->aCSR[4] & 0x0100) && !!(pThis->aCSR[4] & 0x0200)) /* MFCO */
1334	\|\|(!!(pThis->aCSR[5] & 0x0040) && !!(pThis->aCSR[5] & 0x0080)) /* EXDINT */
1335	\|\|(!!(pThis->aCSR[5] & 0x0008) && !!(pThis->aCSR[5] & 0x0010)) /* MPINT */)
1336	#endif
1337	{
1338	iISR = !!(csr0 & 0x0040); /* CSR_INEA */
1339	csr0 \|= 0x0080; /* set INTR */
1340	}
1341
1342	#ifdef VBOX
1343	if (pThis->aCSR[4] & 0x0080) /* UINTCMD */
1344	{
1345	pThis->aCSR[4] &= ~0x0080; /* clear UINTCMD */
1346	pThis->aCSR[4] \|= 0x0040; /* set UINT */
1347	Log(("#%d user int\n", PCNET_INST_NR));
1348	}
1349	if (pThis->aCSR[4] & csr0 & 0x0040 /* CSR_INEA */)
1350	{
1351	csr0 \|= 0x0080; /* set INTR */
1352	iISR = 1;
1353	}
1354	#else /* !VBOX */
1355	if (!!(pThis->aCSR[4] & 0x0080) && CSR_INEA(pThis)) /* UINTCMD */
1356	{
1357	pThis->aCSR[4] &= ~0x0080;
1358	pThis->aCSR[4] \|= 0x0040; /* set UINT */
1359	csr0 \|= 0x0080; /* set INTR */
1360	iISR = 1;
1361	Log(("#%d user int\n", PCNET_INST_NR));
1362	}
1363	#endif /* !VBOX */
1364
1365	#if 1
1366	if (((pThis->aCSR[5]>>1) & pThis->aCSR[5]) & 0x0500)
1367	#else
1368	if ( (!!(pThis->aCSR[5] & 0x0400) && !!(pThis->aCSR[5] & 0x0800)) /* SINT */
1369	\|\|(!!(pThis->aCSR[5] & 0x0100) && !!(pThis->aCSR[5] & 0x0200)) /* SLPINT */)
1370	#endif
1371	{
1372	iISR = 1;
1373	csr0 \|= 0x0080; /* INTR */
1374	}
1375
1376	if ((pThis->aCSR[7] & 0x0C00) == 0x0C00) /* STINT + STINTE */
1377	iISR = 1;
1378
1379	pThis->aCSR[0] = csr0;
1380
1381	Log2(("#%d set irq iISR=%d\n", PCNET_INST_NR, iISR));
1382
1383	/* normal path is to _not_ change the IRQ status */
1384	if (RT_UNLIKELY(iISR != pThis->iISR))
1385	{
1386	Log(("#%d INTA=%d\n", PCNET_INST_NR, iISR));
1387	PDMDevHlpPCISetIrqNoWait(PCNETSTATE_2_DEVINS(pThis), 0, iISR);
1388	pThis->iISR = iISR;
1389	}
1390	STAM_PROFILE_ADV_STOP(&pThis->StatInterrupt, a);
1391	}
1392
1393	/**
1394	* Enable/disable the private guest interface.
1395	*/
1396	static void pcnetEnablePrivateIf(PCNetState *pThis)
1397	{
1398	bool fPrivIfEnabled = pThis->pSharedMMIOR3
1399	&& !!(pThis->CTX_SUFF(pSharedMMIO)->fFlags & PCNET_GUEST_FLAGS_ADMIT_GUEST);
1400	if (fPrivIfEnabled != pThis->fPrivIfEnabled)
1401	{
1402	pThis->fPrivIfEnabled = fPrivIfEnabled;
1403	LogRel(("PCNet#%d: %s private interface\n", PCNET_INST_NR, fPrivIfEnabled ? "Enabling" : "Disabling"));
1404	}
1405	}
1406
1407	#ifdef IN_RING3
1408	#ifdef PCNET_NO_POLLING
1409	static void pcnetUpdateRingHandlers(PCNetState *pThis)
1410	{
1411	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
1412	int rc;
1413
1414	Log(("pcnetUpdateRingHandlers TD %RX32 size %#x -> %RX32 ?size? %#x\n", pThis->TDRAPhysOld, pThis->cbTDRAOld, pThis->GCTDRA, pcnetTdraAddr(pThis, 0)));
1415	Log(("pcnetUpdateRingHandlers RX %RX32 size %#x -> %RX32 ?size? %#x\n", pThis->RDRAPhysOld, pThis->cbRDRAOld, pThis->GCRDRA, pcnetRdraAddr(pThis, 0)));
1416
1417	/** @todo unregister order not correct! */
1418
1419	#ifdef PCNET_MONITOR_RECEIVE_RING
1420	if (pThis->GCRDRA != pThis->RDRAPhysOld \|\| CSR_RCVRL(pThis) != pThis->cbRDRAOld)
1421	{
1422	if (pThis->RDRAPhysOld != 0)
1423	PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pDevIns),
1424	pThis->RDRAPhysOld & ~PAGE_OFFSET_MASK);
1425
1426	rc = PGMR3HandlerPhysicalRegister(PDMDevHlpGetVM(pDevIns),
1427	PGMPHYSHANDLERTYPE_PHYSICAL_WRITE,
1428	pThis->GCRDRA & ~PAGE_OFFSET_MASK,
1429	RT_ALIGN(pcnetRdraAddr(pThis, 0), PAGE_SIZE) - 1,
1430	pcnetHandleRingWrite, pDevIns,
1431	g_DevicePCNet.szR0Mod, "pcnetHandleRingWrite",
1432	pThis->pDevInsHC->pvInstanceDataHC,
1433	g_DevicePCNet.szRCMod, "pcnetHandleRingWrite",
1434	pThis->pDevInsHC->pvInstanceDataRC,
1435	"PCNet receive ring write access handler");
1436	AssertRC(rc);
1437
1438	pThis->RDRAPhysOld = pThis->GCRDRA;
1439	pThis->cbRDRAOld = pcnetRdraAddr(pThis, 0);
1440	}
1441	#endif /* PCNET_MONITOR_RECEIVE_RING */
1442
1443	#ifdef PCNET_MONITOR_RECEIVE_RING
1444	/* 3 possibilities:
1445	* 1) TDRA on different physical page as RDRA
1446	* 2) TDRA completely on same physical page as RDRA
1447	* 3) TDRA & RDRA overlap partly with different physical pages
1448	*/
1449	RTGCPHYS32 RDRAPageStart = pThis->GCRDRA & ~PAGE_OFFSET_MASK;
1450	RTGCPHYS32 RDRAPageEnd = (pcnetRdraAddr(pThis, 0) - 1) & ~PAGE_OFFSET_MASK;
1451	RTGCPHYS32 TDRAPageStart = pThis->GCTDRA & ~PAGE_OFFSET_MASK;
1452	RTGCPHYS32 TDRAPageEnd = (pcnetTdraAddr(pThis, 0) - 1) & ~PAGE_OFFSET_MASK;
1453
1454	if ( RDRAPageStart > TDRAPageEnd
1455	\|\| TDRAPageStart > RDRAPageEnd)
1456	{
1457	#endif /* PCNET_MONITOR_RECEIVE_RING */
1458	/* 1) */
1459	if (pThis->GCTDRA != pThis->TDRAPhysOld \|\| CSR_XMTRL(pThis) != pThis->cbTDRAOld)
1460	{
1461	if (pThis->TDRAPhysOld != 0)
1462	PGMHandlerPhysicalDeregister(PDMDevHlpGetVM(pDevIns),
1463	pThis->TDRAPhysOld & ~PAGE_OFFSET_MASK);
1464
1465	rc = PGMR3HandlerPhysicalRegister(PDMDevHlpGetVM(pDevIns),
1466	PGMPHYSHANDLERTYPE_PHYSICAL_WRITE,
1467	pThis->GCTDRA & ~PAGE_OFFSET_MASK,
1468	RT_ALIGN(pcnetTdraAddr(pThis, 0), PAGE_SIZE) - 1,
1469	pcnetHandleRingWrite, pDevIns,
1470	g_DevicePCNet.szR0Mod, "pcnetHandleRingWrite",
1471	pThis->pDevInsHC->pvInstanceDataHC,
1472	g_DevicePCNet.szRCMod, "pcnetHandleRingWrite",
1473	pThis->pDevInsHC->pvInstanceDataRC,
1474	"PCNet transmit ring write access handler");
1475	AssertRC(rc);
1476
1477	pThis->TDRAPhysOld = pThis->GCTDRA;
1478	pThis->cbTDRAOld = pcnetTdraAddr(pThis, 0);
1479	}
1480	#ifdef PCNET_MONITOR_RECEIVE_RING
1481	}
1482	else
1483	if ( RDRAPageStart != TDRAPageStart
1484	&& ( TDRAPageStart == RDRAPageEnd
1485	\|\| TDRAPageEnd == RDRAPageStart
1486	)
1487	)
1488	{
1489	/* 3) */
1490	AssertFailed();
1491	}
1492	/* else 2) */
1493	#endif
1494	}
1495	#endif /* PCNET_NO_POLLING */
1496
1497	static void pcnetInit(PCNetState *pThis)
1498	{
1499	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
1500	Log(("#%d pcnetInit: init_addr=%#010x\n", PCNET_INST_NR, PHYSADDR(pThis, CSR_IADR(pThis))));
1501
1502	/** @todo Documentation says that RCVRL and XMTRL are stored as two's complement!
1503	* Software is allowed to write these registers directly. */
1504	#define PCNET_INIT() do { \
1505	PDMDevHlpPhysRead(pDevIns, PHYSADDR(pThis, CSR_IADR(pThis)), \
1506	(uint8_t *)&initblk, sizeof(initblk)); \
1507	pThis->aCSR[15] = RT_LE2H_U16(initblk.mode); \
1508	CSR_RCVRL(pThis) = (initblk.rlen < 9) ? (1 << initblk.rlen) : 512; \
1509	CSR_XMTRL(pThis) = (initblk.tlen < 9) ? (1 << initblk.tlen) : 512; \
1510	pThis->aCSR[ 6] = (initblk.tlen << 12) \| (initblk.rlen << 8); \
1511	pThis->aCSR[ 8] = RT_LE2H_U16(initblk.ladrf1); \
1512	pThis->aCSR[ 9] = RT_LE2H_U16(initblk.ladrf2); \
1513	pThis->aCSR[10] = RT_LE2H_U16(initblk.ladrf3); \
1514	pThis->aCSR[11] = RT_LE2H_U16(initblk.ladrf4); \
1515	pThis->aCSR[12] = RT_LE2H_U16(initblk.padr1); \
1516	pThis->aCSR[13] = RT_LE2H_U16(initblk.padr2); \
1517	pThis->aCSR[14] = RT_LE2H_U16(initblk.padr3); \
1518	pThis->GCRDRA = PHYSADDR(pThis, initblk.rdra); \
1519	pThis->GCTDRA = PHYSADDR(pThis, initblk.tdra); \
1520	} while (0)
1521
1522	pcnetEnablePrivateIf(pThis);
1523
1524	if (BCR_SSIZE32(pThis))
1525	{
1526	struct INITBLK32 initblk;
1527	pThis->GCUpperPhys = 0;
1528	PCNET_INIT();
1529	Log(("#%d initblk.rlen=%#04x, initblk.tlen=%#04x\n",
1530	PCNET_INST_NR, initblk.rlen, initblk.tlen));
1531	}
1532	else
1533	{
1534	struct INITBLK16 initblk;
1535	pThis->GCUpperPhys = (0xff00 & (uint32_t)pThis->aCSR[2]) << 16;
1536	PCNET_INIT();
1537	Log(("#%d initblk.rlen=%#04x, initblk.tlen=%#04x\n",
1538	PCNET_INST_NR, initblk.rlen, initblk.tlen));
1539	}
1540
1541	#undef PCNET_INIT
1542
1543	size_t cbRxBuffers = 0;
1544	for (int i = CSR_RCVRL(pThis); i >= 1; i--)
1545	{
1546	RMD rmd;
1547	RTGCPHYS32 addr = pcnetRdraAddr(pThis, i);
1548	/* At this time it is not guaranteed that the buffers are already initialized. */
1549	if (pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, addr), false))
1550	cbRxBuffers += 4096-rmd.rmd1.bcnt;
1551	}
1552
1553	/*
1554	* Heuristics: The Solaris pcn driver allocates too few RX buffers (128 buffers of a
1555	* size of 128 bytes are 16KB in summary) leading to frequent RX buffer overflows. In
1556	* that case we don't signal RX overflows through the CSR0_MISS flag as the driver
1557	* re-initializes the device on every miss. Other guests use at least 32 buffers of
1558	* usually 1536 bytes and should therefore not run into condition. If they are still
1559	* short in RX buffers we notify this condition.
1560	*/
1561	pThis->fSignalRxMiss = (cbRxBuffers == 0 \|\| cbRxBuffers >= 32*_1K);
1562
1563	if (pThis->pDrv)
1564	pThis->pDrv->pfnSetPromiscuousMode(pThis->pDrv, CSR_PROM(pThis));
1565
1566	CSR_RCVRC(pThis) = CSR_RCVRL(pThis);
1567	CSR_XMTRC(pThis) = CSR_XMTRL(pThis);
1568
1569	#ifdef PCNET_NO_POLLING
1570	pcnetUpdateRingHandlers(pThis);
1571	#endif
1572
1573	/* Reset cached RX and TX states */
1574	CSR_CRST(pThis) = CSR_CRBC(pThis) = CSR_NRST(pThis) = CSR_NRBC(pThis) = 0;
1575	CSR_CXST(pThis) = CSR_CXBC(pThis) = CSR_NXST(pThis) = CSR_NXBC(pThis) = 0;
1576
1577	LogRel(("PCNet#%d: Init: ss32=%d GCRDRA=%#010x[%d] GCTDRA=%#010x[%d]%s\n",
1578	PCNET_INST_NR, BCR_SSIZE32(pThis),
1579	pThis->GCRDRA, CSR_RCVRL(pThis), pThis->GCTDRA, CSR_XMTRL(pThis),
1580	!pThis->fSignalRxMiss ? " (CSR0_MISS disabled)" : ""));
1581
1582	pThis->aCSR[0] \|= 0x0101; /* Initialization done */
1583	pThis->aCSR[0] &= ~0x0004; /* clear STOP bit */
1584	}
1585	#endif /* IN_RING3 */
1586
1587	/**
1588	* Start RX/TX operation.
1589	*/
1590	static void pcnetStart(PCNetState *pThis)
1591	{
1592	Log(("#%d pcnetStart:\n", PCNET_INST_NR));
1593	if (!CSR_DTX(pThis))
1594	pThis->aCSR[0] \|= 0x0010; /* set TXON */
1595	if (!CSR_DRX(pThis))
1596	pThis->aCSR[0] \|= 0x0020; /* set RXON */
1597	pcnetEnablePrivateIf(pThis);
1598	pThis->aCSR[0] &= ~0x0004; /* clear STOP bit */
1599	pThis->aCSR[0] \|= 0x0002; /* STRT */
1600	pcnetPollTimerStart(pThis); /* start timer if it was stopped */
1601	}
1602
1603	/**
1604	* Stop RX/TX operation.
1605	*/
1606	static void pcnetStop(PCNetState *pThis)
1607	{
1608	Log(("#%d pcnetStop:\n", PCNET_INST_NR));
1609	pThis->aCSR[0] &= ~0x7feb;
1610	pThis->aCSR[0] \|= 0x0014;
1611	pThis->aCSR[4] &= ~0x02c2;
1612	pThis->aCSR[5] &= ~0x0011;
1613	pcnetEnablePrivateIf(pThis);
1614	pcnetPollTimer(pThis);
1615	}
1616
1617	#ifdef IN_RING3
1618	static DECLCALLBACK(void) pcnetWakeupReceive(PPDMDEVINS pDevIns)
1619	{
1620	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
1621	STAM_COUNTER_INC(&pThis->StatRxOverflowWakeup);
1622	if (pThis->hEventOutOfRxSpace != NIL_RTSEMEVENT)
1623	RTSemEventSignal(pThis->hEventOutOfRxSpace);
1624	}
1625
1626	static DECLCALLBACK(bool) pcnetCanRxQueueConsumer(PPDMDEVINS pDevIns, PPDMQUEUEITEMCORE pItem)
1627	{
1628	pcnetWakeupReceive(pDevIns);
1629	return true;
1630	}
1631	#endif /* IN_RING3 */
1632
1633
1634	/**
1635	* Poll Receive Descriptor Table Entry and cache the results in the appropriate registers.
1636	* Note: Once a descriptor belongs to the network card (this driver), it cannot be changed
1637	* by the host (the guest driver) anymore. Well, it could but the results are undefined by
1638	* definition.
1639	* @param fSkipCurrent if true, don't scan the current RDTE.
1640	*/
1641	static void pcnetRdtePoll(PCNetState *pThis, bool fSkipCurrent=false)
1642	{
1643	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatRdtePoll), a);
1644	/* assume lack of a next receive descriptor */
1645	CSR_NRST(pThis) = 0;
1646
1647	if (RT_LIKELY(pThis->GCRDRA))
1648	{
1649	/*
1650	* The current receive message descriptor.
1651	*/
1652	RMD rmd;
1653	int i = CSR_RCVRC(pThis);
1654	RTGCPHYS32 addr;
1655
1656	if (i < 1)
1657	i = CSR_RCVRL(pThis);
1658
1659	if (!fSkipCurrent)
1660	{
1661	addr = pcnetRdraAddr(pThis, i);
1662	CSR_CRDA(pThis) = CSR_CRBA(pThis) = 0;
1663	CSR_CRBC(pThis) = CSR_CRST(pThis) = 0;
1664	if (!pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, addr), true))
1665	{
1666	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatRdtePoll), a);
1667	return;
1668	}
1669	if (RT_LIKELY(!IS_RMD_BAD(rmd)))
1670	{
1671	CSR_CRDA(pThis) = addr; /* Receive Descriptor Address */
1672	CSR_CRBA(pThis) = rmd.rmd0.rbadr; /* Receive Buffer Address */
1673	CSR_CRBC(pThis) = rmd.rmd1.bcnt; /* Receive Byte Count */
1674	CSR_CRST(pThis) = ((uint32_t )&rmd)[1] >> 16; / Receive Status */
1675	if (pThis->fMaybeOutOfSpace)
1676	{
1677	#ifdef IN_RING3
1678	pcnetWakeupReceive(PCNETSTATE_2_DEVINS(pThis));
1679	#else
1680	PPDMQUEUEITEMCORE pItem = PDMQueueAlloc(pThis->CTX_SUFF(pCanRxQueue));
1681	if (pItem)
1682	PDMQueueInsert(pThis->CTX_SUFF(pCanRxQueue), pItem);
1683	#endif
1684	}
1685	}
1686	else
1687	{
1688	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatRdtePoll), a);
1689	/* This is not problematic since we don't own the descriptor */
1690	LogRel(("PCNet#%d: BAD RMD ENTRIES AT %#010x (i=%d)\n",
1691	PCNET_INST_NR, addr, i));
1692	return;
1693	}
1694	}
1695
1696	/*
1697	* The next descriptor.
1698	*/
1699	if (--i < 1)
1700	i = CSR_RCVRL(pThis);
1701	addr = pcnetRdraAddr(pThis, i);
1702	CSR_NRDA(pThis) = CSR_NRBA(pThis) = 0;
1703	CSR_NRBC(pThis) = 0;
1704	if (!pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, addr), true))
1705	{
1706	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatRdtePoll), a);
1707	return;
1708	}
1709	if (RT_LIKELY(!IS_RMD_BAD(rmd)))
1710	{
1711	CSR_NRDA(pThis) = addr; /* Receive Descriptor Address */
1712	CSR_NRBA(pThis) = rmd.rmd0.rbadr; /* Receive Buffer Address */
1713	CSR_NRBC(pThis) = rmd.rmd1.bcnt; /* Receive Byte Count */
1714	CSR_NRST(pThis) = ((uint32_t )&rmd)[1] >> 16; / Receive Status */
1715	}
1716	else
1717	{
1718	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatRdtePoll), a);
1719	/* This is not problematic since we don't own the descriptor */
1720	LogRel(("PCNet#%d: BAD RMD ENTRIES + AT %#010x (i=%d)\n",
1721	PCNET_INST_NR, addr, i));
1722	return;
1723	}
1724
1725	/**
1726	* @todo NNRD
1727	*/
1728	}
1729	else
1730	{
1731	CSR_CRDA(pThis) = CSR_CRBA(pThis) = CSR_NRDA(pThis) = CSR_NRBA(pThis) = 0;
1732	CSR_CRBC(pThis) = CSR_NRBC(pThis) = CSR_CRST(pThis) = 0;
1733	}
1734	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatRdtePoll), a);
1735	}
1736
1737	/**
1738	* Poll Transmit Descriptor Table Entry
1739	* @return true if transmit descriptors available
1740	*/
1741	static int pcnetTdtePoll(PCNetState pThis, TMD tmd)
1742	{
1743	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatTdtePoll), a);
1744	if (RT_LIKELY(pThis->GCTDRA))
1745	{
1746	RTGCPHYS32 cxda = pcnetTdraAddr(pThis, CSR_XMTRC(pThis));
1747
1748	if (!pcnetTmdLoad(pThis, tmd, PHYSADDR(pThis, cxda), true))
1749	{
1750	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatTdtePoll), a);
1751	return 0;
1752	}
1753
1754	if (RT_UNLIKELY(tmd->tmd1.ones != 15))
1755	{
1756	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatTdtePoll), a);
1757	LogRel(("PCNet#%d: BAD TMD XDA=%#010x\n",
1758	PCNET_INST_NR, PHYSADDR(pThis, cxda)));
1759	return 0;
1760	}
1761
1762	/* previous xmit descriptor */
1763	CSR_PXDA(pThis) = CSR_CXDA(pThis);
1764	CSR_PXBC(pThis) = CSR_CXBC(pThis);
1765	CSR_PXST(pThis) = CSR_CXST(pThis);
1766
1767	/* set current trasmit decriptor. */
1768	CSR_CXDA(pThis) = cxda;
1769	CSR_CXBC(pThis) = tmd->tmd1.bcnt;
1770	CSR_CXST(pThis) = ((uint32_t *)tmd)[1] >> 16;
1771	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatTdtePoll), a);
1772	return CARD_IS_OWNER(CSR_CXST(pThis));
1773	}
1774	else
1775	{
1776	/** @todo consistency with previous receive descriptor */
1777	CSR_CXDA(pThis) = 0;
1778	CSR_CXBC(pThis) = CSR_CXST(pThis) = 0;
1779	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatTdtePoll), a);
1780	return 0;
1781	}
1782	}
1783
1784
1785	#ifdef IN_RING3
1786
1787	/**
1788	* Write data into guest receive buffers.
1789	*/
1790	static void pcnetReceiveNoSync(PCNetState pThis, const uint8_t buf, size_t size)
1791	{
1792	PPDMDEVINS pDevIns = PCNETSTATE_2_DEVINS(pThis);
1793	int is_padr = 0, is_bcast = 0, is_ladr = 0;
1794	unsigned i;
1795	int pkt_size;
1796
1797	if (RT_UNLIKELY(CSR_DRX(pThis) \|\| CSR_STOP(pThis) \|\| CSR_SPND(pThis) \|\| !size))
1798	return;
1799
1800	/*
1801	* Drop packets if the VM is not running yet/anymore.
1802	*/
1803	if (PDMDevHlpVMState(pDevIns) != VMSTATE_RUNNING)
1804	return;
1805
1806	Log(("#%d pcnetReceiveNoSync: size=%d\n", PCNET_INST_NR, size));
1807
1808	/*
1809	* Perform address matching.
1810	*/
1811	if ( CSR_PROM(pThis)
1812	\|\| (is_padr = padr_match(pThis, buf, size))
1813	\|\| (is_bcast = padr_bcast(pThis, buf, size))
1814	\|\| (is_ladr = ladr_match(pThis, buf, size)))
1815	{
1816	if (HOST_IS_OWNER(CSR_CRST(pThis)))
1817	pcnetRdtePoll(pThis);
1818	if (RT_UNLIKELY(HOST_IS_OWNER(CSR_CRST(pThis))))
1819	{
1820	/* Not owned by controller. This should not be possible as
1821	* we already called pcnetCanReceive(). */
1822	LogRel(("PCNet#%d: no buffer: RCVRC=%d\n",
1823	PCNET_INST_NR, CSR_RCVRC(pThis)));
1824	/* Dump the status of all RX descriptors */
1825	const unsigned cb = 1 << pThis->iLog2DescSize;
1826	RTGCPHYS32 GCPhys = pThis->GCRDRA;
1827	i = CSR_RCVRL(pThis);
1828	while (i-- > 0)
1829	{
1830	RMD rmd;
1831	pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, GCPhys), false);
1832	LogRel((" %#010x\n", rmd.rmd1));
1833	GCPhys += cb;
1834	}
1835	pThis->aCSR[0] \|= 0x1000; /* Set MISS flag */
1836	CSR_MISSC(pThis)++;
1837	}
1838	else
1839	{
1840	uint8_t *src = &pThis->abRecvBuf[8];
1841	RTGCPHYS32 crda = CSR_CRDA(pThis);
1842	RTGCPHYS32 next_crda;
1843	RMD rmd, next_rmd;
1844	int pktcount = 0;
1845
1846	memcpy(src, buf, size);
1847	if (!CSR_ASTRP_RCV(pThis))
1848	{
1849	uint32_t fcs = ~0;
1850	uint8_t *p = src;
1851
1852	while (size < 60)
1853	src[size++] = 0;
1854	while (p != &src[size])
1855	CRC(fcs, *p++);
1856	((uint32_t *)&src[size])[0] = htonl(fcs);
1857	/* FCS at end of packet */
1858	}
1859	size += 4;
1860	pkt_size = size;
1861
1862	#ifdef PCNET_DEBUG_MATCH
1863	PRINT_PKTHDR(buf);
1864	#endif
1865
1866	pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, crda), false);
1867	/if (!CSR_LAPPEN(pThis))/
1868	rmd.rmd1.stp = 1;
1869
1870	size_t count = RT_MIN(4096 - (size_t)rmd.rmd1.bcnt, size);
1871	RTGCPHYS32 rbadr = PHYSADDR(pThis, rmd.rmd0.rbadr);
1872	#if 0
1873	if (pThis->fPrivIfEnabled)
1874	{
1875	uint8_t pb = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
1876	+ rbadr - pThis->GCRDRA + pThis->CTX_SUFF(pSharedMMIO)->V.V1.offRxDescriptors;
1877	memcpy(pb, src, count);
1878	}
1879	else
1880	#endif
1881	PDMDevHlpPhysWrite(pDevIns, rbadr, src, count);
1882	src += count;
1883	size -= count;
1884	pktcount++;
1885
1886	/* Read current receive descriptor index */
1887	i = CSR_RCVRC(pThis);
1888
1889	while (size > 0)
1890	{
1891	/* Read the entire next descriptor as we're likely to need it. */
1892	if (--i < 1)
1893	i = CSR_RCVRL(pThis);
1894	next_crda = pcnetRdraAddr(pThis, i);
1895
1896	/* Check next descriptor's own bit. If we don't own it, we have
1897	* to quit and write error status into the last descriptor we own.
1898	*/
1899	if (!pcnetRmdLoad(pThis, &next_rmd, PHYSADDR(pThis, next_crda), true))
1900	break;
1901
1902	/* Write back current descriptor, clear the own bit. */
1903	pcnetRmdStorePassHost(pThis, &rmd, PHYSADDR(pThis, crda));
1904
1905	/* Switch to the next descriptor */
1906	crda = next_crda;
1907	rmd = next_rmd;
1908
1909	count = RT_MIN(4096 - (size_t)rmd.rmd1.bcnt, size);
1910	RTGCPHYS32 rbadr = PHYSADDR(pThis, rmd.rmd0.rbadr);
1911	#if 0
1912	if (pThis->fPrivIfEnabled)
1913	{
1914	uint8_t pb = (uint8_t)pThis->CTX_SUFF(pSharedMMIO)
1915	+ rbadr - pThis->GCRDRA + pThis->CTX_SUFF(pSharedMMIO)->V.V1.offRxDescriptors;
1916	memcpy(pb, src, count);
1917	}
1918	else
1919	#endif
1920	PDMDevHlpPhysWrite(pDevIns, rbadr, src, count);
1921	src += count;
1922	size -= count;
1923	pktcount++;
1924	}
1925
1926	if (RT_LIKELY(size == 0))
1927	{
1928	rmd.rmd1.enp = 1;
1929	rmd.rmd1.pam = !CSR_PROM(pThis) && is_padr;
1930	rmd.rmd1.lafm = !CSR_PROM(pThis) && is_ladr;
1931	rmd.rmd1.bam = !CSR_PROM(pThis) && is_bcast;
1932	rmd.rmd2.mcnt = pkt_size;
1933
1934	STAM_REL_COUNTER_ADD(&pThis->StatReceiveBytes, pkt_size);
1935	}
1936	else
1937	{
1938	Log(("#%d: Overflow by %ubytes\n", PCNET_INST_NR, size));
1939	rmd.rmd1.oflo = 1;
1940	rmd.rmd1.buff = 1;
1941	rmd.rmd1.err = 1;
1942	}
1943
1944	/* write back, clear the own bit */
1945	pcnetRmdStorePassHost(pThis, &rmd, PHYSADDR(pThis, crda));
1946
1947	pThis->aCSR[0] \|= 0x0400;
1948
1949	Log(("#%d RCVRC=%d CRDA=%#010x BLKS=%d\n", PCNET_INST_NR,
1950	CSR_RCVRC(pThis), PHYSADDR(pThis, CSR_CRDA(pThis)), pktcount));
1951	#ifdef PCNET_DEBUG_RMD
1952	PRINT_RMD(&rmd);
1953	#endif
1954
1955	while (pktcount--)
1956	{
1957	if (CSR_RCVRC(pThis) < 2)
1958	CSR_RCVRC(pThis) = CSR_RCVRL(pThis);
1959	else
1960	CSR_RCVRC(pThis)--;
1961	}
1962	/* guest driver is owner: force repoll of current and next RDTEs */
1963	CSR_CRST(pThis) = 0;
1964	}
1965	}
1966
1967	/* see description of TXDPOLL:
1968	* ``transmit polling will take place following receive activities'' */
1969	pcnetPollRxTx(pThis);
1970	pcnetUpdateIrq(pThis);
1971	}
1972
1973
1974	/**
1975	* Checks if the link is up.
1976	* @returns true if the link is up.
1977	* @returns false if the link is down.
1978	*/
1979	DECLINLINE(bool) pcnetIsLinkUp(PCNetState *pThis)
1980	{
1981	return pThis->pDrv && !pThis->fLinkTempDown && pThis->fLinkUp;
1982	}
1983
1984
1985	/**
1986	* Transmit queue consumer
1987	* This is just a very simple way of delaying sending to R3.
1988	*
1989	* @returns Success indicator.
1990	* If false the item will not be removed and the flushing will stop.
1991	* @param pDevIns The device instance.
1992	* @param pItem The item to consume. Upon return this item will be freed.
1993	*/
1994	static DECLCALLBACK(bool) pcnetXmitQueueConsumer(PPDMDEVINS pDevIns, PPDMQUEUEITEMCORE pItem)
1995	{
1996	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
1997	NOREF(pItem);
1998
1999	/* Clear counter .*/
2000	ASMAtomicAndU32(&pThis->cPendingSends, 0);
2001	#ifdef PCNET_QUEUE_SEND_PACKETS
2002	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
2003	AssertReleaseRC(rc);
2004	pcnetSyncTransmit(pThis);
2005	PDMCritSectLeave(&pThis->CritSect);
2006	#else
2007	int rc = RTSemEventSignal(pThis->hSendEventSem);
2008	AssertRC(rc);
2009	#endif
2010	return true;
2011	}
2012
2013
2014	/**
2015	* Scraps the top frame.
2016	* This is done as a precaution against mess left over by on
2017	*/
2018	DECLINLINE(void) pcnetXmitScrapFrame(PCNetState *pThis)
2019	{
2020	pThis->pvSendFrame = NULL;
2021	pThis->cbSendFrame = 0;
2022	}
2023
2024
2025	/**
2026	* Reads the first part of a frame
2027	*/
2028	DECLINLINE(void) pcnetXmitRead1st(PCNetState *pThis, RTGCPHYS32 GCPhysFrame, const unsigned cbFrame)
2029	{
2030	Assert(PDMCritSectIsOwner(&pThis->CritSect));
2031	Assert(cbFrame < sizeof(pThis->abSendBuf));
2032
2033	#ifdef PCNET_QUEUE_SEND_PACKETS
2034	AssertRelease(pThis->cXmitRingBufPending < PCNET_MAX_XMIT_SLOTS-1);
2035	pThis->pvSendFrame = pThis->apXmitRingBuffer[pThis->iXmitRingBufProd];
2036	#else
2037	pThis->pvSendFrame = pThis->abSendBuf;
2038	#endif
2039	PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), GCPhysFrame, pThis->pvSendFrame, cbFrame);
2040	pThis->cbSendFrame = cbFrame;
2041	}
2042
2043
2044	/**
2045	* Reads more into the current frame.
2046	*/
2047	DECLINLINE(void) pcnetXmitReadMore(PCNetState *pThis, RTGCPHYS32 GCPhysFrame, const unsigned cbFrame)
2048	{
2049	Assert(pThis->cbSendFrame + cbFrame <= MAX_FRAME);
2050	PDMDevHlpPhysRead(pThis->CTX_SUFF(pDevIns), GCPhysFrame, pThis->pvSendFrame + pThis->cbSendFrame, cbFrame);
2051	pThis->cbSendFrame += cbFrame;
2052	}
2053
2054
2055	/**
2056	* Completes the current frame.
2057	* If we've reached the maxium number of frames, they will be flushed.
2058	*/
2059	DECLINLINE(int) pcnetXmitCompleteFrame(PCNetState *pThis)
2060	{
2061	#ifdef PCNET_QUEUE_SEND_PACKETS
2062	Assert(PDMCritSectIsOwner(&pThis->CritSect));
2063	AssertRelease(pThis->cXmitRingBufPending < PCNET_MAX_XMIT_SLOTS-1);
2064	Assert(!pThis->cbXmitRingBuffer[pThis->iXmitRingBufProd]);
2065
2066	pThis->cbXmitRingBuffer[pThis->iXmitRingBufProd] = (uint16_t)pThis->cbSendFrame;
2067	pThis->iXmitRingBufProd = (pThis->iXmitRingBufProd+1) & PCNET_MAX_XMIT_SLOTS_MASK;
2068	ASMAtomicIncS32(&pThis->cXmitRingBufPending);
2069
2070	int rc = RTSemEventSignal(pThis->hSendEventSem);
2071	AssertRC(rc);
2072
2073	return VINF_SUCCESS;
2074	#else
2075	/* Don't hold the critical section while transmitting data. */
2076	/** @note also avoids deadlocks with NAT as it can call us right back. */
2077	PDMCritSectLeave(&pThis->CritSect);
2078
2079	STAM_PROFILE_ADV_START(&pThis->StatTransmitSend, a);
2080	if (pThis->cbSendFrame > 70) /* unqualified guess */
2081	pThis->Led.Asserted.s.fWriting = pThis->Led.Actual.s.fWriting = 1;
2082
2083	pThis->pDrv->pfnSend(pThis->pDrv, pThis->pvSendFrame, pThis->cbSendFrame);
2084	STAM_REL_COUNTER_ADD(&pThis->StatTransmitBytes, pThis->cbSendFrame);
2085	pThis->Led.Actual.s.fWriting = 0;
2086	STAM_PROFILE_ADV_STOP(&pThis->StatTransmitSend, a);
2087
2088	return PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
2089	#endif
2090	}
2091
2092
2093	/**
2094	* Fails a TMD with a link down error.
2095	*/
2096	static void pcnetXmitFailTMDLinkDown(PCNetState pThis, TMD pTmd)
2097	{
2098	/* make carrier error - hope this is correct. */
2099	pThis->cLinkDownReported++;
2100	pTmd->tmd2.lcar = pTmd->tmd1.err = 1;
2101	pThis->aCSR[0] \|= RT_BIT(15) \| RT_BIT(13); /* ERR \| CERR */
2102	pThis->Led.Asserted.s.fError = pThis->Led.Actual.s.fError = 1;
2103	Log(("#%d pcnetTransmit: Signaling send error. swstyle=%#x\n",
2104	PCNET_INST_NR, pThis->aBCR[BCR_SWS]));
2105	}
2106
2107	/**
2108	* Fails a TMD with a generic error.
2109	*/
2110	static void pcnetXmitFailTMDGeneric(PCNetState pThis, TMD pTmd)
2111	{
2112	/* make carrier error - hope this is correct. */
2113	pTmd->tmd2.lcar = pTmd->tmd1.err = 1;
2114	pThis->aCSR[0] \|= RT_BIT(15) \| RT_BIT(13); /* ERR \| CERR */
2115	pThis->Led.Asserted.s.fError = pThis->Led.Actual.s.fError = 1;
2116	Log(("#%d pcnetTransmit: Signaling send error. swstyle=%#x\n",
2117	PCNET_INST_NR, pThis->aBCR[BCR_SWS]));
2118	}
2119
2120
2121	/**
2122	* Transmit a loopback frame.
2123	*/
2124	DECLINLINE(void) pcnetXmitLoopbackFrame(PCNetState *pThis)
2125	{
2126	pThis->Led.Asserted.s.fReading = pThis->Led.Actual.s.fReading = 1;
2127	if (HOST_IS_OWNER(CSR_CRST(pThis)))
2128	pcnetRdtePoll(pThis);
2129
2130	Assert(pThis->pvSendFrame);
2131	pcnetReceiveNoSync(pThis, (const uint8_t *)pThis->pvSendFrame, pThis->cbSendFrame);
2132	pcnetXmitScrapFrame(pThis);
2133	pThis->Led.Actual.s.fReading = 0;
2134	}
2135
2136	/**
2137	* Flushes queued frames.
2138	*/
2139	DECLINLINE(void) pcnetXmitFlushFrames(PCNetState *pThis)
2140	{
2141	pcnetXmitQueueConsumer(pThis->CTX_SUFF(pDevIns), NULL);
2142	}
2143
2144	#endif /* IN_RING3 */
2145
2146
2147
2148	/**
2149	* Try to transmit frames
2150	*/
2151	static void pcnetTransmit(PCNetState *pThis)
2152	{
2153	if (RT_UNLIKELY(!CSR_TXON(pThis)))
2154	{
2155	pThis->aCSR[0] &= ~0x0008; /* Clear TDMD */
2156	return;
2157	}
2158
2159	/*
2160	* Check the current transmit descriptors.
2161	*/
2162	TMD tmd;
2163	if (!pcnetTdtePoll(pThis, &tmd))
2164	return;
2165
2166	/*
2167	* Clear TDMD.
2168	*/
2169	pThis->aCSR[0] &= ~0x0008;
2170
2171	/*
2172	* If we're in Ring-3 we should flush the queue now, in GC/R0 we'll queue a flush job.
2173	*/
2174	#ifdef IN_RING3
2175	pcnetXmitFlushFrames(pThis);
2176	#else
2177	# if 1
2178	PPDMQUEUEITEMCORE pItem = PDMQueueAlloc(pThis->CTX_SUFF(pXmitQueue));
2179	if (RT_UNLIKELY(pItem))
2180	PDMQueueInsert(pThis->CTX_SUFF(pXmitQueue), pItem);
2181	# else
2182	if (ASMAtomicIncU32(&pThis->cPendingSends) < 16)
2183	{
2184	PPDMQUEUEITEMCORE pItem = PDMQueueAlloc(pThis->CTX_SUFF(pXmitQueue));
2185	if (RT_UNLIKELY(pItem))
2186	PDMQueueInsert(pThis->CTX_SUFF(pXmitQueue), pItem);
2187	}
2188	else
2189	PDMQueueFlush(pThis->CTX_SUFF(pXmitQueue));
2190	# endif
2191	#endif
2192	}
2193
2194	#ifdef IN_RING3
2195
2196	/**
2197	* Try to transmit frames
2198	*/
2199	#ifdef PCNET_QUEUE_SEND_PACKETS
2200	static int pcnetAsyncTransmit(PCNetState *pThis)
2201	{
2202	Assert(PDMCritSectIsOwner(&pThis->CritSect));
2203	size_t cb;
2204
2205	while ((pThis->cXmitRingBufPending > 0))
2206	{
2207	cb = pThis->cbXmitRingBuffer[pThis->iXmitRingBufCons];
2208
2209	/* Don't hold the critical section while transmitting data. */
2210	/** @note also avoids deadlocks with NAT as it can call us right back. */
2211	PDMCritSectLeave(&pThis->CritSect);
2212
2213	STAM_PROFILE_ADV_START(&pThis->StatTransmitSend, a);
2214	if (cb > 70) /* unqualified guess */
2215	pThis->Led.Asserted.s.fWriting = pThis->Led.Actual.s.fWriting = 1;
2216
2217	pThis->pDrv->pfnSend(pThis->pDrv, pThis->apXmitRingBuffer[pThis->iXmitRingBufCons], cb);
2218	STAM_REL_COUNTER_ADD(&pThis->StatTransmitBytes, cb);
2219	pThis->Led.Actual.s.fWriting = 0;
2220	STAM_PROFILE_ADV_STOP(&pThis->StatTransmitSend, a);
2221
2222	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
2223	AssertReleaseRC(rc);
2224
2225	pThis->cbXmitRingBuffer[pThis->iXmitRingBufCons] = 0;
2226	pThis->iXmitRingBufCons = (pThis->iXmitRingBufCons+1) & PCNET_MAX_XMIT_SLOTS_MASK;
2227	ASMAtomicDecS32(&pThis->cXmitRingBufPending);
2228	}
2229	return VINF_SUCCESS;
2230	}
2231
2232	static int pcnetSyncTransmit(PCNetState *pThis)
2233	#else
2234	static int pcnetAsyncTransmit(PCNetState *pThis)
2235	#endif
2236	{
2237	unsigned cFlushIrq = 0;
2238
2239	Assert(PDMCritSectIsOwner(&pThis->CritSect));
2240
2241	if (RT_UNLIKELY(!CSR_TXON(pThis)))
2242	{
2243	pThis->aCSR[0] &= ~0x0008; /* Clear TDMD */
2244	return VINF_SUCCESS;
2245	}
2246
2247	/*
2248	* Iterate the transmit descriptors.
2249	*/
2250	STAM_PROFILE_ADV_START(&pThis->StatTransmit, a);
2251	do
2252	{
2253	#ifdef VBOX_WITH_STATISTICS
2254	unsigned cBuffers = 1;
2255	#endif
2256	TMD tmd;
2257	if (!pcnetTdtePoll(pThis, &tmd))
2258	break;
2259
2260	/* Don't continue sending packets when the link is down. */
2261	if (RT_UNLIKELY( !pcnetIsLinkUp(pThis)
2262	&& pThis->cLinkDownReported > PCNET_MAX_LINKDOWN_REPORTED)
2263	)
2264	break;
2265
2266	#ifdef PCNET_DEBUG_TMD
2267	Log2(("#%d TMDLOAD %#010x\n", PCNET_INST_NR, PHYSADDR(pThis, CSR_CXDA(pThis))));
2268	PRINT_TMD(&tmd);
2269	#endif
2270	pcnetXmitScrapFrame(pThis);
2271
2272	/*
2273	* The typical case - a complete packet.
2274	*/
2275	if (tmd.tmd1.stp && tmd.tmd1.enp)
2276	{
2277	const unsigned cb = 4096 - tmd.tmd1.bcnt;
2278	Log(("#%d pcnetTransmit: stp&enp: cb=%d xmtrc=%#x\n", PCNET_INST_NR, cb, CSR_XMTRC(pThis)));
2279
2280	if (RT_LIKELY(pcnetIsLinkUp(pThis) \|\| CSR_LOOP(pThis)))
2281	{
2282	/* From the manual: ``A zero length buffer is acceptable as
2283	* long as it is not the last buffer in a chain (STP = 0 and
2284	* ENP = 1).'' That means that the first buffer might have a
2285	* zero length if it is not the last one in the chain. */
2286	if (RT_LIKELY(cb <= MAX_FRAME))
2287	{
2288	pcnetXmitRead1st(pThis, PHYSADDR(pThis, tmd.tmd0.tbadr), cb);
2289	if (CSR_LOOP(pThis))
2290	pcnetXmitLoopbackFrame(pThis);
2291	else
2292	{
2293	int rc = pcnetXmitCompleteFrame(pThis);
2294	AssertRCReturn(rc, rc);
2295	}
2296	}
2297	else if (cb == 4096)
2298	{
2299	/* The Windows NT4 pcnet driver sometimes marks the first
2300	* unused descriptor as owned by us. Ignore that (by
2301	* passing it back). Do not update the ring counter in this
2302	* case (otherwise that driver becomes even more confused,
2303	* which causes transmit to stall for about 10 seconds).
2304	* This is just a workaround, not a final solution. */
2305	/* r=frank: IMHO this is the correct implementation. The
2306	* manual says: ``If the OWN bit is set and the buffer
2307	* length is 0, the OWN bit will be cleared. In the C-LANCE
2308	* the buffer length of 0 is interpreted as a 4096-byte
2309	* buffer.'' */
2310	LogRel(("PCNet#%d: pcnetAsyncTransmit: illegal 4kb frame -> ignoring\n", PCNET_INST_NR));
2311	pcnetTmdStorePassHost(pThis, &tmd, PHYSADDR(pThis, CSR_CXDA(pThis)));
2312	break;
2313	}
2314	else
2315	{
2316	/* Signal error, as this violates the Ethernet specs. */
2317	/** @todo check if the correct error is generated. */
2318	LogRel(("PCNet#%d: pcnetAsyncTransmit: illegal 4kb frame -> signalling error\n", PCNET_INST_NR));
2319
2320	pcnetXmitFailTMDGeneric(pThis, &tmd);
2321	}
2322	}
2323	else
2324	pcnetXmitFailTMDLinkDown(pThis, &tmd);
2325
2326	/* Write back the TMD and pass it to the host (clear own bit). */
2327	pcnetTmdStorePassHost(pThis, &tmd, PHYSADDR(pThis, CSR_CXDA(pThis)));
2328
2329	/* advance the ring counter register */
2330	if (CSR_XMTRC(pThis) < 2)
2331	CSR_XMTRC(pThis) = CSR_XMTRL(pThis);
2332	else
2333	CSR_XMTRC(pThis)--;
2334	}
2335	else if (tmd.tmd1.stp)
2336	{
2337	/*
2338	* Read TMDs until end-of-packet or tdte poll fails (underflow).
2339	*/
2340	bool fDropFrame = false;
2341	unsigned cb = 4096 - tmd.tmd1.bcnt;
2342	pcnetXmitRead1st(pThis, PHYSADDR(pThis, tmd.tmd0.tbadr), cb);
2343	for (;;)
2344	{
2345	/*
2346	* Advance the ring counter register and check the next tmd.
2347	*/
2348	#ifdef LOG_ENABLED
2349	const uint32_t iStart = CSR_XMTRC(pThis);
2350	#endif
2351	const uint32_t GCPhysPrevTmd = PHYSADDR(pThis, CSR_CXDA(pThis));
2352	if (CSR_XMTRC(pThis) < 2)
2353	CSR_XMTRC(pThis) = CSR_XMTRL(pThis);
2354	else
2355	CSR_XMTRC(pThis)--;
2356
2357	TMD dummy;
2358	if (!pcnetTdtePoll(pThis, &dummy))
2359	{
2360	/*
2361	* Underflow!
2362	*/
2363	tmd.tmd2.buff = tmd.tmd2.uflo = tmd.tmd1.err = 1;
2364	pThis->aCSR[0] \|= 0x0200; /* set TINT */
2365	if (!CSR_DXSUFLO(pThis)) /* stop on xmit underflow */
2366	pThis->aCSR[0] &= ~0x0010; /* clear TXON */
2367	pcnetTmdStorePassHost(pThis, &tmd, GCPhysPrevTmd);
2368	AssertMsgFailed(("pcnetTransmit: Underflow!!!\n"));
2369	break;
2370	}
2371
2372	/* release & save the previous tmd, pass it to the host */
2373	pcnetTmdStorePassHost(pThis, &tmd, GCPhysPrevTmd);
2374
2375	/*
2376	* The next tdm.
2377	*/
2378	#ifdef VBOX_WITH_STATISTICS
2379	cBuffers++;
2380	#endif
2381	pcnetTmdLoad(pThis, &tmd, PHYSADDR(pThis, CSR_CXDA(pThis)), false);
2382	cb = 4096 - tmd.tmd1.bcnt;
2383	if ( pThis->cbSendFrame + cb < MAX_FRAME
2384	&& !fDropFrame)
2385	pcnetXmitReadMore(pThis, PHYSADDR(pThis, tmd.tmd0.tbadr), cb);
2386	else
2387	{
2388	AssertMsg(fDropFrame, ("pcnetTransmit: Frame is too big!!! %d bytes\n",
2389	pThis->cbSendFrame + cb));
2390	fDropFrame = true;
2391	}
2392	if (tmd.tmd1.enp)
2393	{
2394	Log(("#%d pcnetTransmit: stp: cb=%d xmtrc=%#x-%#x\n", PCNET_INST_NR,
2395	pThis->cbSendFrame, iStart, CSR_XMTRC(pThis)));
2396	if (pcnetIsLinkUp(pThis) && !fDropFrame)
2397	{
2398	int rc = pcnetXmitCompleteFrame(pThis);
2399	AssertRCReturn(rc, rc);
2400	}
2401	else if (CSR_LOOP(pThis) && !fDropFrame)
2402	pcnetXmitLoopbackFrame(pThis);
2403	else
2404	{
2405	if (!fDropFrame)
2406	pcnetXmitFailTMDLinkDown(pThis, &tmd);
2407	pcnetXmitScrapFrame(pThis);
2408	}
2409
2410	/* Write back the TMD, pass it to the host */
2411	pcnetTmdStorePassHost(pThis, &tmd, PHYSADDR(pThis, CSR_CXDA(pThis)));
2412
2413	/* advance the ring counter register */
2414	if (CSR_XMTRC(pThis) < 2)
2415	CSR_XMTRC(pThis) = CSR_XMTRL(pThis);
2416	else
2417	CSR_XMTRC(pThis)--;
2418	break;
2419	}
2420	}
2421	}
2422	else
2423	{
2424	/*
2425	* We underflowed in a previous transfer, or the driver is giving us shit.
2426	* Simply stop the transmitting for now.
2427	*/
2428	/** @todo according to the specs we're supposed to clear the own bit and move on to the next one. */
2429	Log(("#%d pcnetTransmit: guest is giving us shit!\n", PCNET_INST_NR));
2430	break;
2431	}
2432	/* Update TDMD, TXSTRT and TINT. */
2433	pThis->aCSR[0] &= ~0x0008; /* clear TDMD */
2434
2435	pThis->aCSR[4] \|= 0x0008; /* set TXSTRT */
2436	if ( !CSR_TOKINTD(pThis) /* Transmit OK Interrupt Disable, no infl. on errors. */
2437	\|\| (CSR_LTINTEN(pThis) && tmd.tmd1.ltint)
2438	\|\| tmd.tmd1.err)
2439	{
2440	cFlushIrq++;
2441	}
2442
2443	/** @todo should we continue after an error (tmd.tmd1.err) or not? */
2444
2445	STAM_COUNTER_INC(&pThis->aStatXmitChainCounts[RT_MIN(cBuffers,
2446	RT_ELEMENTS(pThis->aStatXmitChainCounts)) - 1]);
2447	} while (CSR_TXON(pThis)); /* transfer on */
2448
2449	if (cFlushIrq)
2450	{
2451	STAM_COUNTER_INC(&pThis->aStatXmitFlush[RT_MIN(cFlushIrq, RT_ELEMENTS(pThis->aStatXmitFlush)) - 1]);
2452	pThis->aCSR[0] \|= 0x0200; /* set TINT */
2453	pcnetUpdateIrq(pThis);
2454	}
2455
2456	STAM_PROFILE_ADV_STOP(&pThis->StatTransmit, a);
2457
2458	return VINF_SUCCESS;
2459	}
2460
2461
2462	/**
2463	* Async I/O thread for delayed sending of packets.
2464	*
2465	* @returns VBox status code. Returning failure will naturally terminate the thread.
2466	* @param pDevIns The pcnet device instance.
2467	* @param pThread The thread.
2468	*/
2469	static DECLCALLBACK(int) pcnetAsyncSendThread(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
2470	{
2471	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
2472
2473	/*
2474	* We can enter this function in two states, initializing or resuming.
2475	*
2476	* The idea about the initializing bit is that we can do per-thread
2477	* initialization while the creator thread can still pick up errors.
2478	* At present, there is nothing to init, or at least nothing that
2479	* need initing in the thread.
2480	*/
2481	if (pThread->enmState == PDMTHREADSTATE_INITIALIZING)
2482	return VINF_SUCCESS;
2483
2484	/*
2485	* Stay in the run-loop until we're supposed to leave the
2486	* running state. If something really bad happens, we'll
2487	* quit the loop while in the running state and return
2488	* an error status to PDM and let it terminate the thread.
2489	*/
2490	while (pThread->enmState == PDMTHREADSTATE_RUNNING)
2491	{
2492	/*
2493	* Block until we've got something to send or is supposed
2494	* to leave the running state.
2495	*/
2496	int rc = RTSemEventWait(pThis->hSendEventSem, RT_INDEFINITE_WAIT);
2497	AssertRCReturn(rc, rc);
2498	if (RT_UNLIKELY(pThread->enmState != PDMTHREADSTATE_RUNNING))
2499	break;
2500
2501	/*
2502	* Perform async send. Mind that we might be requested to
2503	* suspended while waiting for the critical section.
2504	*/
2505	rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
2506	AssertReleaseRCReturn(rc, rc);
2507
2508	if (pThread->enmState == PDMTHREADSTATE_RUNNING)
2509	{
2510	rc = pcnetAsyncTransmit(pThis);
2511	AssertReleaseRC(rc);
2512	}
2513
2514	PDMCritSectLeave(&pThis->CritSect);
2515	}
2516
2517	/* The thread is being suspended or terminated. */
2518	return VINF_SUCCESS;
2519	}
2520
2521
2522	/**
2523	* Unblock the send thread so it can respond to a state change.
2524	*
2525	* @returns VBox status code.
2526	* @param pDevIns The pcnet device instance.
2527	* @param pThread The send thread.
2528	*/
2529	static DECLCALLBACK(int) pcnetAsyncSendThreadWakeUp(PPDMDEVINS pDevIns, PPDMTHREAD pThread)
2530	{
2531	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
2532	return RTSemEventSignal(pThis->hSendEventSem);
2533	}
2534
2535	#endif /* IN_RING3 */
2536
2537	/**
2538	* Poll for changes in RX and TX descriptor rings.
2539	*/
2540	static void pcnetPollRxTx(PCNetState *pThis)
2541	{
2542	if (CSR_RXON(pThis))
2543	if (HOST_IS_OWNER(CSR_CRST(pThis))) /* Only poll RDTEs if none available */
2544	pcnetRdtePoll(pThis);
2545
2546	if (CSR_TDMD(pThis) \|\| (CSR_TXON(pThis) && !CSR_DPOLL(pThis)))
2547	pcnetTransmit(pThis);
2548	}
2549
2550
2551	/**
2552	* Start the poller timer.
2553	* Poll timer interval is fixed to 500Hz. Don't stop it.
2554	* @thread EMT, TAP.
2555	*/
2556	static void pcnetPollTimerStart(PCNetState *pThis)
2557	{
2558	TMTimerSetMillies(pThis->CTX_SUFF(pTimerPoll), 2);
2559	}
2560
2561
2562	/**
2563	* Update the poller timer.
2564	* @thread EMT.
2565	*/
2566	static void pcnetPollTimer(PCNetState *pThis)
2567	{
2568	STAM_PROFILE_ADV_START(&pThis->StatPollTimer, a);
2569
2570	#ifdef LOG_ENABLED
2571	TMD dummy;
2572	if (CSR_STOP(pThis) \|\| CSR_SPND(pThis))
2573	Log2(("#%d pcnetPollTimer time=%#010llx CSR_STOP=%d CSR_SPND=%d\n",
2574	PCNET_INST_NR, RTTimeMilliTS(), CSR_STOP(pThis), CSR_SPND(pThis)));
2575	else
2576	Log2(("#%d pcnetPollTimer time=%#010llx TDMD=%d TXON=%d POLL=%d TDTE=%d TDRA=%#x\n",
2577	PCNET_INST_NR, RTTimeMilliTS(), CSR_TDMD(pThis), CSR_TXON(pThis),
2578	!CSR_DPOLL(pThis), pcnetTdtePoll(pThis, &dummy), pThis->GCTDRA));
2579	Log2(("#%d pcnetPollTimer: CSR_CXDA=%#x CSR_XMTRL=%d CSR_XMTRC=%d\n",
2580	PCNET_INST_NR, CSR_CXDA(pThis), CSR_XMTRL(pThis), CSR_XMTRC(pThis)));
2581	#endif
2582	#ifdef PCNET_DEBUG_TMD
2583	if (CSR_CXDA(pThis))
2584	{
2585	TMD tmd;
2586	pcnetTmdLoad(pThis, &tmd, PHYSADDR(pThis, CSR_CXDA(pThis)), false);
2587	Log2(("#%d pcnetPollTimer: TMDLOAD %#010x\n", PCNET_INST_NR, PHYSADDR(pThis, CSR_CXDA(pThis))));
2588	PRINT_TMD(&tmd);
2589	}
2590	#endif
2591	if (CSR_TDMD(pThis))
2592	pcnetTransmit(pThis);
2593
2594	pcnetUpdateIrq(pThis);
2595
2596	/* If the receive thread is waiting for new descriptors, poll TX/RX even if polling
2597	* disabled. We wouldn't need to poll for new TX descriptors in that case but it will
2598	* not hurt as waiting for RX descriptors should occur very seldom */
2599	if (RT_LIKELY( !CSR_STOP(pThis)
2600	&& !CSR_SPND(pThis)
2601	&& ( !CSR_DPOLL(pThis)
2602	\|\| pThis->fMaybeOutOfSpace)))
2603	{
2604	/* We ensure that we poll at least every 2ms (500Hz) but not more often than
2605	* 5000 times per second. This way we completely prevent the overhead from
2606	* heavy reprogramming the timer which turned out to be very CPU-intensive.
2607	* The drawback is that csr46 and csr47 are not updated properly anymore
2608	* but so far I have not seen any guest depending on these values. The 2ms
2609	* interval is the default polling interval of the PCNet card (65536/33MHz). */
2610	#ifdef PCNET_NO_POLLING
2611	pcnetPollRxTx(pThis);
2612	#else
2613	uint64_t u64Now = TMTimerGet(pThis->CTX_SUFF(pTimerPoll));
2614	if (RT_UNLIKELY(u64Now - pThis->u64LastPoll > 200000))
2615	{
2616	pThis->u64LastPoll = u64Now;
2617	pcnetPollRxTx(pThis);
2618	}
2619	if (!TMTimerIsActive(pThis->CTX_SUFF(pTimerPoll)))
2620	pcnetPollTimerStart(pThis);
2621	#endif
2622	}
2623	STAM_PROFILE_ADV_STOP(&pThis->StatPollTimer, a);
2624	}
2625
2626
2627	static int pcnetCSRWriteU16(PCNetState *pThis, uint32_t u32RAP, uint32_t val)
2628	{
2629	int rc = VINF_SUCCESS;
2630	#ifdef PCNET_DEBUG_CSR
2631	Log(("#%d pcnetCSRWriteU16: rap=%d val=%#06x\n", PCNET_INST_NR, u32RAP, val));
2632	#endif
2633	switch (u32RAP)
2634	{
2635	case 0:
2636	{
2637	uint16_t csr0 = pThis->aCSR[0];
2638	/* Clear any interrupt flags.
2639	* Don't clear an interrupt flag which was not seen by the guest yet. */
2640	csr0 &= ~(val & 0x7f00 & pThis->u16CSR0LastSeenByGuest);
2641	csr0 = (csr0 & ~0x0040) \| (val & 0x0048);
2642	val = (val & 0x007f) \| (csr0 & 0x7f00);
2643
2644	/* Iff STOP, STRT and INIT are set, clear STRT and INIT */
2645	if ((val & 7) == 7)
2646	val &= ~3;
2647
2648	Log(("#%d CSR0: old=%#06x new=%#06x\n", PCNET_INST_NR, pThis->aCSR[0], csr0));
2649
2650	#ifndef IN_RING3
2651	if (!(csr0 & 0x0001/init/) && (val & 1))
2652	{
2653	Log(("#%d pcnetCSRWriteU16: pcnetInit requested => HC\n", PCNET_INST_NR));
2654	return VINF_IOM_HC_IOPORT_WRITE;
2655	}
2656	#endif
2657	pThis->aCSR[0] = csr0;
2658
2659	if (!CSR_STOP(pThis) && (val & 4))
2660	pcnetStop(pThis);
2661
2662	#ifdef IN_RING3
2663	if (!CSR_INIT(pThis) && (val & 1))
2664	pcnetInit(pThis);
2665	#endif
2666
2667	if (!CSR_STRT(pThis) && (val & 2))
2668	pcnetStart(pThis);
2669
2670	if (CSR_TDMD(pThis))
2671	pcnetTransmit(pThis);
2672
2673	return rc;
2674	}
2675	case 1: /* IADRL */
2676	case 2: /* IADRH */
2677	case 8: /* LADRF 0..15 */
2678	case 9: /* LADRF 16..31 */
2679	case 10: /* LADRF 32..47 */
2680	case 11: /* LADRF 48..63 */
2681	case 12: /* PADR 0..15 */
2682	case 13: /* PADR 16..31 */
2683	case 14: /* PADR 32..47 */
2684	case 18: /* CRBAL */
2685	case 19: /* CRBAU */
2686	case 20: /* CXBAL */
2687	case 21: /* CXBAU */
2688	case 22: /* NRBAL */
2689	case 23: /* NRBAU */
2690	case 26: /* NRDAL */
2691	case 27: /* NRDAU */
2692	case 28: /* CRDAL */
2693	case 29: /* CRDAU */
2694	case 32: /* NXDAL */
2695	case 33: /* NXDAU */
2696	case 34: /* CXDAL */
2697	case 35: /* CXDAU */
2698	case 36: /* NNRDL */
2699	case 37: /* NNRDU */
2700	case 38: /* NNXDL */
2701	case 39: /* NNXDU */
2702	case 40: /* CRBCL */
2703	case 41: /* CRBCU */
2704	case 42: /* CXBCL */
2705	case 43: /* CXBCU */
2706	case 44: /* NRBCL */
2707	case 45: /* NRBCU */
2708	case 46: /* POLL */
2709	case 47: /* POLLINT */
2710	case 72: /* RCVRC */
2711	case 74: /* XMTRC */
2712	case 112: /* MISSC */
2713	if (CSR_STOP(pThis) \|\| CSR_SPND(pThis))
2714	break;
2715	case 3: /* Interrupt Mask and Deferral Control */
2716	break;
2717	case 4: /* Test and Features Control */
2718	pThis->aCSR[4] &= ~(val & 0x026a);
2719	val &= ~0x026a;
2720	val \|= pThis->aCSR[4] & 0x026a;
2721	break;
2722	case 5: /* Extended Control and Interrupt 1 */
2723	pThis->aCSR[5] &= ~(val & 0x0a90);
2724	val &= ~0x0a90;
2725	val \|= pThis->aCSR[5] & 0x0a90;
2726	break;
2727	case 7: /* Extended Control and Interrupt 2 */
2728	{
2729	uint16_t csr7 = pThis->aCSR[7];
2730	csr7 &= ~0x0400 ;
2731	csr7 &= ~(val & 0x0800);
2732	csr7 \|= (val & 0x0400);
2733	pThis->aCSR[7] = csr7;
2734	return rc;
2735	}
2736	case 15: /* Mode */
2737	if ((pThis->aCSR[15] & 0x8000) != (val & 0x8000) && pThis->pDrv)
2738	{
2739	Log(("#%d: promiscuous mode changed to %d\n", PCNET_INST_NR, !!(val & 0x8000)));
2740	#ifndef IN_RING3
2741	return VINF_IOM_HC_IOPORT_WRITE;
2742	#else
2743	/* check for promiscuous mode change */
2744	if (pThis->pDrv)
2745	pThis->pDrv->pfnSetPromiscuousMode(pThis->pDrv, !!(val & 0x8000));
2746	#endif
2747	}
2748	break;
2749	case 16: /* IADRL */
2750	return pcnetCSRWriteU16(pThis, 1, val);
2751	case 17: /* IADRH */
2752	return pcnetCSRWriteU16(pThis, 2, val);
2753
2754	/*
2755	* 24 and 25 are the Base Address of Receive Descriptor.
2756	* We combine and mirror these in GCRDRA.
2757	*/
2758	case 24: /* BADRL */
2759	case 25: /* BADRU */
2760	if (!CSR_STOP(pThis) && !CSR_SPND(pThis))
2761	{
2762	Log(("#%d: WRITE CSR%d, %#06x !!\n", PCNET_INST_NR, u32RAP, val));
2763	return rc;
2764	}
2765	if (u32RAP == 24)
2766	pThis->GCRDRA = (pThis->GCRDRA & 0xffff0000) \| (val & 0x0000ffff);
2767	else
2768	pThis->GCRDRA = (pThis->GCRDRA & 0x0000ffff) \| ((val & 0x0000ffff) << 16);
2769	Log(("#%d: WRITE CSR%d, %#06x => GCRDRA=%08x (alt init)\n", PCNET_INST_NR, u32RAP, val, pThis->GCRDRA));
2770	break;
2771
2772	/*
2773	* 30 & 31 are the Base Address of Transmit Descriptor.
2774	* We combine and mirrorthese in GCTDRA.
2775	*/
2776	case 30: /* BADXL */
2777	case 31: /* BADXU */
2778	if (!CSR_STOP(pThis) && !CSR_SPND(pThis))
2779	{
2780	Log(("#%d: WRITE CSR%d, %#06x !!\n", PCNET_INST_NR, u32RAP, val));
2781	return rc;
2782	}
2783	if (u32RAP == 30)
2784	pThis->GCTDRA = (pThis->GCTDRA & 0xffff0000) \| (val & 0x0000ffff);
2785	else
2786	pThis->GCTDRA = (pThis->GCTDRA & 0x0000ffff) \| ((val & 0x0000ffff) << 16);
2787	Log(("#%d: WRITE CSR%d, %#06x => GCTDRA=%08x (alt init)\n", PCNET_INST_NR, u32RAP, val, pThis->GCTDRA));
2788	break;
2789
2790	case 58: /* Software Style */
2791	rc = pcnetBCRWriteU16(pThis, BCR_SWS, val);
2792	break;
2793
2794	/*
2795	* Registers 76 and 78 aren't stored correctly (see todos), but I'm don't dare
2796	* try fix that right now. So, as a quick hack for 'alt init' I'll just correct them here.
2797	*/
2798	case 76: /* RCVRL / /* @todo call pcnetUpdateRingHandlers */
2799	/** @todo receive ring length is stored in two's complement! */
2800	case 78: /* XMTRL / /* @todo call pcnetUpdateRingHandlers */
2801	/** @todo transmit ring length is stored in two's complement! */
2802	if (!CSR_STOP(pThis) && !CSR_SPND(pThis))
2803	{
2804	Log(("#%d: WRITE CSR%d, %#06x !!\n", PCNET_INST_NR, u32RAP, val));
2805	return rc;
2806	}
2807	Log(("#%d: WRITE CSR%d, %#06x (hacked %#06x) (alt init)\n", PCNET_INST_NR,
2808	u32RAP, val, 1 + ~(uint16_t)val));
2809	val = 1 + ~(uint16_t)val;
2810
2811	/*
2812	* HACK ALERT! Set the counter registers too.
2813	*/
2814	pThis->aCSR[u32RAP - 4] = val;
2815	break;
2816
2817	default:
2818	return rc;
2819	}
2820	pThis->aCSR[u32RAP] = val;
2821	return rc;
2822	}
2823
2824	/**
2825	* Encode a 32-bit link speed into a custom 16-bit floating-point value
2826	*/
2827	static uint32_t pcnetLinkSpd(uint32_t speed)
2828	{
2829	unsigned exp = 0;
2830
2831	while (speed & 0xFFFFE000)
2832	{
2833	speed /= 10;
2834	++exp;
2835	}
2836	return (exp << 13) \| speed;
2837	}
2838
2839	static uint32_t pcnetCSRReadU16(PCNetState *pThis, uint32_t u32RAP)
2840	{
2841	uint32_t val;
2842	switch (u32RAP)
2843	{
2844	case 0:
2845	pcnetUpdateIrq(pThis);
2846	val = pThis->aCSR[0];
2847	val \|= (val & 0x7800) ? 0x8000 : 0;
2848	pThis->u16CSR0LastSeenByGuest = val;
2849	break;
2850	case 16:
2851	return pcnetCSRReadU16(pThis, 1);
2852	case 17:
2853	return pcnetCSRReadU16(pThis, 2);
2854	case 58:
2855	return pcnetBCRReadU16(pThis, BCR_SWS);
2856	case 68: /* Custom register to pass link speed to driver */
2857	return pcnetLinkSpd(pThis->u32LinkSpeed);
2858	case 88:
2859	val = pThis->aCSR[89];
2860	val <<= 16;
2861	val \|= pThis->aCSR[88];
2862	break;
2863	default:
2864	val = pThis->aCSR[u32RAP];
2865	}
2866	#ifdef PCNET_DEBUG_CSR
2867	Log(("#%d pcnetCSRReadU16: rap=%d val=%#06x\n", PCNET_INST_NR, u32RAP, val));
2868	#endif
2869	return val;
2870	}
2871
2872	static int pcnetBCRWriteU16(PCNetState *pThis, uint32_t u32RAP, uint32_t val)
2873	{
2874	int rc = VINF_SUCCESS;
2875	u32RAP &= 0x7f;
2876	#ifdef PCNET_DEBUG_BCR
2877	Log2(("#%d pcnetBCRWriteU16: rap=%d val=%#06x\n", PCNET_INST_NR, u32RAP, val));
2878	#endif
2879	switch (u32RAP)
2880	{
2881	case BCR_SWS:
2882	if (!(CSR_STOP(pThis) \|\| CSR_SPND(pThis)))
2883	return rc;
2884	val &= ~0x0300;
2885	switch (val & 0x00ff)
2886	{
2887	default:
2888	Log(("#%d Bad SWSTYLE=%#04x\n", PCNET_INST_NR, val & 0xff));
2889	// fall through
2890	case 0:
2891	val \|= 0x0200; /* 16 bit */
2892	pThis->iLog2DescSize = 3;
2893	pThis->GCUpperPhys = (0xff00 & (uint32_t)pThis->aCSR[2]) << 16;
2894	break;
2895	case 1:
2896	val \|= 0x0100; /* 32 bit */
2897	pThis->iLog2DescSize = 4;
2898	pThis->GCUpperPhys = 0;
2899	break;
2900	case 2:
2901	case 3:
2902	val \|= 0x0300; /* 32 bit */
2903	pThis->iLog2DescSize = 4;
2904	pThis->GCUpperPhys = 0;
2905	break;
2906	}
2907	Log(("#%d BCR_SWS=%#06x\n", PCNET_INST_NR, val));
2908	pThis->aCSR[58] = val;
2909	/* fall through */
2910	case BCR_LNKST:
2911	case BCR_LED1:
2912	case BCR_LED2:
2913	case BCR_LED3:
2914	case BCR_MC:
2915	case BCR_FDC:
2916	case BCR_BSBC:
2917	case BCR_EECAS:
2918	case BCR_PLAT:
2919	case BCR_MIICAS:
2920	case BCR_MIIADDR:
2921	pThis->aBCR[u32RAP] = val;
2922	break;
2923
2924	case BCR_STVAL:
2925	val &= 0xffff;
2926	pThis->aBCR[BCR_STVAL] = val;
2927	if (pThis->fAm79C973)
2928	TMTimerSetNano(pThis->CTX_SUFF(pTimerSoftInt), 12800U * val);
2929	break;
2930
2931	case BCR_MIIMDR:
2932	pThis->aMII[pThis->aBCR[BCR_MIIADDR] & 0x1f] = val;
2933	#ifdef PCNET_DEBUG_MII
2934	Log(("#%d pcnet: mii write %d <- %#x\n", PCNET_INST_NR, pThis->aBCR[BCR_MIIADDR] & 0x1f, val));
2935	#endif
2936	break;
2937
2938	default:
2939	break;
2940	}
2941	return rc;
2942	}
2943
2944	static uint32_t pcnetMIIReadU16(PCNetState *pThis, uint32_t miiaddr)
2945	{
2946	uint32_t val;
2947	bool autoneg, duplex, fast;
2948	STAM_COUNTER_INC(&pThis->StatMIIReads);
2949
2950	autoneg = (pThis->aBCR[BCR_MIICAS] & 0x20) != 0;
2951	duplex = (pThis->aBCR[BCR_MIICAS] & 0x10) != 0;
2952	fast = (pThis->aBCR[BCR_MIICAS] & 0x08) != 0;
2953
2954	switch (miiaddr)
2955	{
2956	case 0:
2957	/* MII basic mode control register. */
2958	val = 0;
2959	if (autoneg)
2960	val \|= 0x1000; /* Enable auto negotiation. */
2961	if (fast)
2962	val \|= 0x2000; /* 100 Mbps */
2963	if (duplex) /* Full duplex forced */
2964	val \|= 0x0100; /* Full duplex */
2965	break;
2966
2967	case 1:
2968	/* MII basic mode status register. */
2969	val = 0x7800 /* Can do 100mbps FD/HD and 10mbps FD/HD. */
2970	\| 0x0040 /* Mgmt frame preamble not required. */
2971	\| 0x0020 /* Auto-negotiation complete. */
2972	\| 0x0008 /* Able to do auto-negotiation. */
2973	\| 0x0004 /* Link up. */
2974	\| 0x0001; /* Extended Capability, i.e. registers 4+ valid. */
2975	if (!pThis->fLinkUp \|\| pThis->fLinkTempDown) {
2976	val &= ~(0x0020 \| 0x0004);
2977	pThis->cLinkDownReported++;
2978	}
2979	if (!autoneg) {
2980	/* Auto-negotiation disabled. */
2981	val &= ~(0x0020 \| 0x0008);
2982	if (duplex)
2983	/* Full duplex forced. */
2984	val &= ~0x2800;
2985	else
2986	/* Half duplex forced. */
2987	val &= ~0x5000;
2988
2989	if (fast)
2990	/* 100 Mbps forced */
2991	val &= ~0x1800;
2992	else
2993	/* 10 Mbps forced */
2994	val &= ~0x6000;
2995	}
2996	break;
2997
2998	case 2:
2999	/* PHY identifier 1. */
3000	val = 0x22; /* Am79C874 PHY */
3001	break;
3002
3003	case 3:
3004	/* PHY identifier 2. */
3005	val = 0x561b; /* Am79C874 PHY */
3006	break;
3007
3008	case 4:
3009	/* Advertisement control register. */
3010	val = 0x01e0 /* Try 100mbps FD/HD and 10mbps FD/HD. */
3011	#if 0
3012	// Advertising flow control is a) not the default, and b) confuses
3013	// the link speed detection routine in Windows PCnet driver
3014	\| 0x0400 /* Try flow control. */
3015	#endif
3016	\| 0x0001; /* CSMA selector. */
3017	break;
3018
3019	case 5:
3020	/* Link partner ability register. */
3021	if (pThis->fLinkUp && !pThis->fLinkTempDown)
3022	val = 0x8000 /* Next page bit. */
3023	\| 0x4000 /* Link partner acked us. */
3024	\| 0x0400 /* Can do flow control. */
3025	\| 0x01e0 /* Can do 100mbps FD/HD and 10mbps FD/HD. */
3026	\| 0x0001; /* Use CSMA selector. */
3027	else
3028	{
3029	val = 0;
3030	pThis->cLinkDownReported++;
3031	}
3032	break;
3033
3034	case 6:
3035	/* Auto negotiation expansion register. */
3036	if (pThis->fLinkUp && !pThis->fLinkTempDown)
3037	val = 0x0008 /* Link partner supports npage. */
3038	\| 0x0004 /* Enable npage words. */
3039	\| 0x0001; /* Can do N-way auto-negotiation. */
3040	else
3041	{
3042	val = 0;
3043	pThis->cLinkDownReported++;
3044	}
3045	break;
3046
3047	default:
3048	val = 0;
3049	break;
3050	}
3051
3052	#ifdef PCNET_DEBUG_MII
3053	Log(("#%d pcnet: mii read %d -> %#x\n", PCNET_INST_NR, miiaddr, val));
3054	#endif
3055	return val;
3056	}
3057
3058	static uint32_t pcnetBCRReadU16(PCNetState *pThis, uint32_t u32RAP)
3059	{
3060	uint32_t val;
3061	u32RAP &= 0x7f;
3062	switch (u32RAP)
3063	{
3064	case BCR_LNKST:
3065	case BCR_LED1:
3066	case BCR_LED2:
3067	case BCR_LED3:
3068	val = pThis->aBCR[u32RAP] & ~0x8000;
3069	/* Clear LNKSTE if we're not connected or if we've just loaded a VM state. */
3070	if (!pThis->pDrv \|\| pThis->fLinkTempDown \|\| !pThis->fLinkUp)
3071	{
3072	if (u32RAP == 4)
3073	pThis->cLinkDownReported++;
3074	val &= ~0x40;
3075	}
3076	val \|= (val & 0x017f & pThis->u32Lnkst) ? 0x8000 : 0;
3077	break;
3078
3079	case BCR_MIIMDR:
3080	if (pThis->fAm79C973 && (pThis->aBCR[BCR_MIIADDR] >> 5 & 0x1f) == 0)
3081	{
3082	uint32_t miiaddr = pThis->aBCR[BCR_MIIADDR] & 0x1f;
3083	val = pcnetMIIReadU16(pThis, miiaddr);
3084	}
3085	else
3086	val = 0xffff;
3087	break;
3088
3089	default:
3090	val = u32RAP < BCR_MAX_RAP ? pThis->aBCR[u32RAP] : 0;
3091	break;
3092	}
3093	#ifdef PCNET_DEBUG_BCR
3094	Log2(("#%d pcnetBCRReadU16: rap=%d val=%#06x\n", PCNET_INST_NR, u32RAP, val));
3095	#endif
3096	return val;
3097	}
3098
3099	#ifdef IN_RING3 /* move down */
3100	static void pcnetHardReset(PCNetState *pThis)
3101	{
3102	int i;
3103	uint16_t checksum;
3104
3105	/* Initialize the PROM */
3106	Assert(sizeof(pThis->MacConfigured) == 6);
3107	memcpy(pThis->aPROM, &pThis->MacConfigured, sizeof(pThis->MacConfigured));
3108	pThis->aPROM[ 8] = 0x00;
3109	pThis->aPROM[ 9] = 0x11;
3110	pThis->aPROM[12] = pThis->aPROM[13] = 0x00;
3111	pThis->aPROM[14] = pThis->aPROM[15] = 0x57;
3112
3113	for (i = 0, checksum = 0; i < 16; i++)
3114	checksum += pThis->aPROM[i];
3115	(uint16_t )&pThis->aPROM[12] = RT_H2LE_U16(checksum);
3116
3117	pThis->aBCR[BCR_MSRDA] = 0x0005;
3118	pThis->aBCR[BCR_MSWRA] = 0x0005;
3119	pThis->aBCR[BCR_MC ] = 0x0002;
3120	pThis->aBCR[BCR_LNKST] = 0x00c0;
3121	pThis->aBCR[BCR_LED1 ] = 0x0084;
3122	pThis->aBCR[BCR_LED2 ] = 0x0088;
3123	pThis->aBCR[BCR_LED3 ] = 0x0090;
3124	pThis->aBCR[BCR_FDC ] = 0x0000;
3125	pThis->aBCR[BCR_BSBC ] = 0x9001;
3126	pThis->aBCR[BCR_EECAS] = 0x0002;
3127	pThis->aBCR[BCR_STVAL] = 0xffff;
3128	pThis->aCSR[58 ] = /* CSR58 is an alias for BCR20 */
3129	pThis->aBCR[BCR_SWS ] = 0x0200;
3130	pThis->iLog2DescSize = 3;
3131	pThis->aBCR[BCR_PLAT ] = 0xff06;
3132	pThis->aBCR[BCR_MIIADDR ] = 0; /* Internal PHY on Am79C973 would be (0x1e << 5) */
3133	pThis->aBCR[BCR_PCIVID] = PCIDevGetVendorId(&pThis->PciDev);
3134	pThis->aBCR[BCR_PCISID] = PCIDevGetSubSystemId(&pThis->PciDev);
3135	pThis->aBCR[BCR_PCISVID] = PCIDevGetSubSystemVendorId(&pThis->PciDev);
3136
3137	pcnetSoftReset(pThis);
3138	}
3139	#endif /* IN_RING3 */
3140
3141	static void pcnetAPROMWriteU8(PCNetState *pThis, uint32_t addr, uint32_t val)
3142	{
3143	addr &= 0x0f;
3144	val &= 0xff;
3145	Log(("#%d pcnetAPROMWriteU8: addr=%#010x val=%#04x\n", PCNET_INST_NR, addr, val));
3146	/* Check APROMWE bit to enable write access */
3147	if (pcnetBCRReadU16(pThis, 2) & 0x80)
3148	pThis->aPROM[addr] = val;
3149	}
3150
3151	static uint32_t pcnetAPROMReadU8(PCNetState *pThis, uint32_t addr)
3152	{
3153	uint32_t val = pThis->aPROM[addr &= 0x0f];
3154	Log(("#%d pcnetAPROMReadU8: addr=%#010x val=%#04x\n", PCNET_INST_NR, addr, val));
3155	return val;
3156	}
3157
3158	static int pcnetIoportWriteU16(PCNetState *pThis, uint32_t addr, uint32_t val)
3159	{
3160	int rc = VINF_SUCCESS;
3161
3162	#ifdef PCNET_DEBUG_IO
3163	Log2(("#%d pcnetIoportWriteU16: addr=%#010x val=%#06x\n", PCNET_INST_NR,
3164	addr, val));
3165	#endif
3166	if (RT_LIKELY(!BCR_DWIO(pThis)))
3167	{
3168	switch (addr & 0x0f)
3169	{
3170	case 0x00: /* RDP */
3171	pcnetPollTimer(pThis);
3172	rc = pcnetCSRWriteU16(pThis, pThis->u32RAP, val);
3173	pcnetUpdateIrq(pThis);
3174	break;
3175	case 0x02: /* RAP */
3176	pThis->u32RAP = val & 0x7f;
3177	break;
3178	case 0x06: /* BDP */
3179	rc = pcnetBCRWriteU16(pThis, pThis->u32RAP, val);
3180	break;
3181	}
3182	}
3183	else
3184	Log(("#%d pcnetIoportWriteU16: addr=%#010x val=%#06x BCR_DWIO !!\n", PCNET_INST_NR, addr, val));
3185
3186	return rc;
3187	}
3188
3189	static uint32_t pcnetIoportReadU16(PCNetState pThis, uint32_t addr, int pRC)
3190	{
3191	uint32_t val = ~0U;
3192
3193	*pRC = VINF_SUCCESS;
3194
3195	if (RT_LIKELY(!BCR_DWIO(pThis)))
3196	{
3197	switch (addr & 0x0f)
3198	{
3199	case 0x00: /* RDP */
3200	/** @note if we're not polling, then the guest will tell us when to poll by setting TDMD in CSR0 */
3201	/** Polling is then useless here and possibly expensive. */
3202	if (!CSR_DPOLL(pThis))
3203	pcnetPollTimer(pThis);
3204
3205	val = pcnetCSRReadU16(pThis, pThis->u32RAP);
3206	if (pThis->u32RAP == 0) // pcnetUpdateIrq() already called by pcnetCSRReadU16()
3207	goto skip_update_irq;
3208	break;
3209	case 0x02: /* RAP */
3210	val = pThis->u32RAP;
3211	goto skip_update_irq;
3212	case 0x04: /* RESET */
3213	pcnetSoftReset(pThis);
3214	val = 0;
3215	break;
3216	case 0x06: /* BDP */
3217	val = pcnetBCRReadU16(pThis, pThis->u32RAP);
3218	break;
3219	}
3220	}
3221	else
3222	Log(("#%d pcnetIoportReadU16: addr=%#010x val=%#06x BCR_DWIO !!\n", PCNET_INST_NR, addr, val & 0xffff));
3223
3224	pcnetUpdateIrq(pThis);
3225
3226	skip_update_irq:
3227	#ifdef PCNET_DEBUG_IO
3228	Log2(("#%d pcnetIoportReadU16: addr=%#010x val=%#06x\n", PCNET_INST_NR, addr, val & 0xffff));
3229	#endif
3230	return val;
3231	}
3232
3233	static int pcnetIoportWriteU32(PCNetState *pThis, uint32_t addr, uint32_t val)
3234	{
3235	int rc = VINF_SUCCESS;
3236
3237	#ifdef PCNET_DEBUG_IO
3238	Log2(("#%d pcnetIoportWriteU32: addr=%#010x val=%#010x\n", PCNET_INST_NR,
3239	addr, val));
3240	#endif
3241	if (RT_LIKELY(BCR_DWIO(pThis)))
3242	{
3243	switch (addr & 0x0f)
3244	{
3245	case 0x00: /* RDP */
3246	pcnetPollTimer(pThis);
3247	rc = pcnetCSRWriteU16(pThis, pThis->u32RAP, val & 0xffff);
3248	pcnetUpdateIrq(pThis);
3249	break;
3250	case 0x04: /* RAP */
3251	pThis->u32RAP = val & 0x7f;
3252	break;
3253	case 0x0c: /* BDP */
3254	rc = pcnetBCRWriteU16(pThis, pThis->u32RAP, val & 0xffff);
3255	break;
3256	}
3257	}
3258	else if ((addr & 0x0f) == 0)
3259	{
3260	/* switch device to dword I/O mode */
3261	pcnetBCRWriteU16(pThis, BCR_BSBC, pcnetBCRReadU16(pThis, BCR_BSBC) \| 0x0080);
3262	#ifdef PCNET_DEBUG_IO
3263	Log2(("device switched into dword i/o mode\n"));
3264	#endif
3265	}
3266	else
3267	Log(("#%d pcnetIoportWriteU32: addr=%#010x val=%#010x !BCR_DWIO !!\n", PCNET_INST_NR, addr, val));
3268
3269	return rc;
3270	}
3271
3272	static uint32_t pcnetIoportReadU32(PCNetState pThis, uint32_t addr, int pRC)
3273	{
3274	uint32_t val = ~0U;
3275
3276	*pRC = VINF_SUCCESS;
3277
3278	if (RT_LIKELY(BCR_DWIO(pThis)))
3279	{
3280	switch (addr & 0x0f)
3281	{
3282	case 0x00: /* RDP */
3283	/** @note if we're not polling, then the guest will tell us when to poll by setting TDMD in CSR0 */
3284	/** Polling is then useless here and possibly expensive. */
3285	if (!CSR_DPOLL(pThis))
3286	pcnetPollTimer(pThis);
3287
3288	val = pcnetCSRReadU16(pThis, pThis->u32RAP);
3289	if (pThis->u32RAP == 0) // pcnetUpdateIrq() already called by pcnetCSRReadU16()
3290	goto skip_update_irq;
3291	break;
3292	case 0x04: /* RAP */
3293	val = pThis->u32RAP;
3294	goto skip_update_irq;
3295	case 0x08: /* RESET */
3296	pcnetSoftReset(pThis);
3297	val = 0;
3298	break;
3299	case 0x0c: /* BDP */
3300	val = pcnetBCRReadU16(pThis, pThis->u32RAP);
3301	break;
3302	}
3303	}
3304	else
3305	Log(("#%d pcnetIoportReadU32: addr=%#010x val=%#010x !BCR_DWIO !!\n", PCNET_INST_NR, addr, val));
3306	pcnetUpdateIrq(pThis);
3307
3308	skip_update_irq:
3309	#ifdef PCNET_DEBUG_IO
3310	Log2(("#%d pcnetIoportReadU32: addr=%#010x val=%#010x\n", PCNET_INST_NR, addr, val));
3311	#endif
3312	return val;
3313	}
3314
3315	static void pcnetMMIOWriteU8(PCNetState *pThis, RTGCPHYS addr, uint32_t val)
3316	{
3317	#ifdef PCNET_DEBUG_IO
3318	Log2(("#%d pcnetMMIOWriteU8: addr=%#010x val=%#04x\n", PCNET_INST_NR, addr, val));
3319	#endif
3320	if (!(addr & 0x10))
3321	pcnetAPROMWriteU8(pThis, addr, val);
3322	}
3323
3324	static uint32_t pcnetMMIOReadU8(PCNetState *pThis, RTGCPHYS addr)
3325	{
3326	uint32_t val = ~0U;
3327	if (!(addr & 0x10))
3328	val = pcnetAPROMReadU8(pThis, addr);
3329	#ifdef PCNET_DEBUG_IO
3330	Log2(("#%d pcnetMMIOReadU8: addr=%#010x val=%#04x\n", PCNET_INST_NR, addr, val & 0xff));
3331	#endif
3332	return val;
3333	}
3334
3335	static void pcnetMMIOWriteU16(PCNetState *pThis, RTGCPHYS addr, uint32_t val)
3336	{
3337	#ifdef PCNET_DEBUG_IO
3338	Log2(("#%d pcnetMMIOWriteU16: addr=%#010x val=%#06x\n", PCNET_INST_NR, addr, val));
3339	#endif
3340	if (addr & 0x10)
3341	pcnetIoportWriteU16(pThis, addr & 0x0f, val);
3342	else
3343	{
3344	pcnetAPROMWriteU8(pThis, addr, val );
3345	pcnetAPROMWriteU8(pThis, addr+1, val >> 8);
3346	}
3347	}
3348
3349	static uint32_t pcnetMMIOReadU16(PCNetState *pThis, RTGCPHYS addr)
3350	{
3351	uint32_t val = ~0U;
3352	int rc;
3353
3354	if (addr & 0x10)
3355	val = pcnetIoportReadU16(pThis, addr & 0x0f, &rc);
3356	else
3357	{
3358	val = pcnetAPROMReadU8(pThis, addr+1);
3359	val <<= 8;
3360	val \|= pcnetAPROMReadU8(pThis, addr);
3361	}
3362	#ifdef PCNET_DEBUG_IO
3363	Log2(("#%d pcnetMMIOReadU16: addr=%#010x val = %#06x\n", PCNET_INST_NR, addr, val & 0xffff));
3364	#endif
3365	return val;
3366	}
3367
3368	static void pcnetMMIOWriteU32(PCNetState *pThis, RTGCPHYS addr, uint32_t val)
3369	{
3370	#ifdef PCNET_DEBUG_IO
3371	Log2(("#%d pcnetMMIOWriteU32: addr=%#010x val=%#010x\n", PCNET_INST_NR, addr, val));
3372	#endif
3373	if (addr & 0x10)
3374	pcnetIoportWriteU32(pThis, addr & 0x0f, val);
3375	else
3376	{
3377	pcnetAPROMWriteU8(pThis, addr, val );
3378	pcnetAPROMWriteU8(pThis, addr+1, val >> 8);
3379	pcnetAPROMWriteU8(pThis, addr+2, val >> 16);
3380	pcnetAPROMWriteU8(pThis, addr+3, val >> 24);
3381	}
3382	}
3383
3384	static uint32_t pcnetMMIOReadU32(PCNetState *pThis, RTGCPHYS addr)
3385	{
3386	uint32_t val;
3387	int rc;
3388
3389	if (addr & 0x10)
3390	val = pcnetIoportReadU32(pThis, addr & 0x0f, &rc);
3391	else
3392	{
3393	val = pcnetAPROMReadU8(pThis, addr+3);
3394	val <<= 8;
3395	val \|= pcnetAPROMReadU8(pThis, addr+2);
3396	val <<= 8;
3397	val \|= pcnetAPROMReadU8(pThis, addr+1);
3398	val <<= 8;
3399	val \|= pcnetAPROMReadU8(pThis, addr );
3400	}
3401	#ifdef PCNET_DEBUG_IO
3402	Log2(("#%d pcnetMMIOReadU32: addr=%#010x val=%#010x\n", PCNET_INST_NR, addr, val));
3403	#endif
3404	return val;
3405	}
3406
3407
3408	/**
3409	* Port I/O Handler for IN operations.
3410	*
3411	* @returns VBox status code.
3412	*
3413	* @param pDevIns The device instance.
3414	* @param pvUser User argument.
3415	* @param Port Port number used for the IN operation.
3416	* @param pu32 Where to store the result.
3417	* @param cb Number of bytes read.
3418	*/
3419	PDMBOTHCBDECL(int) pcnetIOPortAPromRead(PPDMDEVINS pDevIns, void *pvUser,
3420	RTIOPORT Port, uint32_t *pu32, unsigned cb)
3421	{
3422	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3423	int rc;
3424
3425	STAM_PROFILE_ADV_START(&pThis->StatAPROMRead, a);
3426	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_IOPORT_WRITE);
3427	if (rc == VINF_SUCCESS)
3428	{
3429
3430	/* FreeBSD is accessing in dwords. */
3431	if (cb == 1)
3432	*pu32 = pcnetAPROMReadU8(pThis, Port);
3433	else if (cb == 2 && !BCR_DWIO(pThis))
3434	*pu32 = pcnetAPROMReadU8(pThis, Port)
3435	\| (pcnetAPROMReadU8(pThis, Port + 1) << 8);
3436	else if (cb == 4 && BCR_DWIO(pThis))
3437	*pu32 = pcnetAPROMReadU8(pThis, Port)
3438	\| (pcnetAPROMReadU8(pThis, Port + 1) << 8)
3439	\| (pcnetAPROMReadU8(pThis, Port + 2) << 16)
3440	\| (pcnetAPROMReadU8(pThis, Port + 3) << 24);
3441	else
3442	{
3443	Log(("#%d pcnetIOPortAPromRead: Port=%RTiop cb=%d BCR_DWIO !!\n", PCNET_INST_NR, Port, cb));
3444	rc = VERR_IOM_IOPORT_UNUSED;
3445	}
3446	PDMCritSectLeave(&pThis->CritSect);
3447	}
3448	STAM_PROFILE_ADV_STOP(&pThis->StatAPROMRead, a);
3449	LogFlow(("#%d pcnetIOPortAPromRead: Port=%RTiop pu32=%#RX32 cb=%d rc=%Rrc\n", PCNET_INST_NR, Port, pu32, cb, rc));
3450	return rc;
3451	}
3452
3453
3454	/**
3455	* Port I/O Handler for OUT operations.
3456	*
3457	* @returns VBox status code.
3458	*
3459	* @param pDevIns The device instance.
3460	* @param pvUser User argument.
3461	* @param Port Port number used for the IN operation.
3462	* @param u32 The value to output.
3463	* @param cb The value size in bytes.
3464	*/
3465	PDMBOTHCBDECL(int) pcnetIOPortAPromWrite(PPDMDEVINS pDevIns, void *pvUser,
3466	RTIOPORT Port, uint32_t u32, unsigned cb)
3467	{
3468	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3469	int rc;
3470
3471	if (cb == 1)
3472	{
3473	STAM_PROFILE_ADV_START(&pThis->StatAPROMWrite, a);
3474	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_IOPORT_WRITE);
3475	if (RT_LIKELY(rc == VINF_SUCCESS))
3476	{
3477	pcnetAPROMWriteU8(pThis, Port, u32);
3478	PDMCritSectLeave(&pThis->CritSect);
3479	}
3480	STAM_PROFILE_ADV_STOP(&pThis->StatAPROMWrite, a);
3481	}
3482	else
3483	{
3484	AssertMsgFailed(("Port=%#x cb=%d u32=%#x\n", Port, cb, u32));
3485	rc = VINF_SUCCESS;
3486	}
3487	LogFlow(("#%d pcnetIOPortAPromWrite: Port=%RTiop u32=%#RX32 cb=%d rc=%Rrc\n", PCNET_INST_NR, Port, u32, cb, rc));
3488	#ifdef LOG_ENABLED
3489	if (rc == VINF_IOM_HC_IOPORT_WRITE)
3490	LogFlow(("#%d => HC\n", PCNET_INST_NR));
3491	#endif
3492	return rc;
3493	}
3494
3495
3496	/**
3497	* Port I/O Handler for IN operations.
3498	*
3499	* @returns VBox status code.
3500	*
3501	* @param pDevIns The device instance.
3502	* @param pvUser User argument.
3503	* @param Port Port number used for the IN operation.
3504	* @param pu32 Where to store the result.
3505	* @param cb Number of bytes read.
3506	*/
3507	PDMBOTHCBDECL(int) pcnetIOPortRead(PPDMDEVINS pDevIns, void *pvUser,
3508	RTIOPORT Port, uint32_t *pu32, unsigned cb)
3509	{
3510	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3511	int rc = VINF_SUCCESS;
3512
3513	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatIORead), a);
3514	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_IOPORT_READ);
3515	if (RT_LIKELY(rc == VINF_SUCCESS))
3516	{
3517	switch (cb)
3518	{
3519	case 2: *pu32 = pcnetIoportReadU16(pThis, Port, &rc); break;
3520	case 4: *pu32 = pcnetIoportReadU32(pThis, Port, &rc); break;
3521	default:
3522	rc = VERR_IOM_IOPORT_UNUSED;
3523	break;
3524	}
3525	PDMCritSectLeave(&pThis->CritSect);
3526	}
3527	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatIORead), a);
3528	Log2(("#%d pcnetIOPortRead: Port=%RTiop pu32=%#RX32 cb=%d rc=%Rrc\n", PCNET_INST_NR, Port, pu32, cb, rc));
3529	#ifdef LOG_ENABLED
3530	if (rc == VINF_IOM_HC_IOPORT_READ)
3531	LogFlow(("#%d pcnetIOPortRead/critsect failed in GC => HC\n", PCNET_INST_NR));
3532	#endif
3533	return rc;
3534	}
3535
3536
3537	/**
3538	* Port I/O Handler for OUT operations.
3539	*
3540	* @returns VBox status code.
3541	*
3542	* @param pDevIns The device instance.
3543	* @param pvUser User argument.
3544	* @param Port Port number used for the IN operation.
3545	* @param u32 The value to output.
3546	* @param cb The value size in bytes.
3547	*/
3548	PDMBOTHCBDECL(int) pcnetIOPortWrite(PPDMDEVINS pDevIns, void *pvUser,
3549	RTIOPORT Port, uint32_t u32, unsigned cb)
3550	{
3551	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3552	int rc = VINF_SUCCESS;
3553
3554	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatIOWrite), a);
3555	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_IOPORT_WRITE);
3556	if (RT_LIKELY(rc == VINF_SUCCESS))
3557	{
3558	switch (cb)
3559	{
3560	case 2: rc = pcnetIoportWriteU16(pThis, Port, u32); break;
3561	case 4: rc = pcnetIoportWriteU32(pThis, Port, u32); break;
3562	default:
3563	AssertMsgFailed(("Port=%#x cb=%d u32=%#x\n", Port, cb, u32));
3564	rc = VERR_INTERNAL_ERROR;
3565	break;
3566	}
3567	PDMCritSectLeave(&pThis->CritSect);
3568	}
3569	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatIOWrite), a);
3570	Log2(("#%d pcnetIOPortWrite: Port=%RTiop u32=%#RX32 cb=%d rc=%Rrc\n", PCNET_INST_NR, Port, u32, cb, rc));
3571	#ifdef LOG_ENABLED
3572	if (rc == VINF_IOM_HC_IOPORT_WRITE)
3573	LogFlow(("#%d pcnetIOPortWrite/critsect failed in GC => HC\n", PCNET_INST_NR));
3574	#endif
3575	return rc;
3576	}
3577
3578
3579	/**
3580	* Memory mapped I/O Handler for read operations.
3581	*
3582	* @returns VBox status code.
3583	*
3584	* @param pDevIns The device instance.
3585	* @param pvUser User argument.
3586	* @param GCPhysAddr Physical address (in GC) where the read starts.
3587	* @param pv Where to store the result.
3588	* @param cb Number of bytes read.
3589	*/
3590	PDMBOTHCBDECL(int) pcnetMMIORead(PPDMDEVINS pDevIns, void *pvUser,
3591	RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
3592	{
3593	PCNetState pThis = (PCNetState )pvUser;
3594	int rc = VINF_SUCCESS;
3595
3596	/*
3597	* We have to check the range, because we're page aligning the MMIO stuff presently.
3598	*/
3599	if (GCPhysAddr - pThis->MMIOBase < PCNET_PNPMMIO_SIZE)
3600	{
3601	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatMMIORead), a);
3602	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_MMIO_READ);
3603	if (RT_LIKELY(rc == VINF_SUCCESS))
3604	{
3605	switch (cb)
3606	{
3607	case 1: (uint8_t )pv = pcnetMMIOReadU8 (pThis, GCPhysAddr); break;
3608	case 2: (uint16_t )pv = pcnetMMIOReadU16(pThis, GCPhysAddr); break;
3609	case 4: (uint32_t )pv = pcnetMMIOReadU32(pThis, GCPhysAddr); break;
3610	default:
3611	AssertMsgFailed(("cb=%d\n", cb));
3612	rc = VERR_INTERNAL_ERROR;
3613	break;
3614	}
3615	PDMCritSectLeave(&pThis->CritSect);
3616	}
3617	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatMMIORead), a);
3618	}
3619	else
3620	memset(pv, 0, cb);
3621
3622	LogFlow(("#%d pcnetMMIORead: pvUser=%p:{%.*Rhxs} cb=%d GCPhysAddr=%RGp rc=%Rrc\n",
3623	PCNET_INST_NR, pv, cb, pv, cb, GCPhysAddr, rc));
3624	#ifdef LOG_ENABLED
3625	if (rc == VINF_IOM_HC_MMIO_READ)
3626	LogFlow(("#%d => HC\n", PCNET_INST_NR));
3627	#endif
3628	return rc;
3629	}
3630
3631
3632	/**
3633	* Port I/O Handler for write operations.
3634	*
3635	* @returns VBox status code.
3636	*
3637	* @param pDevIns The device instance.
3638	* @param pvUser User argument.
3639	* @param GCPhysAddr Physical address (in GC) where the read starts.
3640	* @param pv Where to fetch the result.
3641	* @param cb Number of bytes to write.
3642	*/
3643	PDMBOTHCBDECL(int) pcnetMMIOWrite(PPDMDEVINS pDevIns, void *pvUser,
3644	RTGCPHYS GCPhysAddr, void *pv, unsigned cb)
3645	{
3646	PCNetState pThis = (PCNetState )pvUser;
3647	int rc = VINF_SUCCESS;
3648
3649	/*
3650	* We have to check the range, because we're page aligning the MMIO stuff presently.
3651	*/
3652	if (GCPhysAddr - pThis->MMIOBase < PCNET_PNPMMIO_SIZE)
3653	{
3654	STAM_PROFILE_ADV_START(&pThis->CTXSUFF(StatMMIOWrite), a);
3655	rc = PDMCritSectEnter(&pThis->CritSect, VINF_IOM_HC_MMIO_WRITE);
3656	if (RT_LIKELY(rc == VINF_SUCCESS))
3657	{
3658	switch (cb)
3659	{
3660	case 1: pcnetMMIOWriteU8 (pThis, GCPhysAddr, (uint8_t )pv); break;
3661	case 2: pcnetMMIOWriteU16(pThis, GCPhysAddr, (uint16_t )pv); break;
3662	case 4: pcnetMMIOWriteU32(pThis, GCPhysAddr, (uint32_t )pv); break;
3663	default:
3664	AssertMsgFailed(("cb=%d\n", cb));
3665	rc = VERR_INTERNAL_ERROR;
3666	break;
3667	}
3668	PDMCritSectLeave(&pThis->CritSect);
3669	}
3670	// else rc == VINF_IOM_HC_MMIO_WRITE => handle in ring3
3671
3672	STAM_PROFILE_ADV_STOP(&pThis->CTXSUFF(StatMMIOWrite), a);
3673	}
3674	LogFlow(("#%d pcnetMMIOWrite: pvUser=%p:{%.*Rhxs} cb=%d GCPhysAddr=%RGp rc=%Rrc\n",
3675	PCNET_INST_NR, pv, cb, pv, cb, GCPhysAddr, rc));
3676	#ifdef LOG_ENABLED
3677	if (rc == VINF_IOM_HC_MMIO_WRITE)
3678	LogFlow(("#%d => HC\n", PCNET_INST_NR));
3679	#endif
3680	return rc;
3681	}
3682
3683
3684	#ifdef IN_RING3
3685	/**
3686	* Device timer callback function.
3687	*
3688	* @param pDevIns Device instance of the device which registered the timer.
3689	* @param pTimer The timer handle.
3690	* @thread EMT
3691	*/
3692	static DECLCALLBACK(void) pcnetTimer(PPDMDEVINS pDevIns, PTMTIMER pTimer)
3693	{
3694	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3695	int rc;
3696
3697	STAM_PROFILE_ADV_START(&pThis->StatTimer, a);
3698	rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
3699	AssertReleaseRC(rc);
3700
3701	pcnetPollTimer(pThis);
3702
3703	PDMCritSectLeave(&pThis->CritSect);
3704	STAM_PROFILE_ADV_STOP(&pThis->StatTimer, a);
3705	}
3706
3707
3708	/**
3709	* Software interrupt timer callback function.
3710	*
3711	* @param pDevIns Device instance of the device which registered the timer.
3712	* @param pTimer The timer handle.
3713	* @thread EMT
3714	*/
3715	static DECLCALLBACK(void) pcnetTimerSoftInt(PPDMDEVINS pDevIns, PTMTIMER pTimer)
3716	{
3717	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3718
3719	pThis->aCSR[7] \|= 0x0800; /* STINT */
3720	pcnetUpdateIrq(pThis);
3721	TMTimerSetNano(pThis->CTX_SUFF(pTimerSoftInt), 12800U * (pThis->aBCR[BCR_STVAL] & 0xffff));
3722	}
3723
3724
3725	/**
3726	* Restore timer callback.
3727	*
3728	* This is only called when've restored a saved state and temporarily
3729	* disconnected the network link to inform the guest that network connections
3730	* should be considered lost.
3731	*
3732	* @param pDevIns Device instance of the device which registered the timer.
3733	* @param pTimer The timer handle.
3734	*/
3735	static DECLCALLBACK(void) pcnetTimerRestore(PPDMDEVINS pDevIns, PTMTIMER pTimer)
3736	{
3737	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3738	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
3739	AssertReleaseRC(rc);
3740
3741	rc = VERR_GENERAL_FAILURE;
3742	if (pThis->cLinkDownReported <= PCNET_MAX_LINKDOWN_REPORTED)
3743	rc = TMTimerSetMillies(pThis->pTimerRestore, 1500);
3744	if (RT_FAILURE(rc))
3745	{
3746	pThis->fLinkTempDown = false;
3747	if (pThis->fLinkUp)
3748	{
3749	LogRel(("PCNet#%d: The link is back up again after the restore.\n",
3750	pDevIns->iInstance));
3751	Log(("#%d pcnetTimerRestore: Clearing ERR and CERR after load. cLinkDownReported=%d\n",
3752	pDevIns->iInstance, pThis->cLinkDownReported));
3753	pThis->aCSR[0] &= ~(RT_BIT(15) \| RT_BIT(13)); /* ERR \| CERR - probably not 100% correct either... */
3754	pThis->Led.Actual.s.fError = 0;
3755	}
3756	}
3757	else
3758	Log(("#%d pcnetTimerRestore: cLinkDownReported=%d, wait another 1500ms...\n",
3759	pDevIns->iInstance, pThis->cLinkDownReported));
3760
3761	PDMCritSectLeave(&pThis->CritSect);
3762	}
3763
3764
3765	/**
3766	* Callback function for mapping an PCI I/O region.
3767	*
3768	* @return VBox status code.
3769	* @param pPciDev Pointer to PCI device. Use pPciDev->pDevIns to get the device instance.
3770	* @param iRegion The region number.
3771	* @param GCPhysAddress Physical address of the region. If iType is PCI_ADDRESS_SPACE_IO, this is an
3772	* I/O port, else it's a physical address.
3773	* This address is NOT relative to pci_mem_base like earlier!
3774	* @param cb Region size.
3775	* @param enmType One of the PCI_ADDRESS_SPACE_* values.
3776	*/
3777	static DECLCALLBACK(int) pcnetIOPortMap(PPCIDEVICE pPciDev, /unsigned/ int iRegion,
3778	RTGCPHYS GCPhysAddress, uint32_t cb, PCIADDRESSSPACE enmType)
3779	{
3780	int rc;
3781	PPDMDEVINS pDevIns = pPciDev->pDevIns;
3782	RTIOPORT Port = (RTIOPORT)GCPhysAddress;
3783	PCNetState *pThis = PCIDEV_2_PCNETSTATE(pPciDev);
3784
3785	Assert(enmType == PCI_ADDRESS_SPACE_IO);
3786	Assert(cb >= 0x20);
3787
3788	rc = PDMDevHlpIOPortRegister(pDevIns, Port, 0x10, 0, pcnetIOPortAPromWrite,
3789	pcnetIOPortAPromRead, NULL, NULL, "PCNet ARPOM");
3790	if (RT_FAILURE(rc))
3791	return rc;
3792	rc = PDMDevHlpIOPortRegister(pDevIns, Port + 0x10, 0x10, 0, pcnetIOPortWrite,
3793	pcnetIOPortRead, NULL, NULL, "PCNet");
3794	if (RT_FAILURE(rc))
3795	return rc;
3796
3797	if (pThis->fGCEnabled)
3798	{
3799	rc = PDMDevHlpIOPortRegisterGC(pDevIns, Port, 0x10, 0, "pcnetIOPortAPromWrite",
3800	"pcnetIOPortAPromRead", NULL, NULL, "PCNet aprom");
3801	if (RT_FAILURE(rc))
3802	return rc;
3803	rc = PDMDevHlpIOPortRegisterGC(pDevIns, Port + 0x10, 0x10, 0, "pcnetIOPortWrite",
3804	"pcnetIOPortRead", NULL, NULL, "PCNet");
3805	if (RT_FAILURE(rc))
3806	return rc;
3807	}
3808	if (pThis->fR0Enabled)
3809	{
3810	rc = PDMDevHlpIOPortRegisterR0(pDevIns, Port, 0x10, 0, "pcnetIOPortAPromWrite",
3811	"pcnetIOPortAPromRead", NULL, NULL, "PCNet aprom");
3812	if (RT_FAILURE(rc))
3813	return rc;
3814	rc = PDMDevHlpIOPortRegisterR0(pDevIns, Port + 0x10, 0x10, 0, "pcnetIOPortWrite",
3815	"pcnetIOPortRead", NULL, NULL, "PCNet");
3816	if (RT_FAILURE(rc))
3817	return rc;
3818	}
3819
3820	pThis->IOPortBase = Port;
3821	return VINF_SUCCESS;
3822	}
3823
3824
3825	/**
3826	* Callback function for mapping the MMIO region.
3827	*
3828	* @return VBox status code.
3829	* @param pPciDev Pointer to PCI device. Use pPciDev->pDevIns to get the device instance.
3830	* @param iRegion The region number.
3831	* @param GCPhysAddress Physical address of the region. If iType is PCI_ADDRESS_SPACE_IO, this is an
3832	* I/O port, else it's a physical address.
3833	* This address is NOT relative to pci_mem_base like earlier!
3834	* @param cb Region size.
3835	* @param enmType One of the PCI_ADDRESS_SPACE_* values.
3836	*/
3837	static DECLCALLBACK(int) pcnetMMIOMap(PPCIDEVICE pPciDev, /unsigned/ int iRegion,
3838	RTGCPHYS GCPhysAddress, uint32_t cb, PCIADDRESSSPACE enmType)
3839	{
3840	PCNetState *pThis = PCIDEV_2_PCNETSTATE(pPciDev);
3841	int rc;
3842
3843	Assert(enmType == PCI_ADDRESS_SPACE_MEM);
3844	Assert(cb >= PCNET_PNPMMIO_SIZE);
3845
3846	/* We use the assigned size here, because we currently only support page aligned MMIO ranges. */
3847	rc = PDMDevHlpMMIORegister(pPciDev->pDevIns, GCPhysAddress, cb, pThis,
3848	pcnetMMIOWrite, pcnetMMIORead, NULL, "PCNet");
3849	if (RT_FAILURE(rc))
3850	return rc;
3851	pThis->MMIOBase = GCPhysAddress;
3852	return rc;
3853	}
3854
3855
3856	/**
3857	* Callback function for mapping the MMIO region.
3858	*
3859	* @return VBox status code.
3860	* @param pPciDev Pointer to PCI device. Use pPciDev->pDevIns to get the device instance.
3861	* @param iRegion The region number.
3862	* @param GCPhysAddress Physical address of the region. If iType is PCI_ADDRESS_SPACE_IO, this is an
3863	* I/O port, else it's a physical address.
3864	* This address is NOT relative to pci_mem_base like earlier!
3865	* @param cb Region size.
3866	* @param enmType One of the PCI_ADDRESS_SPACE_* values.
3867	*/
3868	static DECLCALLBACK(int) pcnetMMIOSharedMap(PPCIDEVICE pPciDev, /unsigned/ int iRegion,
3869	RTGCPHYS GCPhysAddress, uint32_t cb, PCIADDRESSSPACE enmType)
3870	{
3871	if (GCPhysAddress != NIL_RTGCPHYS)
3872	return PDMDevHlpMMIO2Map(pPciDev->pDevIns, iRegion, GCPhysAddress);
3873
3874	/* nothing to clean up */
3875	return VINF_SUCCESS;
3876	}
3877
3878
3879	/**
3880	* PCNET status info callback.
3881	*
3882	* @param pDevIns The device instance.
3883	* @param pHlp The output helpers.
3884	* @param pszArgs The arguments.
3885	*/
3886	static DECLCALLBACK(void) pcnetInfo(PPDMDEVINS pDevIns, PCDBGFINFOHLP pHlp, const char *pszArgs)
3887	{
3888	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
3889	bool fRcvRing = false;
3890	bool fXmtRing = false;
3891
3892	/*
3893	* Parse args.
3894	*/
3895	if (pszArgs)
3896	{
3897	fRcvRing = strstr(pszArgs, "verbose") \|\| strstr(pszArgs, "rcv");
3898	fXmtRing = strstr(pszArgs, "verbose") \|\| strstr(pszArgs, "xmt");
3899	}
3900
3901	/*
3902	* Show info.
3903	*/
3904	pHlp->pfnPrintf(pHlp,
3905	"pcnet #%d: port=%RTiop mmio=%RX32 mac-cfg=%.*Rhxs %s\n",
3906	pDevIns->iInstance,
3907	pThis->IOPortBase, pThis->MMIOBase, sizeof(pThis->MacConfigured), &pThis->MacConfigured,
3908	pThis->fAm79C973 ? "Am79C973" : "Am79C970A", pThis->fGCEnabled ? " GC" : "", pThis->fR0Enabled ? " R0" : "");
3909
3910	PDMCritSectEnter(&pThis->CritSect, VERR_INTERNAL_ERROR); /* Take it here so we know why we're hanging... */
3911
3912	pHlp->pfnPrintf(pHlp,
3913	"CSR0=%#06x:\n",
3914	pThis->aCSR[0]);
3915
3916	pHlp->pfnPrintf(pHlp,
3917	"CSR1=%#06x:\n",
3918	pThis->aCSR[1]);
3919
3920	pHlp->pfnPrintf(pHlp,
3921	"CSR2=%#06x:\n",
3922	pThis->aCSR[2]);
3923
3924	pHlp->pfnPrintf(pHlp,
3925	"CSR3=%#06x: BSWP=%d EMBA=%d DXMT2PD=%d LAPPEN=%d DXSUFLO=%d IDONM=%d TINTM=%d RINTM=%d MERRM=%d MISSM=%d BABLM=%d\n",
3926	pThis->aCSR[3],
3927	!!(pThis->aCSR[3] & RT_BIT(2)), !!(pThis->aCSR[3] & RT_BIT(3)), !!(pThis->aCSR[3] & RT_BIT(4)), CSR_LAPPEN(pThis),
3928	CSR_DXSUFLO(pThis), !!(pThis->aCSR[3] & RT_BIT(8)), !!(pThis->aCSR[3] & RT_BIT(9)), !!(pThis->aCSR[3] & RT_BIT(10)),
3929	!!(pThis->aCSR[3] & RT_BIT(11)), !!(pThis->aCSR[3] & RT_BIT(12)), !!(pThis->aCSR[3] & RT_BIT(14)));
3930
3931	pHlp->pfnPrintf(pHlp,
3932	"CSR4=%#06x: JABM=%d JAB=%d TXSTRM=%d TXSTRT=%d RCVCOOM=%d RCVCCO=%d UINT=%d UINTCMD=%d\n"
3933	" MFCOM=%d MFCO=%d ASTRP_RCV=%d APAD_XMT=%d DPOLL=%d TIMER=%d EMAPLUS=%d EN124=%d\n",
3934	pThis->aCSR[4],
3935	!!(pThis->aCSR[4] & RT_BIT( 0)), !!(pThis->aCSR[4] & RT_BIT( 1)), !!(pThis->aCSR[4] & RT_BIT( 2)), !!(pThis->aCSR[4] & RT_BIT( 3)),
3936	!!(pThis->aCSR[4] & RT_BIT( 4)), !!(pThis->aCSR[4] & RT_BIT( 5)), !!(pThis->aCSR[4] & RT_BIT( 6)), !!(pThis->aCSR[4] & RT_BIT( 7)),
3937	!!(pThis->aCSR[4] & RT_BIT( 8)), !!(pThis->aCSR[4] & RT_BIT( 9)), !!(pThis->aCSR[4] & RT_BIT(10)), !!(pThis->aCSR[4] & RT_BIT(11)),
3938	!!(pThis->aCSR[4] & RT_BIT(12)), !!(pThis->aCSR[4] & RT_BIT(13)), !!(pThis->aCSR[4] & RT_BIT(14)), !!(pThis->aCSR[4] & RT_BIT(15)));
3939
3940	pHlp->pfnPrintf(pHlp,
3941	"CSR5=%#06x:\n",
3942	pThis->aCSR[5]);
3943
3944	pHlp->pfnPrintf(pHlp,
3945	"CSR6=%#06x: RLEN=%#x* TLEN=%#x* [* encoded]\n",
3946	pThis->aCSR[6],
3947	(pThis->aCSR[6] >> 8) & 0xf, (pThis->aCSR[6] >> 12) & 0xf);
3948
3949	pHlp->pfnPrintf(pHlp,
3950	"CSR8..11=%#06x,%#06x,%#06x,%#06x: LADRF=%#018llx\n",
3951	pThis->aCSR[8], pThis->aCSR[9], pThis->aCSR[10], pThis->aCSR[11],
3952	(uint64_t)(pThis->aCSR[ 8] & 0xffff)
3953	\| (uint64_t)(pThis->aCSR[ 9] & 0xffff) << 16
3954	\| (uint64_t)(pThis->aCSR[10] & 0xffff) << 32
3955	\| (uint64_t)(pThis->aCSR[11] & 0xffff) << 48);
3956
3957	pHlp->pfnPrintf(pHlp,
3958	"CSR12..14=%#06x,%#06x,%#06x: PADR=%02x:%02x:%02x:%02x:%02x:%02x (Current MAC Address)\n",
3959	pThis->aCSR[12], pThis->aCSR[13], pThis->aCSR[14],
3960	pThis->aCSR[12] & 0xff,
3961	(pThis->aCSR[12] >> 8) & 0xff,
3962	pThis->aCSR[13] & 0xff,
3963	(pThis->aCSR[13] >> 8) & 0xff,
3964	pThis->aCSR[14] & 0xff,
3965	(pThis->aCSR[14] >> 8) & 0xff);
3966
3967	pHlp->pfnPrintf(pHlp,
3968	"CSR15=%#06x: DXR=%d DTX=%d LOOP=%d DXMTFCS=%d FCOLL=%d DRTY=%d INTL=%d PORTSEL=%d LTR=%d\n"
3969	" MENDECL=%d DAPC=%d DLNKTST=%d DRCVPV=%d DRCVBC=%d PROM=%d\n",
3970	pThis->aCSR[15],
3971	!!(pThis->aCSR[15] & RT_BIT( 0)), !!(pThis->aCSR[15] & RT_BIT( 1)), !!(pThis->aCSR[15] & RT_BIT( 2)), !!(pThis->aCSR[15] & RT_BIT( 3)),
3972	!!(pThis->aCSR[15] & RT_BIT( 4)), !!(pThis->aCSR[15] & RT_BIT( 5)), !!(pThis->aCSR[15] & RT_BIT( 6)), (pThis->aCSR[15] >> 7) & 3,
3973	!!(pThis->aCSR[15] & RT_BIT( 9)), !!(pThis->aCSR[15] & RT_BIT(10)), !!(pThis->aCSR[15] & RT_BIT(11)),
3974	!!(pThis->aCSR[15] & RT_BIT(12)), !!(pThis->aCSR[15] & RT_BIT(13)), !!(pThis->aCSR[15] & RT_BIT(14)), !!(pThis->aCSR[15] & RT_BIT(15)));
3975
3976	pHlp->pfnPrintf(pHlp,
3977	"CSR46=%#06x: POLL=%#06x (Poll Time Counter)\n",
3978	pThis->aCSR[46], pThis->aCSR[46] & 0xffff);
3979
3980	pHlp->pfnPrintf(pHlp,
3981	"CSR47=%#06x: POLLINT=%#06x (Poll Time Interval)\n",
3982	pThis->aCSR[47], pThis->aCSR[47] & 0xffff);
3983
3984	pHlp->pfnPrintf(pHlp,
3985	"CSR58=%#06x: SWSTYLE=%d %s SSIZE32=%d CSRPCNET=%d APERRENT=%d\n",
3986	pThis->aCSR[58],
3987	pThis->aCSR[58] & 0x7f,
3988	(pThis->aCSR[58] & 0x7f) == 0 ? "C-LANCE / PCnet-ISA"
3989	: (pThis->aCSR[58] & 0x7f) == 1 ? "ILACC"
3990	: (pThis->aCSR[58] & 0x7f) == 2 ? "PCNet-PCI II"
3991	: (pThis->aCSR[58] & 0x7f) == 3 ? "PCNet-PCI II controller"
3992	: "!!reserved!!",
3993	!!(pThis->aCSR[58] & RT_BIT(8)), !!(pThis->aCSR[58] & RT_BIT(9)), !!(pThis->aCSR[58] & RT_BIT(10)));
3994
3995	pHlp->pfnPrintf(pHlp,
3996	"CSR112=%04RX32: MFC=%04x (Missed receive Frame Count)\n",
3997	pThis->aCSR[112], pThis->aCSR[112] & 0xffff);
3998
3999	pHlp->pfnPrintf(pHlp,
4000	"CSR122=%04RX32: RCVALGN=%04x (Receive Frame Align)\n",
4001	pThis->aCSR[122], !!(pThis->aCSR[122] & RT_BIT(0)));
4002
4003	pHlp->pfnPrintf(pHlp,
4004	"CSR124=%04RX32: RPA=%04x (Runt Packet Accept)\n",
4005	pThis->aCSR[122], !!(pThis->aCSR[122] & RT_BIT(3)));
4006
4007
4008	/*
4009	* Dump the receive ring.
4010	*/
4011	pHlp->pfnPrintf(pHlp,
4012	"RCVRL=%04x RCVRC=%04x GCRDRA=%RX32 \n"
4013	"CRDA=%08RX32 CRBA=%08RX32 CRBC=%03x CRST=%04x\n"
4014	"NRDA=%08RX32 NRBA=%08RX32 NRBC=%03x NRST=%04x\n"
4015	"NNRDA=%08RX32\n"
4016	,
4017	CSR_RCVRL(pThis), CSR_RCVRC(pThis), pThis->GCRDRA,
4018	CSR_CRDA(pThis), CSR_CRBA(pThis), CSR_CRBC(pThis), CSR_CRST(pThis),
4019	CSR_NRDA(pThis), CSR_NRBA(pThis), CSR_NRBC(pThis), CSR_NRST(pThis),
4020	CSR_NNRD(pThis));
4021	if (fRcvRing)
4022	{
4023	const unsigned cb = 1 << pThis->iLog2DescSize;
4024	RTGCPHYS32 GCPhys = pThis->GCRDRA;
4025	unsigned i = CSR_RCVRL(pThis);
4026	while (i-- > 0)
4027	{
4028	RMD rmd;
4029	pcnetRmdLoad(pThis, &rmd, PHYSADDR(pThis, GCPhys), false);
4030	pHlp->pfnPrintf(pHlp,
4031	"%04x %RX32:%c%c RBADR=%08RX32 BCNT=%03x MCNT=%03x "
4032	"OWN=%d ERR=%d FRAM=%d OFLO=%d CRC=%d BUFF=%d STP=%d ENP=%d BPE=%d "
4033	"PAM=%d LAFM=%d BAM=%d RCC=%02x RPC=%02x ONES=%#x ZEROS=%d\n",
4034	i, GCPhys, i + 1 == CSR_RCVRC(pThis) ? '' : ' ', GCPhys == CSR_CRDA(pThis) ? '' : ' ',
4035	rmd.rmd0.rbadr, 4096 - rmd.rmd1.bcnt, rmd.rmd2.mcnt,
4036	rmd.rmd1.own, rmd.rmd1.err, rmd.rmd1.fram, rmd.rmd1.oflo, rmd.rmd1.crc, rmd.rmd1.buff,
4037	rmd.rmd1.stp, rmd.rmd1.enp, rmd.rmd1.bpe,
4038	rmd.rmd1.pam, rmd.rmd1.lafm, rmd.rmd1.bam, rmd.rmd2.rcc, rmd.rmd2.rpc,
4039	rmd.rmd1.ones, rmd.rmd2.zeros);
4040
4041	GCPhys += cb;
4042	}
4043	}
4044
4045	/*
4046	* Dump the transmit ring.
4047	*/
4048	pHlp->pfnPrintf(pHlp,
4049	"XMTRL=%04x XMTRC=%04x GCTDRA=%08RX32 BADX=%08RX32\n"
4050	"PXDA=%08RX32 PXBC=%03x PXST=%04x\n"
4051	"CXDA=%08RX32 CXBA=%08RX32 CXBC=%03x CXST=%04x\n"
4052	"NXDA=%08RX32 NXBA=%08RX32 NXBC=%03x NXST=%04x\n"
4053	"NNXDA=%08RX32\n"
4054	,
4055	CSR_XMTRL(pThis), CSR_XMTRC(pThis),
4056	pThis->GCTDRA, CSR_BADX(pThis),
4057	CSR_PXDA(pThis), CSR_PXBC(pThis), CSR_PXST(pThis),
4058	CSR_CXDA(pThis), CSR_CXBA(pThis), CSR_CXBC(pThis), CSR_CXST(pThis),
4059	CSR_NXDA(pThis), CSR_NXBA(pThis), CSR_NXBC(pThis), CSR_NXST(pThis),
4060	CSR_NNXD(pThis));
4061	if (fXmtRing)
4062	{
4063	const unsigned cb = 1 << pThis->iLog2DescSize;
4064	RTGCPHYS32 GCPhys = pThis->GCTDRA;
4065	unsigned i = CSR_XMTRL(pThis);
4066	while (i-- > 0)
4067	{
4068	TMD tmd;
4069	pcnetTmdLoad(pThis, &tmd, PHYSADDR(pThis, GCPhys), false);
4070	pHlp->pfnPrintf(pHlp,
4071	"%04x %RX32:%c%c TBADR=%08RX32 BCNT=%03x OWN=%d "
4072	"ERR=%d NOFCS=%d LTINT=%d ONE=%d DEF=%d STP=%d ENP=%d BPE=%d "
4073	"BUFF=%d UFLO=%d EXDEF=%d LCOL=%d LCAR=%d RTRY=%d TDR=%03x TRC=%#x ONES=%#x\n"
4074	,
4075	i, GCPhys, i + 1 == CSR_XMTRC(pThis) ? '' : ' ', GCPhys == CSR_CXDA(pThis) ? '' : ' ',
4076	tmd.tmd0.tbadr, 4096 - tmd.tmd1.bcnt,
4077	tmd.tmd2.tdr,
4078	tmd.tmd2.trc,
4079	tmd.tmd1.own,
4080	tmd.tmd1.err,
4081	tmd.tmd1.nofcs,
4082	tmd.tmd1.ltint,
4083	tmd.tmd1.one,
4084	tmd.tmd1.def,
4085	tmd.tmd1.stp,
4086	tmd.tmd1.enp,
4087	tmd.tmd1.bpe,
4088	tmd.tmd2.buff,
4089	tmd.tmd2.uflo,
4090	tmd.tmd2.exdef,
4091	tmd.tmd2.lcol,
4092	tmd.tmd2.lcar,
4093	tmd.tmd2.rtry,
4094	tmd.tmd2.tdr,
4095	tmd.tmd2.trc,
4096	tmd.tmd1.ones);
4097
4098	GCPhys += cb;
4099	}
4100	}
4101
4102	PDMCritSectLeave(&pThis->CritSect);
4103	}
4104
4105
4106	/**
4107	* Serializes the receive thread, it may be working inside the critsect.
4108	*
4109	* @returns VBox status code.
4110	* @param pDevIns The device instance.
4111	* @param pSSMHandle The handle to save the state to.
4112	*/
4113	static DECLCALLBACK(int) pcnetSavePrep(PPDMDEVINS pDevIns, PSSMHANDLE pSSMHandle)
4114	{
4115	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4116
4117	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
4118	AssertRC(rc);
4119	PDMCritSectLeave(&pThis->CritSect);
4120
4121	return VINF_SUCCESS;
4122	}
4123
4124
4125	/**
4126	* Saves a state of the PC-Net II device.
4127	*
4128	* @returns VBox status code.
4129	* @param pDevIns The device instance.
4130	* @param pSSMHandle The handle to save the state to.
4131	*/
4132	static DECLCALLBACK(int) pcnetSaveExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSMHandle)
4133	{
4134	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4135	int rc = VINF_SUCCESS;
4136
4137	SSMR3PutBool(pSSMHandle, pThis->fLinkUp);
4138	SSMR3PutU32(pSSMHandle, pThis->u32RAP);
4139	SSMR3PutS32(pSSMHandle, pThis->iISR);
4140	SSMR3PutU32(pSSMHandle, pThis->u32Lnkst);
4141	SSMR3PutBool(pSSMHandle, pThis->fPrivIfEnabled); /* >= If version 0.9 */
4142	SSMR3PutBool(pSSMHandle, pThis->fSignalRxMiss); /* >= If version 0.10 */
4143	SSMR3PutGCPhys32(pSSMHandle, pThis->GCRDRA);
4144	SSMR3PutGCPhys32(pSSMHandle, pThis->GCTDRA);
4145	SSMR3PutMem(pSSMHandle, pThis->aPROM, sizeof(pThis->aPROM));
4146	SSMR3PutMem(pSSMHandle, pThis->aCSR, sizeof(pThis->aCSR));
4147	SSMR3PutMem(pSSMHandle, pThis->aBCR, sizeof(pThis->aBCR));
4148	SSMR3PutMem(pSSMHandle, pThis->aMII, sizeof(pThis->aMII));
4149	SSMR3PutU16(pSSMHandle, pThis->u16CSR0LastSeenByGuest);
4150	SSMR3PutU64(pSSMHandle, pThis->u64LastPoll);
4151	SSMR3PutMem(pSSMHandle, &pThis->MacConfigured, sizeof(pThis->MacConfigured));
4152	SSMR3PutBool(pSSMHandle, pThis->fAm79C973); /* >= If version 0.8 */
4153	SSMR3PutU32(pSSMHandle, pThis->u32LinkSpeed);
4154	#ifdef PCNET_NO_POLLING
4155	return VINF_SUCCESS;
4156	#else
4157	rc = TMR3TimerSave(pThis->CTX_SUFF(pTimerPoll), pSSMHandle);
4158	if (RT_FAILURE(rc))
4159	return rc;
4160	#endif
4161	if (pThis->fAm79C973)
4162	rc = TMR3TimerSave(pThis->CTX_SUFF(pTimerSoftInt), pSSMHandle);
4163	return rc;
4164	}
4165
4166
4167	/**
4168	* Serializes the receive thread, it may be working inside the critsect.
4169	*
4170	* @returns VBox status code.
4171	* @param pDevIns The device instance.
4172	* @param pSSMHandle The handle to save the state to.
4173	*/
4174	static DECLCALLBACK(int) pcnetLoadPrep(PPDMDEVINS pDevIns, PSSMHANDLE pSSMHandle)
4175	{
4176	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4177
4178	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
4179	AssertRC(rc);
4180	PDMCritSectLeave(&pThis->CritSect);
4181
4182	return VINF_SUCCESS;
4183	}
4184
4185
4186	/**
4187	* Loads a saved PC-Net II device state.
4188	*
4189	* @returns VBox status code.
4190	* @param pDevIns The device instance.
4191	* @param pSSMHandle The handle to the saved state.
4192	* @param u32Version The data unit version number.
4193	*/
4194	static DECLCALLBACK(int) pcnetLoadExec(PPDMDEVINS pDevIns, PSSMHANDLE pSSMHandle, uint32_t u32Version)
4195	{
4196	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4197	RTMAC Mac;
4198	if ( SSM_VERSION_MAJOR_CHANGED(u32Version, PCNET_SAVEDSTATE_VERSION)
4199	\|\| SSM_VERSION_MINOR(u32Version) < 7)
4200	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
4201
4202	/* restore data */
4203	SSMR3GetBool(pSSMHandle, &pThis->fLinkUp);
4204	SSMR3GetU32(pSSMHandle, &pThis->u32RAP);
4205	SSMR3GetS32(pSSMHandle, &pThis->iISR);
4206	SSMR3GetU32(pSSMHandle, &pThis->u32Lnkst);
4207	if ( SSM_VERSION_MAJOR(u32Version) > 0
4208	\|\| SSM_VERSION_MINOR(u32Version) >= 9)
4209	{
4210	SSMR3GetBool(pSSMHandle, &pThis->fPrivIfEnabled);
4211	if (pThis->fPrivIfEnabled)
4212	LogRel(("PCNet#%d: Enabling private interface\n", PCNET_INST_NR));
4213	}
4214	if ( SSM_VERSION_MAJOR(u32Version) > 0
4215	\|\| SSM_VERSION_MINOR(u32Version) >= 10)
4216	{
4217	SSMR3GetBool(pSSMHandle, &pThis->fSignalRxMiss);
4218	}
4219	SSMR3GetGCPhys32(pSSMHandle, &pThis->GCRDRA);
4220	SSMR3GetGCPhys32(pSSMHandle, &pThis->GCTDRA);
4221	SSMR3GetMem(pSSMHandle, &pThis->aPROM, sizeof(pThis->aPROM));
4222	SSMR3GetMem(pSSMHandle, &pThis->aCSR, sizeof(pThis->aCSR));
4223	SSMR3GetMem(pSSMHandle, &pThis->aBCR, sizeof(pThis->aBCR));
4224	SSMR3GetMem(pSSMHandle, &pThis->aMII, sizeof(pThis->aMII));
4225	SSMR3GetU16(pSSMHandle, &pThis->u16CSR0LastSeenByGuest);
4226	SSMR3GetU64(pSSMHandle, &pThis->u64LastPoll);
4227	SSMR3GetMem(pSSMHandle, &Mac, sizeof(Mac));
4228	Assert( !memcmp(&Mac, &pThis->MacConfigured, sizeof(Mac))
4229	\|\| SSMR3HandleGetAfter(pSSMHandle) == SSMAFTER_DEBUG_IT);
4230	SSMR3GetBool(pSSMHandle, &pThis->fAm79C973);
4231	SSMR3GetU32(pSSMHandle, &pThis->u32LinkSpeed);
4232	#ifndef PCNET_NO_POLLING
4233	TMR3TimerLoad(pThis->CTX_SUFF(pTimerPoll), pSSMHandle);
4234	#endif
4235	if (pThis->fAm79C973)
4236	{
4237	if ( SSM_VERSION_MAJOR(u32Version) > 0
4238	\|\| SSM_VERSION_MINOR(u32Version) >= 8)
4239	TMR3TimerLoad(pThis->CTX_SUFF(pTimerSoftInt), pSSMHandle);
4240	}
4241
4242	pThis->iLog2DescSize = BCR_SWSTYLE(pThis)
4243	? 4
4244	: 3;
4245	pThis->GCUpperPhys = BCR_SSIZE32(pThis)
4246	? 0
4247	: (0xff00 & (uint32_t)pThis->aCSR[2]) << 16;
4248
4249	/* update promiscuous mode. */
4250	if (pThis->pDrv)
4251	pThis->pDrv->pfnSetPromiscuousMode(pThis->pDrv, CSR_PROM(pThis));
4252
4253	#ifdef PCNET_NO_POLLING
4254	/* Enable physical monitoring again (!) */
4255	pcnetUpdateRingHandlers(pThis);
4256	#endif
4257	/* Indicate link down to the guest OS that all network connections have been lost. */
4258	if (pThis->fLinkUp)
4259	{
4260	pThis->fLinkTempDown = true;
4261	pThis->cLinkDownReported = 0;
4262	pThis->aCSR[0] \|= RT_BIT(15) \| RT_BIT(13); /* ERR \| CERR (this is probably wrong) */
4263	pThis->Led.Asserted.s.fError = pThis->Led.Actual.s.fError = 1;
4264	return TMTimerSetMillies(pThis->pTimerRestore, 5000);
4265	}
4266	return VINF_SUCCESS;
4267	}
4268
4269
4270	/**
4271	* Queries an interface to the driver.
4272	*
4273	* @returns Pointer to interface.
4274	* @returns NULL if the interface was not supported by the driver.
4275	* @param pInterface Pointer to this interface structure.
4276	* @param enmInterface The requested interface identification.
4277	* @thread Any thread.
4278	*/
4279	static DECLCALLBACK(void ) pcnetQueryInterface(struct PDMIBASE pInterface, PDMINTERFACE enmInterface)
4280	{
4281	PCNetState pThis = (PCNetState )((uintptr_t)pInterface - RT_OFFSETOF(PCNetState, IBase));
4282	Assert(&pThis->IBase == pInterface);
4283	switch (enmInterface)
4284	{
4285	case PDMINTERFACE_BASE:
4286	return &pThis->IBase;
4287	case PDMINTERFACE_NETWORK_PORT:
4288	return &pThis->INetworkPort;
4289	case PDMINTERFACE_NETWORK_CONFIG:
4290	return &pThis->INetworkConfig;
4291	case PDMINTERFACE_LED_PORTS:
4292	return &pThis->ILeds;
4293	default:
4294	return NULL;
4295	}
4296	}
4297
4298	/** Converts a pointer to PCNetState::INetworkPort to a PCNetState pointer. */
4299	#define INETWORKPORT_2_DATA(pInterface) ( (PCNetState *)((uintptr_t)pInterface - RT_OFFSETOF(PCNetState, INetworkPort)) )
4300
4301
4302	/**
4303	* Check if the device/driver can receive data now.
4304	* This must be called before the pfnRecieve() method is called.
4305	*
4306	* @returns VBox status code.
4307	* @param pInterface Pointer to the interface structure containing the called function pointer.
4308	*/
4309	static int pcnetCanReceive(PCNetState *pThis)
4310	{
4311	int rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
4312	AssertReleaseRC(rc);
4313
4314	rc = VERR_NET_NO_BUFFER_SPACE;
4315
4316	if (RT_LIKELY(!CSR_DRX(pThis) && !CSR_STOP(pThis) && !CSR_SPND(pThis)))
4317	{
4318	if (HOST_IS_OWNER(CSR_CRST(pThis)) && pThis->GCRDRA)
4319	pcnetRdtePoll(pThis);
4320
4321	if (RT_UNLIKELY(HOST_IS_OWNER(CSR_CRST(pThis))))
4322	{
4323	/** @todo Notify the guest _now_. Will potentially increase the interrupt load */
4324	if (pThis->fSignalRxMiss)
4325	pThis->aCSR[0] \|= 0x1000; /* Set MISS flag */
4326	}
4327	else
4328	rc = VINF_SUCCESS;
4329	}
4330
4331	PDMCritSectLeave(&pThis->CritSect);
4332	return rc;
4333	}
4334
4335
4336	/**
4337	*
4338	*/
4339	static DECLCALLBACK(int) pcnetWaitReceiveAvail(PPDMINETWORKPORT pInterface, unsigned cMillies)
4340	{
4341	PCNetState *pThis = INETWORKPORT_2_DATA(pInterface);
4342
4343	int rc = pcnetCanReceive(pThis);
4344	if (RT_SUCCESS(rc))
4345	return VINF_SUCCESS;
4346	if (RT_UNLIKELY(cMillies == 0))
4347	return VERR_NET_NO_BUFFER_SPACE;
4348
4349	rc = VERR_INTERRUPTED;
4350	ASMAtomicXchgBool(&pThis->fMaybeOutOfSpace, true);
4351	STAM_PROFILE_START(&pThis->StatRxOverflow, a);
4352	while (RT_LIKELY(PDMDevHlpVMState(pThis->CTX_SUFF(pDevIns)) == VMSTATE_RUNNING))
4353	{
4354	int rc2 = pcnetCanReceive(pThis);
4355	if (RT_SUCCESS(rc2))
4356	{
4357	rc = VINF_SUCCESS;
4358	break;
4359	}
4360	LogFlow(("pcnetWaitReceiveAvail: waiting cMillies=%u...\n", cMillies));
4361	/* Start the poll timer once which will remain active as long fMaybeOutOfSpace
4362	* is true -- even if (transmit) polling is disabled (CSR_DPOLL). */
4363	rc2 = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
4364	AssertReleaseRC(rc2);
4365	pcnetPollTimerStart(pThis);
4366	PDMCritSectLeave(&pThis->CritSect);
4367	RTSemEventWait(pThis->hEventOutOfRxSpace, cMillies);
4368	}
4369	STAM_PROFILE_STOP(&pThis->StatRxOverflow, a);
4370	ASMAtomicXchgBool(&pThis->fMaybeOutOfSpace, false);
4371
4372	return rc;
4373	}
4374
4375
4376	/**
4377	* Receive data from the network.
4378	*
4379	* @returns VBox status code.
4380	* @param pInterface Pointer to the interface structure containing the called function pointer.
4381	* @param pvBuf The available data.
4382	* @param cb Number of bytes available in the buffer.
4383	* @thread EMT
4384	*/
4385	static DECLCALLBACK(int) pcnetReceive(PPDMINETWORKPORT pInterface, const void *pvBuf, size_t cb)
4386	{
4387	PCNetState *pThis = INETWORKPORT_2_DATA(pInterface);
4388	int rc;
4389
4390	STAM_PROFILE_ADV_START(&pThis->StatReceive, a);
4391	rc = PDMCritSectEnter(&pThis->CritSect, VERR_SEM_BUSY);
4392	AssertReleaseRC(rc);
4393
4394	/*
4395	* Check for the max ethernet frame size, taking the IEEE 802.1Q (VLAN) tag into
4396	* account. Note that we are not expecting the CRC Checksum.
4397	* Ethernet frames consists of a 14-byte header [+ 4-byte vlan tag] + a 1500-byte body.
4398	*/
4399	if (RT_LIKELY( cb <= 1514
4400	\|\| ( cb <= 1518
4401	&& ((PCRTNETETHERHDR)pvBuf)->EtherType == RT_H2BE_U16_C(RTNET_ETHERTYPE_VLAN))))
4402	{
4403	if (cb > 70) /* unqualified guess */
4404	pThis->Led.Asserted.s.fReading = pThis->Led.Actual.s.fReading = 1;
4405	pcnetReceiveNoSync(pThis, (const uint8_t *)pvBuf, cb);
4406	pThis->Led.Actual.s.fReading = 0;
4407	}
4408	#ifdef LOG_ENABLED
4409	else
4410	{
4411	static bool s_fFirstBigFrameLoss = true;
4412	unsigned cbMaxFrame = ((PCRTNETETHERHDR)pvBuf)->EtherType == RT_H2BE_U16_C(RTNET_ETHERTYPE_VLAN)
4413	? 1518 : 1514;
4414	if (s_fFirstBigFrameLoss)
4415	{
4416	s_fFirstBigFrameLoss = false;
4417	Log(("PCNet#%d: Received giant frame %zu, max %u. (Further giants will be reported at level5.)\n",
4418	PCNET_INST_NR, cb, cbMaxFrame));
4419	}
4420	else
4421	Log5(("PCNet#%d: Received giant frame %zu bytes, max %u.\n",
4422	PCNET_INST_NR, cb, cbMaxFrame));
4423	}
4424	#endif /* LOG_ENABLED */
4425
4426	PDMCritSectLeave(&pThis->CritSect);
4427	STAM_PROFILE_ADV_STOP(&pThis->StatReceive, a);
4428
4429	return VINF_SUCCESS;
4430	}
4431
4432	/** Converts a pointer to PCNetState::INetworkConfig to a PCNetState pointer. */
4433	#define INETWORKCONFIG_2_DATA(pInterface) ( (PCNetState *)((uintptr_t)pInterface - RT_OFFSETOF(PCNetState, INetworkConfig)) )
4434
4435
4436	/**
4437	* Gets the current Media Access Control (MAC) address.
4438	*
4439	* @returns VBox status code.
4440	* @param pInterface Pointer to the interface structure containing the called function pointer.
4441	* @param pMac Where to store the MAC address.
4442	* @thread EMT
4443	*/
4444	static DECLCALLBACK(int) pcnetGetMac(PPDMINETWORKCONFIG pInterface, PRTMAC pMac)
4445	{
4446	PCNetState *pThis = INETWORKCONFIG_2_DATA(pInterface);
4447	memcpy(pMac, pThis->aPROM, sizeof(*pMac));
4448	return VINF_SUCCESS;
4449	}
4450
4451
4452	/**
4453	* Gets the new link state.
4454	*
4455	* @returns The current link state.
4456	* @param pInterface Pointer to the interface structure containing the called function pointer.
4457	* @thread EMT
4458	*/
4459	static DECLCALLBACK(PDMNETWORKLINKSTATE) pcnetGetLinkState(PPDMINETWORKCONFIG pInterface)
4460	{
4461	PCNetState *pThis = INETWORKCONFIG_2_DATA(pInterface);
4462	if (pThis->fLinkUp && !pThis->fLinkTempDown)
4463	return PDMNETWORKLINKSTATE_UP;
4464	if (!pThis->fLinkUp)
4465	return PDMNETWORKLINKSTATE_DOWN;
4466	if (pThis->fLinkTempDown)
4467	return PDMNETWORKLINKSTATE_DOWN_RESUME;
4468	AssertMsgFailed(("Invalid link state!\n"));
4469	return PDMNETWORKLINKSTATE_INVALID;
4470	}
4471
4472
4473	/**
4474	* Sets the new link state.
4475	*
4476	* @returns VBox status code.
4477	* @param pInterface Pointer to the interface structure containing the called function pointer.
4478	* @param enmState The new link state
4479	* @thread EMT
4480	*/
4481	static DECLCALLBACK(int) pcnetSetLinkState(PPDMINETWORKCONFIG pInterface, PDMNETWORKLINKSTATE enmState)
4482	{
4483	PCNetState *pThis = INETWORKCONFIG_2_DATA(pInterface);
4484	bool fLinkUp;
4485	if ( enmState != PDMNETWORKLINKSTATE_DOWN
4486	&& enmState != PDMNETWORKLINKSTATE_UP)
4487	{
4488	AssertMsgFailed(("Invalid parameter enmState=%d\n", enmState));
4489	return VERR_INVALID_PARAMETER;
4490	}
4491
4492	/* has the state changed? */
4493	fLinkUp = enmState == PDMNETWORKLINKSTATE_UP;
4494	if (pThis->fLinkUp != fLinkUp)
4495	{
4496	pThis->fLinkUp = fLinkUp;
4497	if (fLinkUp)
4498	{
4499	/* connect */
4500	pThis->aCSR[0] &= ~(RT_BIT(15) \| RT_BIT(13)); /* ERR \| CERR - probably not 100% correct either... */
4501	pThis->Led.Actual.s.fError = 0;
4502	}
4503	else
4504	{
4505	/* disconnect */
4506	pThis->cLinkDownReported = 0;
4507	pThis->aCSR[0] \|= RT_BIT(15) \| RT_BIT(13); /* ERR \| CERR (this is probably wrong) */
4508	pThis->Led.Asserted.s.fError = pThis->Led.Actual.s.fError = 1;
4509	}
4510	Assert(!PDMCritSectIsOwner(&pThis->CritSect));
4511	if (pThis->pDrv)
4512	pThis->pDrv->pfnNotifyLinkChanged(pThis->pDrv, enmState);
4513	}
4514	return VINF_SUCCESS;
4515	}
4516
4517
4518	/**
4519	* Gets the pointer to the status LED of a unit.
4520	*
4521	* @returns VBox status code.
4522	* @param pInterface Pointer to the interface structure containing the called function pointer.
4523	* @param iLUN The unit which status LED we desire.
4524	* @param ppLed Where to store the LED pointer.
4525	*/
4526	static DECLCALLBACK(int) pcnetQueryStatusLed(PPDMILEDPORTS pInterface, unsigned iLUN, PPDMLED *ppLed)
4527	{
4528	PCNetState pThis = (PCNetState )( (uintptr_t)pInterface - RT_OFFSETOF(PCNetState, ILeds) );
4529	if (iLUN == 0)
4530	{
4531	*ppLed = &pThis->Led;
4532	return VINF_SUCCESS;
4533	}
4534	return VERR_PDM_LUN_NOT_FOUND;
4535	}
4536
4537
4538	/**
4539	* @copydoc FNPDMDEVPOWEROFF
4540	*/
4541	static DECLCALLBACK(void) pcnetPowerOff(PPDMDEVINS pDevIns)
4542	{
4543	/* Poke thread waiting for buffer space. */
4544	pcnetWakeupReceive(pDevIns);
4545	}
4546
4547
4548	/**
4549	* @copydoc FNPDMDEVSUSPEND
4550	*/
4551	static DECLCALLBACK(void) pcnetSuspend(PPDMDEVINS pDevIns)
4552	{
4553	/* Poke thread waiting for buffer space. */
4554	pcnetWakeupReceive(pDevIns);
4555	}
4556
4557
4558	/**
4559	* @copydoc FNPDMDEVRESET
4560	*/
4561	static DECLCALLBACK(void) pcnetReset(PPDMDEVINS pDevIns)
4562	{
4563	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4564	if (pThis->fLinkTempDown)
4565	{
4566	pThis->cLinkDownReported = 0x10000;
4567	TMTimerStop(pThis->pTimerRestore);
4568	pcnetTimerRestore(pDevIns, pThis->pTimerRestore);
4569	}
4570	if (pThis->pSharedMMIOR3)
4571	pcnetInitSharedMemory(pThis);
4572
4573	/** @todo How to flush the queues? */
4574	pcnetHardReset(pThis);
4575	}
4576
4577
4578	/**
4579	* @copydoc FNPDMDEVRELOCATE
4580	*/
4581	static DECLCALLBACK(void) pcnetRelocate(PPDMDEVINS pDevIns, RTGCINTPTR offDelta)
4582	{
4583	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4584	pThis->pDevInsRC = PDMDEVINS_2_RCPTR(pDevIns);
4585	pThis->pXmitQueueRC = PDMQueueRCPtr(pThis->pXmitQueueR3);
4586	pThis->pCanRxQueueRC = PDMQueueRCPtr(pThis->pCanRxQueueR3);
4587	if (pThis->pSharedMMIOR3)
4588	pThis->pSharedMMIORC += offDelta;
4589	#ifdef PCNET_NO_POLLING
4590	pThis->pfnEMInterpretInstructionRC += offDelta;
4591	#else
4592	pThis->pTimerPollRC = TMTimerRCPtr(pThis->pTimerPollR3);
4593	#endif
4594	if (pThis->fAm79C973)
4595	pThis->pTimerSoftIntRC = TMTimerRCPtr(pThis->pTimerSoftIntR3);
4596	}
4597
4598
4599	/**
4600	* Destruct a device instance.
4601	*
4602	* Most VM resources are freed by the VM. This callback is provided so that any non-VM
4603	* resources can be freed correctly.
4604	*
4605	* @returns VBox status.
4606	* @param pDevIns The device instance data.
4607	*/
4608	static DECLCALLBACK(int) pcnetDestruct(PPDMDEVINS pDevIns)
4609	{
4610	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4611
4612	if (PDMCritSectIsInitialized(&pThis->CritSect))
4613	{
4614	/*
4615	* At this point the send thread is suspended and will not enter
4616	* this module again. So, no coordination is needed here and PDM
4617	* will take care of terminating and cleaning up the thread.
4618	*/
4619	RTSemEventDestroy(pThis->hSendEventSem);
4620	pThis->hSendEventSem = NIL_RTSEMEVENT;
4621	RTSemEventSignal(pThis->hEventOutOfRxSpace);
4622	RTSemEventDestroy(pThis->hEventOutOfRxSpace);
4623	pThis->hEventOutOfRxSpace = NIL_RTSEMEVENT;
4624	PDMR3CritSectDelete(&pThis->CritSect);
4625	}
4626	#ifdef PCNET_QUEUE_SEND_PACKETS
4627	if (pThis->apXmitRingBuffer)
4628	RTMemFree(pThis->apXmitRingBuffer[0]);
4629	#endif
4630	return VINF_SUCCESS;
4631	}
4632
4633
4634	/**
4635	* Construct a device instance for a VM.
4636	*
4637	* @returns VBox status.
4638	* @param pDevIns The device instance data.
4639	* If the registration structure is needed, pDevIns->pDevReg points to it.
4640	* @param iInstance Instance number. Use this to figure out which registers and such to use.
4641	* The device number is also found in pDevIns->iInstance, but since it's
4642	* likely to be freqently used PDM passes it as parameter.
4643	* @param pCfgHandle Configuration node handle for the device. Use this to obtain the configuration
4644	* of the device instance. It's also found in pDevIns->pCfgHandle, but like
4645	* iInstance it's expected to be used a bit in this function.
4646	*/
4647	static DECLCALLBACK(int) pcnetConstruct(PPDMDEVINS pDevIns, int iInstance, PCFGMNODE pCfgHandle)
4648	{
4649	PCNetState pThis = PDMINS_2_DATA(pDevIns, PCNetState );
4650	PPDMIBASE pBase;
4651	char szTmp[128];
4652	int rc;
4653
4654	/* up to four instances are supported */
4655	Assert((iInstance >= 0) && (iInstance < 4));
4656
4657	Assert(RT_ELEMENTS(pThis->aBCR) == BCR_MAX_RAP);
4658	Assert(RT_ELEMENTS(pThis->aMII) == MII_MAX_REG);
4659	Assert(sizeof(pThis->abSendBuf) == RT_ALIGN_Z(sizeof(pThis->abSendBuf), 16));
4660
4661	/*
4662	* Init what's required to make the destructor safe.
4663	*/
4664	pThis->hEventOutOfRxSpace = NIL_RTSEMEVENT;
4665	pThis->hSendEventSem = NIL_RTSEMEVENT;
4666
4667	/*
4668	* Validate configuration.
4669	*/
4670	if (!CFGMR3AreValuesValid(pCfgHandle, "MAC\0" "CableConnected\0" "Am79C973\0" "LineSpeed\0" "GCEnabled\0" "R0Enabled\0" "PrivIfEnabled\0"))
4671	return PDMDEV_SET_ERROR(pDevIns, VERR_PDM_DEVINS_UNKNOWN_CFG_VALUES,
4672	N_("Invalid configuraton for pcnet device"));
4673
4674	/*
4675	* Read the configuration.
4676	*/
4677	rc = CFGMR3QueryBytes(pCfgHandle, "MAC", &pThis->MacConfigured, sizeof(pThis->MacConfigured));
4678	if (RT_FAILURE(rc))
4679	return PDMDEV_SET_ERROR(pDevIns, rc,
4680	N_("Configuration error: Failed to get the \"MAC\" value"));
4681	rc = CFGMR3QueryBoolDef(pCfgHandle, "CableConnected", &pThis->fLinkUp, true);
4682	if (RT_FAILURE(rc))
4683	return PDMDEV_SET_ERROR(pDevIns, rc,
4684	N_("Configuration error: Failed to get the \"CableConnected\" value"));
4685
4686	rc = CFGMR3QueryBoolDef(pCfgHandle, "Am79C973", &pThis->fAm79C973, false);
4687	if (RT_FAILURE(rc))
4688	return PDMDEV_SET_ERROR(pDevIns, rc,
4689	N_("Configuration error: Failed to get the \"Am79C973\" value"));
4690
4691	rc = CFGMR3QueryU32Def(pCfgHandle, "LineSpeed", &pThis->u32LinkSpeed, 1000000); /* 1GBit/s (in kbps units)*/
4692	if (RT_FAILURE(rc))
4693	return PDMDEV_SET_ERROR(pDevIns, rc,
4694	N_("Configuration error: Failed to get the \"LineSpeed\" value"));
4695
4696	#ifdef PCNET_GC_ENABLED
4697	rc = CFGMR3QueryBoolDef(pCfgHandle, "GCEnabled", &pThis->fGCEnabled, true);
4698	if (RT_FAILURE(rc))
4699	return PDMDEV_SET_ERROR(pDevIns, rc,
4700	N_("Configuration error: Failed to get the \"GCEnabled\" value"));
4701
4702	rc = CFGMR3QueryBoolDef(pCfgHandle, "R0Enabled", &pThis->fR0Enabled, true);
4703	if (RT_FAILURE(rc))
4704	return PDMDEV_SET_ERROR(pDevIns, rc,
4705	N_("Configuration error: Failed to get the \"R0Enabled\" value"));
4706
4707	#else /* !PCNET_GC_ENABLED */
4708	pThis->fGCEnabled = false;
4709	pThis->fR0Enabled = false;
4710	#endif /* !PCNET_GC_ENABLED */
4711
4712
4713	/*
4714	* Initialize data (most of it anyway).
4715	*/
4716	pThis->pDevInsR3 = pDevIns;
4717	pThis->pDevInsR0 = PDMDEVINS_2_R0PTR(pDevIns);
4718	pThis->pDevInsRC = PDMDEVINS_2_RCPTR(pDevIns);
4719	pThis->Led.u32Magic = PDMLED_MAGIC;
4720	/* IBase */
4721	pThis->IBase.pfnQueryInterface = pcnetQueryInterface;
4722	/* INeworkPort */
4723	pThis->INetworkPort.pfnWaitReceiveAvail = pcnetWaitReceiveAvail;
4724	pThis->INetworkPort.pfnReceive = pcnetReceive;
4725	/* INetworkConfig */
4726	pThis->INetworkConfig.pfnGetMac = pcnetGetMac;
4727	pThis->INetworkConfig.pfnGetLinkState = pcnetGetLinkState;
4728	pThis->INetworkConfig.pfnSetLinkState = pcnetSetLinkState;
4729	/* ILeds */
4730	pThis->ILeds.pfnQueryStatusLed = pcnetQueryStatusLed;
4731
4732	/* PCI Device */
4733	PCIDevSetVendorId(&pThis->PciDev, 0x1022);
4734	PCIDevSetDeviceId(&pThis->PciDev, 0x2000);
4735	pThis->PciDev.config[0x04] = 0x07; /* command */
4736	pThis->PciDev.config[0x05] = 0x00;
4737	pThis->PciDev.config[0x06] = 0x80; /* status */
4738	pThis->PciDev.config[0x07] = 0x02;
4739	pThis->PciDev.config[0x08] = pThis->fAm79C973 ? 0x40 : 0x10; /* revision */
4740	pThis->PciDev.config[0x09] = 0x00;
4741	pThis->PciDev.config[0x0a] = 0x00; /* ethernet network controller */
4742	pThis->PciDev.config[0x0b] = 0x02;
4743	pThis->PciDev.config[0x0e] = 0x00; /* header_type */
4744
4745	pThis->PciDev.config[0x10] = 0x01; /* IO Base */
4746	pThis->PciDev.config[0x11] = 0x00;
4747	pThis->PciDev.config[0x12] = 0x00;
4748	pThis->PciDev.config[0x13] = 0x00;
4749	pThis->PciDev.config[0x14] = 0x00; /* MMIO Base */
4750	pThis->PciDev.config[0x15] = 0x00;
4751	pThis->PciDev.config[0x16] = 0x00;
4752	pThis->PciDev.config[0x17] = 0x00;
4753
4754	/* subsystem and subvendor IDs */
4755	pThis->PciDev.config[0x2c] = 0x22; /* subsystem vendor id */
4756	pThis->PciDev.config[0x2d] = 0x10;
4757	pThis->PciDev.config[0x2e] = 0x00; /* subsystem id */
4758	pThis->PciDev.config[0x2f] = 0x20;
4759	pThis->PciDev.config[0x3d] = 1; /* interrupt pin 0 */
4760	pThis->PciDev.config[0x3e] = 0x06;
4761	pThis->PciDev.config[0x3f] = 0xff;
4762
4763	/*
4764	* Register the PCI device, its I/O regions, the timer and the saved state item.
4765	*/
4766	rc = PDMDevHlpPCIRegister(pDevIns, &pThis->PciDev);
4767	if (RT_FAILURE(rc))
4768	return rc;
4769	rc = PDMDevHlpPCIIORegionRegister(pDevIns, 0, PCNET_IOPORT_SIZE,
4770	PCI_ADDRESS_SPACE_IO, pcnetIOPortMap);
4771	if (RT_FAILURE(rc))
4772	return rc;
4773	rc = PDMDevHlpPCIIORegionRegister(pDevIns, 1, PCNET_PNPMMIO_SIZE,
4774	PCI_ADDRESS_SPACE_MEM, pcnetMMIOMap);
4775	if (RT_FAILURE(rc))
4776	return rc;
4777
4778	bool fPrivIfEnabled;
4779	rc = CFGMR3QueryBool(pCfgHandle, "PrivIfEnabled", &fPrivIfEnabled);
4780	if (rc == VERR_CFGM_VALUE_NOT_FOUND)
4781	fPrivIfEnabled = true;
4782	else if (RT_FAILURE(rc))
4783	return PDMDEV_SET_ERROR(pDevIns, rc,
4784	N_("Configuration error: Failed to get the \"PrivIfEnabled\" value"));
4785
4786	if (fPrivIfEnabled)
4787	{
4788	/*
4789	* Initialize shared memory between host and guest for descriptors and RX buffers. Most guests
4790	* should not care if there is an additional PCI ressource but just in case we made this configurable.
4791	*/
4792	rc = PDMDevHlpMMIO2Register(pDevIns, 2, PCNET_GUEST_SHARED_MEMORY_SIZE, 0, (void **)&pThis->pSharedMMIOR3, "PCNetShMem");
4793	if (RT_FAILURE(rc))
4794	return PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS,
4795	N_("Failed to allocate %u bytes of memory for the PCNet device"), PCNET_GUEST_SHARED_MEMORY_SIZE);
4796	rc = PDMDevHlpMMHyperMapMMIO2(pDevIns, 2, 0, 8192, "PCNetShMem", &pThis->pSharedMMIORC);
4797	if (RT_FAILURE(rc))
4798	return PDMDevHlpVMSetError(pDevIns, rc, RT_SRC_POS,
4799	N_("Failed to map 8192 bytes of memory for the PCNet device into the hyper memory"));
4800	pThis->pSharedMMIOR0 = (uintptr_t)pThis->pSharedMMIOR3; /** @todo #1865: Map MMIO2 into ring-0. */
4801
4802	pcnetInitSharedMemory(pThis);
4803	rc = PDMDevHlpPCIIORegionRegister(pDevIns, 2, PCNET_GUEST_SHARED_MEMORY_SIZE,
4804	PCI_ADDRESS_SPACE_MEM, pcnetMMIOSharedMap);
4805	if (RT_FAILURE(rc))
4806	return rc;
4807	}
4808
4809	#ifdef PCNET_NO_POLLING
4810	/*
4811	* Resolve the R0 and RC handlers.
4812	*/
4813	rc = PDMR3LdrGetSymbolR0Lazy(PDMDevHlpGetVM(pDevIns), NULL, "EMInterpretInstruction", &pThis->pfnEMInterpretInstructionR0);
4814	if (RT_SUCCESS(rc))
4815	rc = PDMR3LdrGetSymbolRCLazy(PDMDevHlpGetVM(pDevIns), NULL, "EMInterpretInstruction", (RTGCPTR *)&pThis->pfnEMInterpretInstructionRC);
4816	AssertLogRelMsgRCReturn(rc, ("PDMR3LdrGetSymbolRCLazy(EMInterpretInstruction) -> %Rrc\n", rc), rc);
4817	#else
4818	rc = PDMDevHlpTMTimerCreate(pDevIns, TMCLOCK_VIRTUAL, pcnetTimer,
4819	"PCNet Poll Timer", &pThis->pTimerPollR3);
4820	if (RT_FAILURE(rc))
4821	return rc;
4822	pThis->pTimerPollR0 = TMTimerR0Ptr(pThis->pTimerPollR3);
4823	pThis->pTimerPollRC = TMTimerRCPtr(pThis->pTimerPollR3);
4824	#endif
4825	if (pThis->fAm79C973)
4826	{
4827	/* Software Interrupt timer */
4828	rc = PDMDevHlpTMTimerCreate(pDevIns, TMCLOCK_VIRTUAL, pcnetTimerSoftInt,
4829	"PCNet SoftInt Timer", &pThis->pTimerSoftIntR3);
4830	if (RT_FAILURE(rc))
4831	return rc;
4832	pThis->pTimerSoftIntR0 = TMTimerR0Ptr(pThis->pTimerSoftIntR3);
4833	pThis->pTimerSoftIntRC = TMTimerRCPtr(pThis->pTimerSoftIntR3);
4834	}
4835	rc = PDMDevHlpTMTimerCreate(pDevIns, TMCLOCK_VIRTUAL, pcnetTimerRestore,
4836	"PCNet Restore Timer", &pThis->pTimerRestore);
4837	if (RT_FAILURE(rc))
4838	return rc;
4839
4840	rc = PDMDevHlpSSMRegister(pDevIns, pDevIns->pDevReg->szDeviceName, iInstance,
4841	PCNET_SAVEDSTATE_VERSION, sizeof(*pThis),
4842	pcnetSavePrep, pcnetSaveExec, NULL,
4843	pcnetLoadPrep, pcnetLoadExec, NULL);
4844	if (RT_FAILURE(rc))
4845	return rc;
4846
4847	/*
4848	* Initialize critical section.
4849	* This must of course be done before attaching drivers or anything else which can call us back.
4850	*/
4851	char szName[24];
4852	RTStrPrintf(szName, sizeof(szName), "PCNet#%d", iInstance);
4853	rc = PDMDevHlpCritSectInit(pDevIns, &pThis->CritSect, szName);
4854	if (RT_FAILURE(rc))
4855	return rc;
4856
4857	rc = RTSemEventCreate(&pThis->hEventOutOfRxSpace);
4858	AssertRC(rc);
4859
4860	/*
4861	* Create the transmit queue.
4862	*/
4863	rc = PDMDevHlpPDMQueueCreate(pDevIns, sizeof(PDMQUEUEITEMCORE), 1, 0,
4864	pcnetXmitQueueConsumer, true, &pThis->pXmitQueueR3);
4865	if (RT_FAILURE(rc))
4866	return rc;
4867	pThis->pXmitQueueR0 = PDMQueueR0Ptr(pThis->pXmitQueueR3);
4868	pThis->pXmitQueueRC = PDMQueueRCPtr(pThis->pXmitQueueR3);
4869
4870	/*
4871	* Create the RX notifer signaller.
4872	*/
4873	rc = PDMDevHlpPDMQueueCreate(pDevIns, sizeof(PDMQUEUEITEMCORE), 1, 0,
4874	pcnetCanRxQueueConsumer, true, &pThis->pCanRxQueueR3);
4875	if (RT_FAILURE(rc))
4876	return rc;
4877	pThis->pCanRxQueueR0 = PDMQueueR0Ptr(pThis->pCanRxQueueR3);
4878	pThis->pCanRxQueueRC = PDMQueueRCPtr(pThis->pCanRxQueueR3);
4879
4880	/*
4881	* Register the info item.
4882	*/
4883	RTStrPrintf(szTmp, sizeof(szTmp), "pcnet%d", pDevIns->iInstance);
4884	PDMDevHlpDBGFInfoRegister(pDevIns, szTmp, "PCNET info.", pcnetInfo);
4885
4886	/*
4887	* Attach status driver (optional).
4888	*/
4889	rc = PDMDevHlpDriverAttach(pDevIns, PDM_STATUS_LUN, &pThis->IBase, &pBase, "Status Port");
4890	if (RT_SUCCESS(rc))
4891	pThis->pLedsConnector = (PPDMILEDCONNECTORS)
4892	pBase->pfnQueryInterface(pBase, PDMINTERFACE_LED_CONNECTORS);
4893	else if (rc != VERR_PDM_NO_ATTACHED_DRIVER)
4894	{
4895	AssertMsgFailed(("Failed to attach to status driver. rc=%Rrc\n", rc));
4896	return rc;
4897	}
4898
4899	/*
4900	* Attach driver.
4901	*/
4902	rc = PDMDevHlpDriverAttach(pDevIns, 0, &pThis->IBase, &pThis->pDrvBase, "Network Port");
4903	if (RT_SUCCESS(rc))
4904	{
4905	if (rc == VINF_NAT_DNS)
4906	{
4907	#ifdef RT_OS_LINUX
4908	VMSetRuntimeError(PDMDevHlpGetVM(pDevIns), false, "NoDNSforNAT",
4909	N_("A Domain Name Server (DNS) for NAT networking could not be determined. Please check your /etc/resolv.conf for <tt>nameserver</tt> entries. Either add one manually (<i>man resolv.conf</i>) or ensure that your host is correctly connected to an ISP. If you ignore this warning the guest will not be able to perform nameserver lookups and it will probably observe delays if trying so"));
4910	#else
4911	VMSetRuntimeError(PDMDevHlpGetVM(pDevIns), false, "NoDNSforNAT",
4912	N_("A Domain Name Server (DNS) for NAT networking could not be determined. Ensure that your host is correctly connected to an ISP. If you ignore this warning the guest will not be able to perform nameserver lookups and it will probably observe delays if trying so"));
4913	#endif
4914	}
4915	pThis->pDrv = (PPDMINETWORKCONNECTOR)
4916	pThis->pDrvBase->pfnQueryInterface(pThis->pDrvBase, PDMINTERFACE_NETWORK_CONNECTOR);
4917	if (!pThis->pDrv)
4918	{
4919	AssertMsgFailed(("Failed to obtain the PDMINTERFACE_NETWORK_CONNECTOR interface!\n"));
4920	return VERR_PDM_MISSING_INTERFACE_BELOW;
4921	}
4922	}
4923	else if (rc == VERR_PDM_NO_ATTACHED_DRIVER)
4924	Log(("No attached driver!\n"));
4925	else
4926	return rc;
4927
4928	/*
4929	* Reset the device state. (Do after attaching.)
4930	*/
4931	pcnetHardReset(pThis);
4932
4933	/* Create send queue for the async send thread. */
4934	rc = RTSemEventCreate(&pThis->hSendEventSem);
4935	AssertRC(rc);
4936
4937	/* Create asynchronous thread */
4938	rc = PDMDevHlpPDMThreadCreate(pDevIns, &pThis->pSendThread, pThis, pcnetAsyncSendThread, pcnetAsyncSendThreadWakeUp, 0, RTTHREADTYPE_IO, "PCNET_TX");
4939	AssertRCReturn(rc, rc);
4940
4941	#ifdef PCNET_QUEUE_SEND_PACKETS
4942	pThis->apXmitRingBuffer[0] = (uint8_t )RTMemAlloc(PCNET_MAX_XMIT_SLOTS MAX_FRAME);
4943	for (unsigned i = 1; i < PCNET_MAX_XMIT_SLOTS; i++)
4944	pThis->apXmitRingBuffer[i] = pThis->apXmitRingBuffer[0] + i*MAX_FRAME;
4945	#endif
4946
4947	#ifdef VBOX_WITH_STATISTICS
4948	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatMMIOReadGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling MMIO reads in GC", "/Devices/PCNet%d/MMIO/ReadGC", iInstance);
4949	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatMMIOReadHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling MMIO reads in HC", "/Devices/PCNet%d/MMIO/ReadHC", iInstance);
4950	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatMMIOWriteGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling MMIO writes in GC", "/Devices/PCNet%d/MMIO/WriteGC", iInstance);
4951	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatMMIOWriteHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling MMIO writes in HC", "/Devices/PCNet%d/MMIO/WriteHC", iInstance);
4952	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatAPROMRead, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling APROM reads", "/Devices/PCNet%d/IO/APROMRead", iInstance);
4953	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatAPROMWrite, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling APROM writes", "/Devices/PCNet%d/IO/APROMWrite", iInstance);
4954	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatIOReadGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling IO reads in GC", "/Devices/PCNet%d/IO/ReadGC", iInstance);
4955	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatIOReadHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling IO reads in HC", "/Devices/PCNet%d/IO/ReadHC", iInstance);
4956	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatIOWriteGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling IO writes in GC", "/Devices/PCNet%d/IO/WriteGC", iInstance);
4957	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatIOWriteHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling IO writes in HC", "/Devices/PCNet%d/IO/WriteHC", iInstance);
4958	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTimer, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling Timer", "/Devices/PCNet%d/Timer", iInstance);
4959	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatReceive, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling receive", "/Devices/PCNet%d/Receive", iInstance);
4960	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRxOverflow, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_OCCURENCE, "Profiling RX overflows", "/Devices/PCNet%d/RxOverflow", iInstance);
4961	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRxOverflowWakeup, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_OCCURENCE, "Nr of RX overflow wakeups", "/Devices/PCNet%d/RxOverflowWakeup", iInstance);
4962	#endif
4963	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatReceiveBytes, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Amount of data received", "/Devices/PCNet%d/ReceiveBytes", iInstance);
4964	#ifdef VBOX_WITH_STATISTICS
4965	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTransmit, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling transmits in HC", "/Devices/PCNet%d/Transmit/Total", iInstance);
4966	#endif
4967	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTransmitBytes, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Amount of data transmitted", "/Devices/PCNet%d/TransmitBytes", iInstance);
4968	#ifdef VBOX_WITH_STATISTICS
4969	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTransmitSend, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet send transmit in HC","/Devices/PCNet%d/Transmit/Send", iInstance);
4970	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTdtePollGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet TdtePoll in GC", "/Devices/PCNet%d/TdtePollGC", iInstance);
4971	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTdtePollHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet TdtePoll in HC", "/Devices/PCNet%d/TdtePollHC", iInstance);
4972	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRdtePollGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet RdtePoll in GC", "/Devices/PCNet%d/RdtePollGC", iInstance);
4973	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRdtePollHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet RdtePoll in HC", "/Devices/PCNet%d/RdtePollHC", iInstance);
4974
4975	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTmdStoreGC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet TmdStore in GC", "/Devices/PCNet%d/TmdStoreGC", iInstance);
4976	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTmdStoreHC, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling PCNet TmdStore in HC", "/Devices/PCNet%d/TmdStoreHC", iInstance);
4977
4978	unsigned i;
4979	for (i = 0; i < RT_ELEMENTS(pThis->aStatXmitFlush) - 1; i++)
4980	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->aStatXmitFlush[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "", "/Devices/PCNet%d/XmitFlushIrq/%d", iInstance, i + 1);
4981	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->aStatXmitFlush[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "", "/Devices/PCNet%d/XmitFlushIrq/%d+", iInstance, i + 1);
4982
4983	for (i = 0; i < RT_ELEMENTS(pThis->aStatXmitChainCounts) - 1; i++)
4984	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->aStatXmitChainCounts[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "", "/Devices/PCNet%d/XmitChainCounts/%d", iInstance, i + 1);
4985	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->aStatXmitChainCounts[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "", "/Devices/PCNet%d/XmitChainCounts/%d+", iInstance, i + 1);
4986
4987	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatXmitSkipCurrent, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "", "/Devices/PCNet%d/Xmit/Skipped", iInstance, i + 1);
4988
4989	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatInterrupt, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling interrupt checks", "/Devices/PCNet%d/UpdateIRQ", iInstance);
4990	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatPollTimer, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, "Profiling poll timer", "/Devices/PCNet%d/PollTimer", iInstance);
4991	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatMIIReads, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Number of MII reads", "/Devices/PCNet%d/MIIReads", iInstance);
4992	# ifdef PCNET_NO_POLLING
4993	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRCVRingWrite, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of receive ring writes", "/Devices/PCNet%d/Ring/RCVWrites", iInstance);
4994	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatTXRingWrite, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of transmit ring writes", "/Devices/PCNet%d/Ring/TXWrites", iInstance);
4995	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteHC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored ring page writes", "/Devices/PCNet%d/Ring/HC/Writes", iInstance);
4996	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteR0, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored ring page writes", "/Devices/PCNet%d/Ring/R0/Writes", iInstance);
4997	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteGC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored ring page writes", "/Devices/PCNet%d/Ring/GC/Writes", iInstance);
4998	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteFailedHC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of failed ring page writes", "/Devices/PCNet%d/Ring/HC/Failed", iInstance);
4999	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteFailedR0, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of failed ring page writes", "/Devices/PCNet%d/Ring/R0/Failed", iInstance);
5000	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteFailedGC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of failed ring page writes", "/Devices/PCNet%d/Ring/GC/Failed", iInstance);
5001	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteOutsideHC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored writes outside ring","/Devices/PCNet%d/Ring/HC/Outside", iInstance);
5002	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteOutsideR0, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored writes outside ring","/Devices/PCNet%d/Ring/R0/Outside", iInstance);
5003	PDMDevHlpSTAMRegisterF(pDevIns, &pThis->StatRingWriteOutsideGC, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Nr of monitored writes outside ring","/Devices/PCNet%d/Ring/GC/Outside", iInstance);
5004	# endif /* PCNET_NO_POLLING */
5005	#endif
5006
5007	return VINF_SUCCESS;
5008	}
5009
5010
5011	/**
5012	* The device registration structure.
5013	*/
5014	const PDMDEVREG g_DevicePCNet =
5015	{
5016	/* u32Version */
5017	PDM_DEVREG_VERSION,
5018	/* szDeviceName */
5019	"pcnet",
5020	/* szRCMod */
5021	#ifdef PCNET_GC_ENABLED
5022	"VBoxDDGC.gc",
5023	"VBoxDDR0.r0",
5024	#else
5025	"",
5026	"",
5027	#endif
5028	/* pszDescription */
5029	"AMD PC-Net II Ethernet controller.\n",
5030	/* fFlags */
5031	#ifdef PCNET_GC_ENABLED
5032	PDM_DEVREG_FLAGS_DEFAULT_BITS \| PDM_DEVREG_FLAGS_RC \| PDM_DEVREG_FLAGS_R0,
5033	#else
5034	PDM_DEVREG_FLAGS_DEFAULT_BITS,
5035	#endif
5036	/* fClass */
5037	PDM_DEVREG_CLASS_NETWORK,
5038	/* cMaxInstances */
5039	4,
5040	/* cbInstance */
5041	sizeof(PCNetState),
5042	/* pfnConstruct */
5043	pcnetConstruct,
5044	/* pfnDestruct */
5045	pcnetDestruct,
5046	/* pfnRelocate */
5047	pcnetRelocate,
5048	/* pfnIOCtl */
5049	NULL,
5050	/* pfnPowerOn */
5051	NULL,
5052	/* pfnReset */
5053	pcnetReset,
5054	/* pfnSuspend */
5055	pcnetSuspend,
5056	/* pfnResume */
5057	NULL,
5058	/* pfnAttach */
5059	NULL,
5060	/* pfnDetach */
5061	NULL,
5062	/* pfnQueryInterface. */
5063	NULL,
5064	/* pfnInitComplete. */
5065	NULL,
5066	/* pfnPowerOff. */
5067	pcnetPowerOff,
5068	/* pfnSoftReset */
5069	NULL,
5070	/* u32VersionEnd */
5071	PDM_DEVREG_VERSION
5072	};
5073
5074	#endif /* IN_RING3 */
5075	#endif /* !VBOX_DEVICE_STRUCT_TESTCASE */
5076

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/Devices/Network/DevPCNet.cpp@ 14180

Download in other formats: