| 1 | /* $Id: ata.h 76520 2018-12-30 05:39:55Z vboxsync $ */
|
|---|
| 2 | /** @file
|
|---|
| 3 | * PC BIOS - ???
|
|---|
| 4 | */
|
|---|
| 5 |
|
|---|
| 6 | /*
|
|---|
| 7 | * Copyright (C) 2006-2017 Oracle Corporation
|
|---|
| 8 | *
|
|---|
| 9 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 10 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 11 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 12 | * General Public License (GPL) as published by the Free Software
|
|---|
| 13 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 14 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 15 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 16 | * --------------------------------------------------------------------
|
|---|
| 17 | *
|
|---|
| 18 | * This code is based on:
|
|---|
| 19 | *
|
|---|
| 20 | * ROM BIOS for use with Bochs/Plex86/QEMU emulation environment
|
|---|
| 21 | *
|
|---|
| 22 | * Copyright (C) 2002 MandrakeSoft S.A.
|
|---|
| 23 | *
|
|---|
| 24 | * MandrakeSoft S.A.
|
|---|
| 25 | * 43, rue d'Aboukir
|
|---|
| 26 | * 75002 Paris - France
|
|---|
| 27 | * http://www.linux-mandrake.com/
|
|---|
| 28 | * http://www.mandrakesoft.com/
|
|---|
| 29 | *
|
|---|
| 30 | * This library is free software; you can redistribute it and/or
|
|---|
| 31 | * modify it under the terms of the GNU Lesser General Public
|
|---|
| 32 | * License as published by the Free Software Foundation; either
|
|---|
| 33 | * version 2 of the License, or (at your option) any later version.
|
|---|
| 34 | *
|
|---|
| 35 | * This library is distributed in the hope that it will be useful,
|
|---|
| 36 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|---|
| 37 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|---|
| 38 | * Lesser General Public License for more details.
|
|---|
| 39 | *
|
|---|
| 40 | * You should have received a copy of the GNU Lesser General Public
|
|---|
| 41 | * License along with this library; if not, write to the Free Software
|
|---|
| 42 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|---|
| 43 | *
|
|---|
| 44 | */
|
|---|
| 45 |
|
|---|
| 46 | /*
|
|---|
| 47 | * Oracle LGPL Disclaimer: For the avoidance of doubt, except that if any license choice
|
|---|
| 48 | * other than GPL or LGPL is available it will apply instead, Oracle elects to use only
|
|---|
| 49 | * the Lesser General Public License version 2.1 (LGPLv2) at this time for any software where
|
|---|
| 50 | * a choice of LGPL license versions is made available with the language indicating
|
|---|
| 51 | * that LGPLv2 or any later version may be used, or where a choice of which version
|
|---|
| 52 | * of the LGPL is applied is otherwise unspecified.
|
|---|
| 53 | */
|
|---|
| 54 |
|
|---|
| 55 | #ifndef VBOX_INCLUDED_PC_BIOS_ata_h
|
|---|
| 56 | #define VBOX_INCLUDED_PC_BIOS_ata_h
|
|---|
| 57 | #ifndef RT_WITHOUT_PRAGMA_ONCE
|
|---|
| 58 | # pragma once
|
|---|
| 59 | #endif
|
|---|
| 60 |
|
|---|
| 61 | #define ATA_DATA_NO 0x00
|
|---|
| 62 | #define ATA_DATA_IN 0x01
|
|---|
| 63 | #define ATA_DATA_OUT 0x02
|
|---|
| 64 |
|
|---|
| 65 | #define ATA_IFACE_NONE 0x00
|
|---|
| 66 | #define ATA_IFACE_ISA 0x00
|
|---|
| 67 | #define ATA_IFACE_PCI 0x01
|
|---|
| 68 |
|
|---|
| 69 | #define ATA_MODE_NONE 0x00
|
|---|
| 70 | #define ATA_MODE_PIO16 0x00
|
|---|
| 71 | #if VBOX_BIOS_CPU >= 80386
|
|---|
| 72 | # define ATA_MODE_PIO32 0x01
|
|---|
| 73 | #endif
|
|---|
| 74 | #define ATA_MODE_ISADMA 0x02
|
|---|
| 75 | #define ATA_MODE_PCIDMA 0x03
|
|---|
| 76 | #define ATA_MODE_USEIRQ 0x10
|
|---|
| 77 |
|
|---|
| 78 | // Global defines -- ATA register and register bits.
|
|---|
| 79 | // command block & control block regs
|
|---|
| 80 | #define ATA_CB_DATA 0 // data reg in/out pio_base_addr1+0
|
|---|
| 81 | #define ATA_CB_ERR 1 // error in pio_base_addr1+1
|
|---|
| 82 | #define ATA_CB_FR 1 // feature reg out pio_base_addr1+1
|
|---|
| 83 | #define ATA_CB_SC 2 // sector count in/out pio_base_addr1+2
|
|---|
| 84 | #define ATA_CB_SN 3 // sector number in/out pio_base_addr1+3
|
|---|
| 85 | #define ATA_CB_CL 4 // cylinder low in/out pio_base_addr1+4
|
|---|
| 86 | #define ATA_CB_CH 5 // cylinder high in/out pio_base_addr1+5
|
|---|
| 87 | #define ATA_CB_DH 6 // device head in/out pio_base_addr1+6
|
|---|
| 88 | #define ATA_CB_STAT 7 // primary status in pio_base_addr1+7
|
|---|
| 89 | #define ATA_CB_CMD 7 // command out pio_base_addr1+7
|
|---|
| 90 | #define ATA_CB_ASTAT 6 // alternate status in pio_base_addr2+6
|
|---|
| 91 | #define ATA_CB_DC 6 // device control out pio_base_addr2+6
|
|---|
| 92 | #define ATA_CB_DA 7 // device address in pio_base_addr2+7
|
|---|
| 93 |
|
|---|
| 94 | #define ATA_CB_ER_ICRC 0x80 // ATA Ultra DMA bad CRC
|
|---|
| 95 | #define ATA_CB_ER_BBK 0x80 // ATA bad block
|
|---|
| 96 | #define ATA_CB_ER_UNC 0x40 // ATA uncorrected error
|
|---|
| 97 | #define ATA_CB_ER_MC 0x20 // ATA media change
|
|---|
| 98 | #define ATA_CB_ER_IDNF 0x10 // ATA id not found
|
|---|
| 99 | #define ATA_CB_ER_MCR 0x08 // ATA media change request
|
|---|
| 100 | #define ATA_CB_ER_ABRT 0x04 // ATA command aborted
|
|---|
| 101 | #define ATA_CB_ER_NTK0 0x02 // ATA track 0 not found
|
|---|
| 102 | #define ATA_CB_ER_NDAM 0x01 // ATA address mark not found
|
|---|
| 103 |
|
|---|
| 104 | #define ATA_CB_ER_P_SNSKEY 0xf0 // ATAPI sense key (mask)
|
|---|
| 105 | #define ATA_CB_ER_P_MCR 0x08 // ATAPI Media Change Request
|
|---|
| 106 | #define ATA_CB_ER_P_ABRT 0x04 // ATAPI command abort
|
|---|
| 107 | #define ATA_CB_ER_P_EOM 0x02 // ATAPI End of Media
|
|---|
| 108 | #define ATA_CB_ER_P_ILI 0x01 // ATAPI Illegal Length Indication
|
|---|
| 109 |
|
|---|
| 110 | // ATAPI Interrupt Reason bits in the Sector Count reg (CB_SC)
|
|---|
| 111 | #define ATA_CB_SC_P_TAG 0xf8 // ATAPI tag (mask)
|
|---|
| 112 | #define ATA_CB_SC_P_REL 0x04 // ATAPI release
|
|---|
| 113 | #define ATA_CB_SC_P_IO 0x02 // ATAPI I/O
|
|---|
| 114 | #define ATA_CB_SC_P_CD 0x01 // ATAPI C/D
|
|---|
| 115 |
|
|---|
| 116 | // bits 7-4 of the device/head (CB_DH) reg
|
|---|
| 117 | #define ATA_CB_DH_DEV0 0xa0 // select device 0
|
|---|
| 118 | #define ATA_CB_DH_DEV1 0xb0 // select device 1
|
|---|
| 119 |
|
|---|
| 120 | // status reg (CB_STAT and CB_ASTAT) bits
|
|---|
| 121 | #define ATA_CB_STAT_BSY 0x80 // busy
|
|---|
| 122 | #define ATA_CB_STAT_RDY 0x40 // ready
|
|---|
| 123 | #define ATA_CB_STAT_DF 0x20 // device fault
|
|---|
| 124 | #define ATA_CB_STAT_WFT 0x20 // write fault (old name)
|
|---|
| 125 | #define ATA_CB_STAT_SKC 0x10 // seek complete
|
|---|
| 126 | #define ATA_CB_STAT_SERV 0x10 // service
|
|---|
| 127 | #define ATA_CB_STAT_DRQ 0x08 // data request
|
|---|
| 128 | #define ATA_CB_STAT_CORR 0x04 // corrected
|
|---|
| 129 | #define ATA_CB_STAT_IDX 0x02 // index
|
|---|
| 130 | #define ATA_CB_STAT_ERR 0x01 // error (ATA)
|
|---|
| 131 | #define ATA_CB_STAT_CHK 0x01 // check (ATAPI)
|
|---|
| 132 |
|
|---|
| 133 | // device control reg (CB_DC) bits
|
|---|
| 134 | #define ATA_CB_DC_HD15 0x08 // bit should always be set to one
|
|---|
| 135 | #define ATA_CB_DC_SRST 0x04 // soft reset
|
|---|
| 136 | #define ATA_CB_DC_NIEN 0x02 // disable interrupts
|
|---|
| 137 |
|
|---|
| 138 | // Most mandatory and optional ATA commands (from ATA-3),
|
|---|
| 139 | #define ATA_CMD_CFA_ERASE_SECTORS 0xC0
|
|---|
| 140 | #define ATA_CMD_CFA_REQUEST_EXT_ERR_CODE 0x03
|
|---|
| 141 | #define ATA_CMD_CFA_TRANSLATE_SECTOR 0x87
|
|---|
| 142 | #define ATA_CMD_CFA_WRITE_MULTIPLE_WO_ERASE 0xCD
|
|---|
| 143 | #define ATA_CMD_CFA_WRITE_SECTORS_WO_ERASE 0x38
|
|---|
| 144 | #define ATA_CMD_CHECK_POWER_MODE1 0xE5
|
|---|
| 145 | #define ATA_CMD_CHECK_POWER_MODE2 0x98
|
|---|
| 146 | #define ATA_CMD_DEVICE_RESET 0x08
|
|---|
| 147 | #define ATA_CMD_EXECUTE_DEVICE_DIAGNOSTIC 0x90
|
|---|
| 148 | #define ATA_CMD_FLUSH_CACHE 0xE7
|
|---|
| 149 | #define ATA_CMD_FORMAT_TRACK 0x50
|
|---|
| 150 | #define ATA_CMD_IDENTIFY_DEVICE 0xEC
|
|---|
| 151 | #define ATA_CMD_IDENTIFY_PACKET 0xA1
|
|---|
| 152 | #define ATA_CMD_IDLE1 0xE3
|
|---|
| 153 | #define ATA_CMD_IDLE2 0x97
|
|---|
| 154 | #define ATA_CMD_IDLE_IMMEDIATE1 0xE1
|
|---|
| 155 | #define ATA_CMD_IDLE_IMMEDIATE2 0x95
|
|---|
| 156 | #define ATA_CMD_INITIALIZE_DRIVE_PARAMETERS 0x91
|
|---|
| 157 | #define ATA_CMD_INITIALIZE_DEVICE_PARAMETERS 0x91
|
|---|
| 158 | #define ATA_CMD_NOP 0x00
|
|---|
| 159 | #define ATA_CMD_PACKET 0xA0
|
|---|
| 160 | #define ATA_CMD_READ_BUFFER 0xE4
|
|---|
| 161 | #define ATA_CMD_READ_DMA 0xC8
|
|---|
| 162 | #define ATA_CMD_READ_DMA_QUEUED 0xC7
|
|---|
| 163 | #define ATA_CMD_READ_MULTIPLE 0xC4
|
|---|
| 164 | #define ATA_CMD_READ_SECTORS 0x20
|
|---|
| 165 | #define ATA_CMD_READ_SECTORS_EXT 0x24
|
|---|
| 166 | #define ATA_CMD_READ_MULTIPLE_EXT 0x29
|
|---|
| 167 | #define ATA_CMD_WRITE_MULTIPLE_EXT 0x39
|
|---|
| 168 | #define ATA_CMD_READ_VERIFY_SECTORS 0x40
|
|---|
| 169 | #define ATA_CMD_RECALIBRATE 0x10
|
|---|
| 170 | #define ATA_CMD_SEEK 0x70
|
|---|
| 171 | #define ATA_CMD_SET_FEATURES 0xEF
|
|---|
| 172 | #define ATA_CMD_SET_MULTIPLE_MODE 0xC6
|
|---|
| 173 | #define ATA_CMD_SLEEP1 0xE6
|
|---|
| 174 | #define ATA_CMD_SLEEP2 0x99
|
|---|
| 175 | #define ATA_CMD_STANDBY1 0xE2
|
|---|
| 176 | #define ATA_CMD_STANDBY2 0x96
|
|---|
| 177 | #define ATA_CMD_STANDBY_IMMEDIATE1 0xE0
|
|---|
| 178 | #define ATA_CMD_STANDBY_IMMEDIATE2 0x94
|
|---|
| 179 | #define ATA_CMD_WRITE_BUFFER 0xE8
|
|---|
| 180 | #define ATA_CMD_WRITE_DMA 0xCA
|
|---|
| 181 | #define ATA_CMD_WRITE_DMA_QUEUED 0xCC
|
|---|
| 182 | #define ATA_CMD_WRITE_MULTIPLE 0xC5
|
|---|
| 183 | #define ATA_CMD_WRITE_SECTORS 0x30
|
|---|
| 184 | #define ATA_CMD_WRITE_SECTORS_EXT 0x34
|
|---|
| 185 | #define ATA_CMD_WRITE_VERIFY 0x3C
|
|---|
| 186 |
|
|---|
| 187 | extern void ata_reset(uint16_t device);
|
|---|
| 188 |
|
|---|
| 189 | #endif
|
|---|
| 190 |
|
|---|
