| 1 | /*
|
|---|
| 2 | * Copyright (C) 2006-2019 Oracle Corporation
|
|---|
| 3 | *
|
|---|
| 4 | * This file is part of VirtualBox Open Source Edition (OSE), as
|
|---|
| 5 | * available from http://www.virtualbox.org. This file is free software;
|
|---|
| 6 | * you can redistribute it and/or modify it under the terms of the GNU
|
|---|
| 7 | * General Public License (GPL) as published by the Free Software
|
|---|
| 8 | * Foundation, in version 2 as it comes in the "COPYING" file of the
|
|---|
| 9 | * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
|
|---|
| 10 | * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
|
|---|
| 11 | * --------------------------------------------------------------------
|
|---|
| 12 | *
|
|---|
| 13 | * This code is based on:
|
|---|
| 14 | *
|
|---|
| 15 | * ROM BIOS for use with Bochs/Plex86/QEMU emulation environment
|
|---|
| 16 | *
|
|---|
| 17 | * Copyright (C) 2002 MandrakeSoft S.A.
|
|---|
| 18 | *
|
|---|
| 19 | * MandrakeSoft S.A.
|
|---|
| 20 | * 43, rue d'Aboukir
|
|---|
| 21 | * 75002 Paris - France
|
|---|
| 22 | * http://www.linux-mandrake.com/
|
|---|
| 23 | * http://www.mandrakesoft.com/
|
|---|
| 24 | *
|
|---|
| 25 | * This library is free software; you can redistribute it and/or
|
|---|
| 26 | * modify it under the terms of the GNU Lesser General Public
|
|---|
| 27 | * License as published by the Free Software Foundation; either
|
|---|
| 28 | * version 2 of the License, or (at your option) any later version.
|
|---|
| 29 | *
|
|---|
| 30 | * This library is distributed in the hope that it will be useful,
|
|---|
| 31 | * but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|---|
| 32 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|---|
| 33 | * Lesser General Public License for more details.
|
|---|
| 34 | *
|
|---|
| 35 | * You should have received a copy of the GNU Lesser General Public
|
|---|
| 36 | * License along with this library; if not, write to the Free Software
|
|---|
| 37 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
|
|---|
| 38 | *
|
|---|
| 39 | */
|
|---|
| 40 |
|
|---|
| 41 | /*
|
|---|
| 42 | * Oracle LGPL Disclaimer: For the avoidance of doubt, except that if any license choice
|
|---|
| 43 | * other than GPL or LGPL is available it will apply instead, Oracle elects to use only
|
|---|
| 44 | * the Lesser General Public License version 2.1 (LGPLv2) at this time for any software where
|
|---|
| 45 | * a choice of LGPL license versions is made available with the language indicating
|
|---|
| 46 | * that LGPLv2 or any later version may be used, or where a choice of which version
|
|---|
| 47 | * of the LGPL is applied is otherwise unspecified.
|
|---|
| 48 | */
|
|---|
| 49 |
|
|---|
| 50 |
|
|---|
| 51 | #include <stdint.h>
|
|---|
| 52 | #include "biosint.h"
|
|---|
| 53 | #include "inlines.h"
|
|---|
| 54 |
|
|---|
| 55 | #if DEBUG_INT1A
|
|---|
| 56 | # define BX_DEBUG_INT1A(...) BX_DEBUG(__VA_ARGS__)
|
|---|
| 57 | #else
|
|---|
| 58 | # define BX_DEBUG_INT1A(...)
|
|---|
| 59 | #endif
|
|---|
| 60 |
|
|---|
| 61 | // for access to RAM area which is used by interrupt vectors
|
|---|
| 62 | // and BIOS Data Area
|
|---|
| 63 |
|
|---|
| 64 | typedef struct {
|
|---|
| 65 | uint8_t filler1[0x400];
|
|---|
| 66 | uint8_t filler2[0x6c];
|
|---|
| 67 | uint16_t ticks_low;
|
|---|
| 68 | uint16_t ticks_high;
|
|---|
| 69 | uint8_t midnight_flag;
|
|---|
| 70 | } bios_data_t;
|
|---|
| 71 |
|
|---|
| 72 | #define BiosData ((bios_data_t __far *) 0)
|
|---|
| 73 |
|
|---|
| 74 | void init_rtc(void)
|
|---|
| 75 | {
|
|---|
| 76 | outb_cmos(0x0a, 0x26);
|
|---|
| 77 | outb_cmos(0x0b, 0x02);
|
|---|
| 78 | inb_cmos(0x0c);
|
|---|
| 79 | inb_cmos(0x0d);
|
|---|
| 80 | }
|
|---|
| 81 |
|
|---|
| 82 | bx_bool rtc_updating(void)
|
|---|
| 83 | {
|
|---|
| 84 | // This function checks to see if the update-in-progress bit
|
|---|
| 85 | // is set in CMOS Status Register A. If not, it returns 0.
|
|---|
| 86 | // If it is set, it tries to wait until there is a transition
|
|---|
| 87 | // to 0, and will return 0 if such a transition occurs. A 1
|
|---|
| 88 | // is returned only after timing out. The maximum period
|
|---|
| 89 | // that this bit should be set is constrained to 244useconds.
|
|---|
| 90 | // The count I use below guarantees coverage or more than
|
|---|
| 91 | // this time, with any reasonable IPS setting.
|
|---|
| 92 |
|
|---|
| 93 | uint16_t iter;
|
|---|
| 94 |
|
|---|
| 95 | iter = 25000;
|
|---|
| 96 | while (--iter != 0) {
|
|---|
| 97 | if ( (inb_cmos(0x0a) & 0x80) == 0 )
|
|---|
| 98 | return 0;
|
|---|
| 99 | }
|
|---|
| 100 | return 1; // update-in-progress never transitioned to 0
|
|---|
| 101 | }
|
|---|
| 102 |
|
|---|
| 103 |
|
|---|
| 104 | extern void eoi_both_pics(void); /* in assembly code */
|
|---|
| 105 | #pragma aux eoi_both_pics "*";
|
|---|
| 106 |
|
|---|
| 107 | void call_int_4a(void);
|
|---|
| 108 | #pragma aux call_int_4a = "int 4Ah";
|
|---|
| 109 |
|
|---|
| 110 | void BIOSCALL int70_function(pusha_regs_t regs, uint16_t ds, uint16_t es, iret_addr_t iret_addr)
|
|---|
| 111 | {
|
|---|
| 112 | // INT 70h: IRQ 8 - CMOS RTC interrupt from periodic or alarm modes
|
|---|
| 113 | uint8_t registerB = 0, registerC = 0;
|
|---|
| 114 |
|
|---|
| 115 | // Check which modes are enabled and have occurred.
|
|---|
| 116 | registerB = inb_cmos( 0xB );
|
|---|
| 117 | registerC = inb_cmos( 0xC );
|
|---|
| 118 |
|
|---|
| 119 | if( ( registerB & 0x60 ) != 0 ) {
|
|---|
| 120 | if( ( registerC & 0x20 ) != 0 ) {
|
|---|
| 121 | // Handle Alarm Interrupt.
|
|---|
| 122 | int_enable();
|
|---|
| 123 | call_int_4a();
|
|---|
| 124 | int_disable();
|
|---|
| 125 | }
|
|---|
| 126 | if( ( registerC & 0x40 ) != 0 ) {
|
|---|
| 127 | // Handle Periodic Interrupt.
|
|---|
| 128 |
|
|---|
| 129 | if( read_byte( 0x40, 0xA0 ) != 0 ) {
|
|---|
| 130 | // Wait Interval (Int 15, AH=83) active.
|
|---|
| 131 | uint32_t time;
|
|---|
| 132 |
|
|---|
| 133 | time = read_dword( 0x40, 0x9C ); // Time left in microseconds.
|
|---|
| 134 | if( time < 0x3D1 ) {
|
|---|
| 135 | // Done waiting.
|
|---|
| 136 | uint16_t segment, offset;
|
|---|
| 137 |
|
|---|
| 138 | segment = read_word( 0x40, 0x98 );
|
|---|
| 139 | offset = read_word( 0x40, 0x9A );
|
|---|
| 140 | write_byte( 0x40, 0xA0, 0 ); // Turn of status byte.
|
|---|
| 141 | outb_cmos( 0xB, registerB & 0x37 ); // Clear the Periodic Interrupt.
|
|---|
| 142 | write_byte( segment, offset, read_byte(segment, offset) | 0x80 ); // Write to specified flag byte.
|
|---|
| 143 | } else {
|
|---|
| 144 | // Continue waiting.
|
|---|
| 145 | time -= 0x3D1;
|
|---|
| 146 | write_dword( 0x40, 0x9C, time );
|
|---|
| 147 | }
|
|---|
| 148 | }
|
|---|
| 149 | }
|
|---|
| 150 | }
|
|---|
| 151 | eoi_both_pics();
|
|---|
| 152 | }
|
|---|
| 153 |
|
|---|
| 154 | /// @todo the coding style WRT register access is totally inconsistent
|
|---|
| 155 | // in the following routines
|
|---|
| 156 |
|
|---|
| 157 | void BIOSCALL int1a_function(pusha_regs_t regs, uint16_t ds, uint16_t es, iret_addr_t iret_addr)
|
|---|
| 158 | {
|
|---|
| 159 | uint8_t val8;
|
|---|
| 160 |
|
|---|
| 161 | BX_DEBUG_INT1A("int1a: AX=%04x BX=%04x CX=%04x DX=%04x DS=%04x\n",
|
|---|
| 162 | regs.u.r16.ax, regs.u.r16.bx, regs.u.r16.cx, regs.u.r16.dx, ds);
|
|---|
| 163 | int_enable();
|
|---|
| 164 |
|
|---|
| 165 | switch (regs.u.r8.ah) {
|
|---|
| 166 | case 0: // get current clock count
|
|---|
| 167 | int_disable();
|
|---|
| 168 | regs.u.r16.cx = BiosData->ticks_high;
|
|---|
| 169 | regs.u.r16.dx = BiosData->ticks_low;
|
|---|
| 170 | regs.u.r8.al = BiosData->midnight_flag;
|
|---|
| 171 | BiosData->midnight_flag = 0; // reset flag
|
|---|
| 172 | int_enable();
|
|---|
| 173 | // AH already 0
|
|---|
| 174 | ClearCF(iret_addr.flags); // OK
|
|---|
| 175 | break;
|
|---|
| 176 |
|
|---|
| 177 | case 1: // Set Current Clock Count
|
|---|
| 178 | int_disable();
|
|---|
| 179 | BiosData->ticks_high = regs.u.r16.cx;
|
|---|
| 180 | BiosData->ticks_low = regs.u.r16.dx;
|
|---|
| 181 | BiosData->midnight_flag = 0; // reset flag
|
|---|
| 182 | int_enable();
|
|---|
| 183 | regs.u.r8.ah = 0;
|
|---|
| 184 | ClearCF(iret_addr.flags); // OK
|
|---|
| 185 | break;
|
|---|
| 186 |
|
|---|
| 187 | case 2: // Read CMOS Time
|
|---|
| 188 | if (rtc_updating()) {
|
|---|
| 189 | SetCF(iret_addr.flags);
|
|---|
| 190 | break;
|
|---|
| 191 | }
|
|---|
| 192 |
|
|---|
| 193 | regs.u.r8.dh = inb_cmos(0x00); // Seconds
|
|---|
| 194 | regs.u.r8.cl = inb_cmos(0x02); // Minutes
|
|---|
| 195 | regs.u.r8.ch = inb_cmos(0x04); // Hours
|
|---|
| 196 | regs.u.r8.dl = inb_cmos(0x0b) & 0x01; // Stat Reg B
|
|---|
| 197 | regs.u.r8.ah = 0;
|
|---|
| 198 | regs.u.r8.al = regs.u.r8.ch;
|
|---|
| 199 | ClearCF(iret_addr.flags); // OK
|
|---|
| 200 | break;
|
|---|
| 201 |
|
|---|
| 202 | case 3: // Set CMOS Time
|
|---|
| 203 | // Using a debugger, I notice the following masking/setting
|
|---|
| 204 | // of bits in Status Register B, by setting Reg B to
|
|---|
| 205 | // a few values and getting its value after INT 1A was called.
|
|---|
| 206 | //
|
|---|
| 207 | // try#1 try#2 try#3
|
|---|
| 208 | // before 1111 1101 0111 1101 0000 0000
|
|---|
| 209 | // after 0110 0010 0110 0010 0000 0010
|
|---|
| 210 | //
|
|---|
| 211 | // Bit4 in try#1 flipped in hardware (forced low) due to bit7=1
|
|---|
| 212 | // My assumption: RegB = ((RegB & 01100000b) | 00000010b)
|
|---|
| 213 | if (rtc_updating()) {
|
|---|
| 214 | init_rtc();
|
|---|
| 215 | // fall through as if an update were not in progress
|
|---|
| 216 | }
|
|---|
| 217 | outb_cmos(0x00, regs.u.r8.dh); // Seconds
|
|---|
| 218 | outb_cmos(0x02, regs.u.r8.cl); // Minutes
|
|---|
| 219 | outb_cmos(0x04, regs.u.r8.ch); // Hours
|
|---|
| 220 | // Set Daylight Savings time enabled bit to requested value
|
|---|
| 221 | val8 = (inb_cmos(0x0b) & 0x60) | 0x02 | (regs.u.r8.dl & 0x01);
|
|---|
| 222 | // (reg B already selected)
|
|---|
| 223 | outb_cmos(0x0b, val8);
|
|---|
| 224 | regs.u.r8.ah = 0;
|
|---|
| 225 | regs.u.r8.al = val8; // val last written to Reg B
|
|---|
| 226 | ClearCF(iret_addr.flags); // OK
|
|---|
| 227 | break;
|
|---|
| 228 |
|
|---|
| 229 | case 4: // Read CMOS Date
|
|---|
| 230 | regs.u.r8.ah = 0;
|
|---|
| 231 | if (rtc_updating()) {
|
|---|
| 232 | SetCF(iret_addr.flags);
|
|---|
| 233 | break;
|
|---|
| 234 | }
|
|---|
| 235 | regs.u.r8.cl = inb_cmos(0x09); // Year
|
|---|
| 236 | regs.u.r8.dh = inb_cmos(0x08); // Month
|
|---|
| 237 | regs.u.r8.dl = inb_cmos(0x07); // Day of Month
|
|---|
| 238 | regs.u.r8.ch = inb_cmos(0x32); // Century
|
|---|
| 239 | regs.u.r8.al = regs.u.r8.ch;
|
|---|
| 240 | ClearCF(iret_addr.flags); // OK
|
|---|
| 241 | break;
|
|---|
| 242 |
|
|---|
| 243 | case 5: // Set CMOS Date
|
|---|
| 244 | // Using a debugger, I notice the following masking/setting
|
|---|
| 245 | // of bits in Status Register B, by setting Reg B to
|
|---|
| 246 | // a few values and getting its value after INT 1A was called.
|
|---|
| 247 | //
|
|---|
| 248 | // try#1 try#2 try#3 try#4
|
|---|
| 249 | // before 1111 1101 0111 1101 0000 0010 0000 0000
|
|---|
| 250 | // after 0110 1101 0111 1101 0000 0010 0000 0000
|
|---|
| 251 | //
|
|---|
| 252 | // Bit4 in try#1 flipped in hardware (forced low) due to bit7=1
|
|---|
| 253 | // My assumption: RegB = (RegB & 01111111b)
|
|---|
| 254 | if (rtc_updating()) {
|
|---|
| 255 | init_rtc();
|
|---|
| 256 | SetCF(iret_addr.flags);
|
|---|
| 257 | break;
|
|---|
| 258 | }
|
|---|
| 259 | outb_cmos(0x09, regs.u.r8.cl); // Year
|
|---|
| 260 | outb_cmos(0x08, regs.u.r8.dh); // Month
|
|---|
| 261 | outb_cmos(0x07, regs.u.r8.dl); // Day of Month
|
|---|
| 262 | outb_cmos(0x32, regs.u.r8.ch); // Century
|
|---|
| 263 | val8 = inb_cmos(0x0b) & 0x7f; // clear halt-clock bit
|
|---|
| 264 | outb_cmos(0x0b, val8);
|
|---|
| 265 | regs.u.r8.ah = 0;
|
|---|
| 266 | regs.u.r8.al = val8; // AL = val last written to Reg B
|
|---|
| 267 | ClearCF(iret_addr.flags); // OK
|
|---|
| 268 | break;
|
|---|
| 269 |
|
|---|
| 270 | case 6: // Set Alarm Time in CMOS
|
|---|
| 271 | // Using a debugger, I notice the following masking/setting
|
|---|
| 272 | // of bits in Status Register B, by setting Reg B to
|
|---|
| 273 | // a few values and getting its value after INT 1A was called.
|
|---|
| 274 | //
|
|---|
| 275 | // try#1 try#2 try#3
|
|---|
| 276 | // before 1101 1111 0101 1111 0000 0000
|
|---|
| 277 | // after 0110 1111 0111 1111 0010 0000
|
|---|
| 278 | //
|
|---|
| 279 | // Bit4 in try#1 flipped in hardware (forced low) due to bit7=1
|
|---|
| 280 | // My assumption: RegB = ((RegB & 01111111b) | 00100000b)
|
|---|
| 281 | val8 = inb_cmos(0x0b); // Get Status Reg B
|
|---|
| 282 | regs.u.r16.ax = 0;
|
|---|
| 283 | if (val8 & 0x20) {
|
|---|
| 284 | // Alarm interrupt enabled already
|
|---|
| 285 | SetCF(iret_addr.flags); // Error: alarm in use
|
|---|
| 286 | break;
|
|---|
| 287 | }
|
|---|
| 288 | if (rtc_updating()) {
|
|---|
| 289 | init_rtc();
|
|---|
| 290 | // fall through as if an update were not in progress
|
|---|
| 291 | }
|
|---|
| 292 | outb_cmos(0x01, regs.u.r8.dh); // Seconds alarm
|
|---|
| 293 | outb_cmos(0x03, regs.u.r8.cl); // Minutes alarm
|
|---|
| 294 | outb_cmos(0x05, regs.u.r8.ch); // Hours alarm
|
|---|
| 295 | outb(0xa1, inb(0xa1) & 0xfe); // enable IRQ 8
|
|---|
| 296 | // enable Status Reg B alarm bit, clear halt clock bit
|
|---|
| 297 | outb_cmos(0x0b, (val8 & 0x7f) | 0x20);
|
|---|
| 298 | ClearCF(iret_addr.flags); // OK
|
|---|
| 299 | break;
|
|---|
| 300 |
|
|---|
| 301 | case 7: // Turn off Alarm
|
|---|
| 302 | // Using a debugger, I notice the following masking/setting
|
|---|
| 303 | // of bits in Status Register B, by setting Reg B to
|
|---|
| 304 | // a few values and getting its value after INT 1A was called.
|
|---|
| 305 | //
|
|---|
| 306 | // try#1 try#2 try#3 try#4
|
|---|
| 307 | // before 1111 1101 0111 1101 0010 0000 0010 0010
|
|---|
| 308 | // after 0100 0101 0101 0101 0000 0000 0000 0010
|
|---|
| 309 | //
|
|---|
| 310 | // Bit4 in try#1 flipped in hardware (forced low) due to bit7=1
|
|---|
| 311 | // My assumption: RegB = (RegB & 01010111b)
|
|---|
| 312 | val8 = inb_cmos(0x0b); // Get Status Reg B
|
|---|
| 313 | // clear clock-halt bit, disable alarm bit
|
|---|
| 314 | outb_cmos(0x0b, val8 & 0x57); // disable alarm bit
|
|---|
| 315 | regs.u.r8.ah = 0;
|
|---|
| 316 | regs.u.r8.al = val8; // val last written to Reg B
|
|---|
| 317 | ClearCF(iret_addr.flags); // OK
|
|---|
| 318 | break;
|
|---|
| 319 |
|
|---|
| 320 | default:
|
|---|
| 321 | BX_DEBUG_INT1A("int1a: AX=%04x unsupported\n", regs.u.r16.ax);
|
|---|
| 322 | SetCF(iret_addr.flags); // Unsupported
|
|---|
| 323 | }
|
|---|
| 324 | }
|
|---|
