VirtualBox

source: vbox/trunk/src/VBox/Main/src-client/BusAssignmentManager.cpp@ 77451

Last change on this file since 77451 was 76553, checked in by vboxsync, 6 years ago

scm --update-copyright-year
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 17.5 KB
Line 
1/* $Id: BusAssignmentManager.cpp 76553 2019-01-01 01:45:53Z vboxsync $ */
2/** @file
3 * VirtualBox bus slots assignment manager
4 */
5
6/*
7 * Copyright (C) 2010-2019 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18#define LOG_GROUP LOG_GROUP_MAIN
19#include "LoggingNew.h"
20
21#include "BusAssignmentManager.h"
22
23#include <iprt/asm.h>
24#include <iprt/string.h>
25
26#include <VBox/vmm/cfgm.h>
27#include <VBox/com/array.h>
28
29#include <map>
30#include <vector>
31#include <algorithm>
32
33struct DeviceAssignmentRule
34{
35 const char *pszName;
36 int iBus;
37 int iDevice;
38 int iFn;
39 int iPriority;
40};
41
42struct DeviceAliasRule
43{
44 const char *pszDevName;
45 const char *pszDevAlias;
46};
47
48/* Those rules define PCI slots assignment */
49/** @note
50 * The EFI takes assumptions about PCI slot assignments which are different
51 * from the following tables in certain cases, for example the IDE device
52 * is assumed to be 00:01.1! */
53
54/* Device Bus Device Function Priority */
55
56/* Generic rules */
57static const DeviceAssignmentRule aGenericRules[] =
58{
59 /* VGA controller */
60 {"vga", 0, 2, 0, 0},
61
62 /* VMM device */
63 {"VMMDev", 0, 4, 0, 0},
64
65 /* Audio controllers */
66 {"ichac97", 0, 5, 0, 0},
67 {"hda", 0, 5, 0, 0},
68
69 /* Storage controllers */
70 {"lsilogic", 0, 20, 0, 1},
71 {"buslogic", 0, 21, 0, 1},
72 {"lsilogicsas", 0, 22, 0, 1},
73 {"nvme", 0, 14, 0, 1},
74
75 /* USB controllers */
76 {"usb-ohci", 0, 6, 0, 0},
77 {"usb-ehci", 0, 11, 0, 0},
78 {"usb-xhci", 0, 12, 0, 0},
79
80 /* ACPI controller */
81 {"acpi", 0, 7, 0, 0},
82
83 /* Network controllers */
84 /* the first network card gets the PCI ID 3, the next 3 gets 8..10,
85 * next 4 get 16..19. In "VMWare compatibility" mode the IDs 3 and 17
86 * swap places, i.e. the first card goes to ID 17=0x11. */
87 {"nic", 0, 3, 0, 1},
88 {"nic", 0, 8, 0, 1},
89 {"nic", 0, 9, 0, 1},
90 {"nic", 0, 10, 0, 1},
91 {"nic", 0, 16, 0, 1},
92 {"nic", 0, 17, 0, 1},
93 {"nic", 0, 18, 0, 1},
94 {"nic", 0, 19, 0, 1},
95
96 /* ISA/LPC controller */
97 {"lpc", 0, 31, 0, 0},
98
99 { NULL, -1, -1, -1, 0}
100};
101
102/* PIIX3 chipset rules */
103static const DeviceAssignmentRule aPiix3Rules[] =
104{
105 {"piix3ide", 0, 1, 1, 0},
106 {"ahci", 0, 13, 0, 1},
107 {"pcibridge", 0, 24, 0, 0},
108 {"pcibridge", 0, 25, 0, 0},
109 { NULL, -1, -1, -1, 0}
110};
111
112
113/* ICH9 chipset rules */
114static const DeviceAssignmentRule aIch9Rules[] =
115{
116 /* Host Controller */
117 {"i82801", 0, 30, 0, 0},
118
119 /* Those are functions of LPC at 00:1e:00 */
120 /**
121 * Please note, that for devices being functions, like we do here, device 0
122 * must be multifunction, i.e. have header type 0x80. Our LPC device is.
123 * Alternative approach is to assign separate slot to each device.
124 */
125 {"piix3ide", 0, 31, 1, 2},
126 {"ahci", 0, 31, 2, 2},
127 {"smbus", 0, 31, 3, 2},
128 {"usb-ohci", 0, 31, 4, 2},
129 {"usb-ehci", 0, 31, 5, 2},
130 {"thermal", 0, 31, 6, 2},
131
132 /* to make sure rule never used before rules assigning devices on it */
133 {"ich9pcibridge", 0, 24, 0, 10},
134 {"ich9pcibridge", 0, 25, 0, 10},
135 {"ich9pcibridge", 2, 24, 0, 9}, /* Bridges must be instantiated depth */
136 {"ich9pcibridge", 2, 25, 0, 9}, /* first (assumption in PDM and other */
137 {"ich9pcibridge", 4, 24, 0, 8}, /* places), so make sure that nested */
138 {"ich9pcibridge", 4, 25, 0, 8}, /* bridges are added to the last bridge */
139 {"ich9pcibridge", 6, 24, 0, 7}, /* only, avoiding the need to re-sort */
140 {"ich9pcibridge", 6, 25, 0, 7}, /* everything before starting the VM. */
141 {"ich9pcibridge", 8, 24, 0, 6},
142 {"ich9pcibridge", 8, 25, 0, 6},
143 {"ich9pcibridge", 10, 24, 0, 5},
144 {"ich9pcibridge", 10, 25, 0, 5},
145
146 /* Storage controllers */
147 {"ahci", 1, 0, 0, 0},
148 {"ahci", 1, 1, 0, 0},
149 {"ahci", 1, 2, 0, 0},
150 {"ahci", 1, 3, 0, 0},
151 {"ahci", 1, 4, 0, 0},
152 {"ahci", 1, 5, 0, 0},
153 {"ahci", 1, 6, 0, 0},
154 {"lsilogic", 1, 7, 0, 0},
155 {"lsilogic", 1, 8, 0, 0},
156 {"lsilogic", 1, 9, 0, 0},
157 {"lsilogic", 1, 10, 0, 0},
158 {"lsilogic", 1, 11, 0, 0},
159 {"lsilogic", 1, 12, 0, 0},
160 {"lsilogic", 1, 13, 0, 0},
161 {"buslogic", 1, 14, 0, 0},
162 {"buslogic", 1, 15, 0, 0},
163 {"buslogic", 1, 16, 0, 0},
164 {"buslogic", 1, 17, 0, 0},
165 {"buslogic", 1, 18, 0, 0},
166 {"buslogic", 1, 19, 0, 0},
167 {"buslogic", 1, 20, 0, 0},
168 {"lsilogicsas", 1, 21, 0, 0},
169 {"lsilogicsas", 1, 26, 0, 0},
170 {"lsilogicsas", 1, 27, 0, 0},
171 {"lsilogicsas", 1, 28, 0, 0},
172 {"lsilogicsas", 1, 29, 0, 0},
173 {"lsilogicsas", 1, 30, 0, 0},
174 {"lsilogicsas", 1, 31, 0, 0},
175
176 /* NICs */
177 {"nic", 2, 0, 0, 0},
178 {"nic", 2, 1, 0, 0},
179 {"nic", 2, 2, 0, 0},
180 {"nic", 2, 3, 0, 0},
181 {"nic", 2, 4, 0, 0},
182 {"nic", 2, 5, 0, 0},
183 {"nic", 2, 6, 0, 0},
184 {"nic", 2, 7, 0, 0},
185 {"nic", 2, 8, 0, 0},
186 {"nic", 2, 9, 0, 0},
187 {"nic", 2, 10, 0, 0},
188 {"nic", 2, 11, 0, 0},
189 {"nic", 2, 12, 0, 0},
190 {"nic", 2, 13, 0, 0},
191 {"nic", 2, 14, 0, 0},
192 {"nic", 2, 15, 0, 0},
193 {"nic", 2, 16, 0, 0},
194 {"nic", 2, 17, 0, 0},
195 {"nic", 2, 18, 0, 0},
196 {"nic", 2, 19, 0, 0},
197 {"nic", 2, 20, 0, 0},
198 {"nic", 2, 21, 0, 0},
199 {"nic", 2, 26, 0, 0},
200 {"nic", 2, 27, 0, 0},
201 {"nic", 2, 28, 0, 0},
202 {"nic", 2, 29, 0, 0},
203 {"nic", 2, 30, 0, 0},
204 {"nic", 2, 31, 0, 0},
205
206 /* Storage controller #2 (NVMe) */
207 {"nvme", 3, 0, 0, 0},
208 {"nvme", 3, 1, 0, 0},
209 {"nvme", 3, 2, 0, 0},
210 {"nvme", 3, 3, 0, 0},
211 {"nvme", 3, 4, 0, 0},
212 {"nvme", 3, 5, 0, 0},
213 {"nvme", 3, 6, 0, 0},
214
215 { NULL, -1, -1, -1, 0}
216};
217
218/* Aliasing rules */
219static const DeviceAliasRule aDeviceAliases[] =
220{
221 {"e1000", "nic"},
222 {"pcnet", "nic"},
223 {"virtio-net", "nic"},
224 {"ahci", "storage"},
225 {"lsilogic", "storage"},
226 {"buslogic", "storage"},
227 {"lsilogicsas", "storage"},
228 {"nvme", "storage"}
229};
230
231struct BusAssignmentManager::State
232{
233 struct PCIDeviceRecord
234 {
235 char szDevName[32];
236 PCIBusAddress HostAddress;
237
238 PCIDeviceRecord(const char *pszName, PCIBusAddress aHostAddress)
239 {
240 RTStrCopy(this->szDevName, sizeof(szDevName), pszName);
241 this->HostAddress = aHostAddress;
242 }
243
244 PCIDeviceRecord(const char *pszName)
245 {
246 RTStrCopy(this->szDevName, sizeof(szDevName), pszName);
247 }
248
249 bool operator<(const PCIDeviceRecord &a) const
250 {
251 return RTStrNCmp(szDevName, a.szDevName, sizeof(szDevName)) < 0;
252 }
253
254 bool operator==(const PCIDeviceRecord &a) const
255 {
256 return RTStrNCmp(szDevName, a.szDevName, sizeof(szDevName)) == 0;
257 }
258 };
259
260 typedef std::map<PCIBusAddress,PCIDeviceRecord> PCIMap;
261 typedef std::vector<PCIBusAddress> PCIAddrList;
262 typedef std::vector<const DeviceAssignmentRule *> PCIRulesList;
263 typedef std::map<PCIDeviceRecord,PCIAddrList> ReversePCIMap;
264
265 volatile int32_t cRefCnt;
266 ChipsetType_T mChipsetType;
267 const char * mpszBridgeName;
268 PCIMap mPCIMap;
269 ReversePCIMap mReversePCIMap;
270
271 State()
272 : cRefCnt(1), mChipsetType(ChipsetType_Null), mpszBridgeName("unknownbridge")
273 {}
274 ~State()
275 {}
276
277 HRESULT init(ChipsetType_T chipsetType);
278
279 HRESULT record(const char *pszName, PCIBusAddress& GuestAddress, PCIBusAddress HostAddress);
280 HRESULT autoAssign(const char *pszName, PCIBusAddress& Address);
281 bool checkAvailable(PCIBusAddress& Address);
282 bool findPCIAddress(const char *pszDevName, int iInstance, PCIBusAddress& Address);
283
284 const char *findAlias(const char *pszName);
285 void addMatchingRules(const char *pszName, PCIRulesList& aList);
286 void listAttachedPCIDevices(std::vector<PCIDeviceInfo> &aAttached);
287};
288
289HRESULT BusAssignmentManager::State::init(ChipsetType_T chipsetType)
290{
291 mChipsetType = chipsetType;
292 switch (chipsetType)
293 {
294 case ChipsetType_PIIX3:
295 mpszBridgeName = "pcibridge";
296 break;
297 case ChipsetType_ICH9:
298 mpszBridgeName = "ich9pcibridge";
299 break;
300 default:
301 mpszBridgeName = "unknownbridge";
302 AssertFailed();
303 break;
304 }
305 return S_OK;
306}
307
308HRESULT BusAssignmentManager::State::record(const char *pszName, PCIBusAddress& Address, PCIBusAddress HostAddress)
309{
310 PCIDeviceRecord devRec(pszName, HostAddress);
311
312 /* Remember address -> device mapping */
313 mPCIMap.insert(PCIMap::value_type(Address, devRec));
314
315 ReversePCIMap::iterator it = mReversePCIMap.find(devRec);
316 if (it == mReversePCIMap.end())
317 {
318 mReversePCIMap.insert(ReversePCIMap::value_type(devRec, PCIAddrList()));
319 it = mReversePCIMap.find(devRec);
320 }
321
322 /* Remember device name -> addresses mapping */
323 it->second.push_back(Address);
324
325 return S_OK;
326}
327
328bool BusAssignmentManager::State::findPCIAddress(const char *pszDevName, int iInstance, PCIBusAddress& Address)
329{
330 PCIDeviceRecord devRec(pszDevName);
331
332 ReversePCIMap::iterator it = mReversePCIMap.find(devRec);
333 if (it == mReversePCIMap.end())
334 return false;
335
336 if (iInstance >= (int)it->second.size())
337 return false;
338
339 Address = it->second[iInstance];
340 return true;
341}
342
343void BusAssignmentManager::State::addMatchingRules(const char *pszName, PCIRulesList& aList)
344{
345 size_t iRuleset, iRule;
346 const DeviceAssignmentRule *aArrays[2] = {aGenericRules, NULL};
347
348 switch (mChipsetType)
349 {
350 case ChipsetType_PIIX3:
351 aArrays[1] = aPiix3Rules;
352 break;
353 case ChipsetType_ICH9:
354 aArrays[1] = aIch9Rules;
355 break;
356 default:
357 AssertFailed();
358 break;
359 }
360
361 for (iRuleset = 0; iRuleset < RT_ELEMENTS(aArrays); iRuleset++)
362 {
363 if (aArrays[iRuleset] == NULL)
364 continue;
365
366 for (iRule = 0; aArrays[iRuleset][iRule].pszName != NULL; iRule++)
367 {
368 if (RTStrCmp(pszName, aArrays[iRuleset][iRule].pszName) == 0)
369 aList.push_back(&aArrays[iRuleset][iRule]);
370 }
371 }
372}
373
374const char *BusAssignmentManager::State::findAlias(const char *pszDev)
375{
376 for (size_t iAlias = 0; iAlias < RT_ELEMENTS(aDeviceAliases); iAlias++)
377 {
378 if (strcmp(pszDev, aDeviceAliases[iAlias].pszDevName) == 0)
379 return aDeviceAliases[iAlias].pszDevAlias;
380 }
381 return NULL;
382}
383
384static bool RuleComparator(const DeviceAssignmentRule *r1, const DeviceAssignmentRule *r2)
385{
386 return (r1->iPriority > r2->iPriority);
387}
388
389HRESULT BusAssignmentManager::State::autoAssign(const char *pszName, PCIBusAddress& Address)
390{
391 PCIRulesList matchingRules;
392
393 addMatchingRules(pszName, matchingRules);
394 const char *pszAlias = findAlias(pszName);
395 if (pszAlias)
396 addMatchingRules(pszAlias, matchingRules);
397
398 AssertMsg(matchingRules.size() > 0, ("No rule for %s(%s)\n", pszName, pszAlias));
399
400 stable_sort(matchingRules.begin(), matchingRules.end(), RuleComparator);
401
402 for (size_t iRule = 0; iRule < matchingRules.size(); iRule++)
403 {
404 const DeviceAssignmentRule *rule = matchingRules[iRule];
405
406 Address.miBus = rule->iBus;
407 Address.miDevice = rule->iDevice;
408 Address.miFn = rule->iFn;
409
410 if (checkAvailable(Address))
411 return S_OK;
412 }
413 AssertLogRelMsgFailed(("BusAssignmentManager: All possible candidate positions for %s exhausted\n", pszName));
414
415 return E_INVALIDARG;
416}
417
418bool BusAssignmentManager::State::checkAvailable(PCIBusAddress& Address)
419{
420 PCIMap::const_iterator it = mPCIMap.find(Address);
421
422 return (it == mPCIMap.end());
423}
424
425void BusAssignmentManager::State::listAttachedPCIDevices(std::vector<PCIDeviceInfo> &aAttached)
426{
427 aAttached.resize(mPCIMap.size());
428
429 size_t i = 0;
430 PCIDeviceInfo dev;
431 for (PCIMap::const_iterator it = mPCIMap.begin(); it != mPCIMap.end(); ++it, ++i)
432 {
433 dev.strDeviceName = it->second.szDevName;
434 dev.guestAddress = it->first;
435 dev.hostAddress = it->second.HostAddress;
436 aAttached[i] = dev;
437 }
438}
439
440BusAssignmentManager::BusAssignmentManager()
441 : pState(NULL)
442{
443 pState = new State();
444 Assert(pState);
445}
446
447BusAssignmentManager::~BusAssignmentManager()
448{
449 if (pState)
450 {
451 delete pState;
452 pState = NULL;
453 }
454}
455
456BusAssignmentManager *BusAssignmentManager::createInstance(ChipsetType_T chipsetType)
457{
458 BusAssignmentManager *pInstance = new BusAssignmentManager();
459 pInstance->pState->init(chipsetType);
460 Assert(pInstance);
461 return pInstance;
462}
463
464void BusAssignmentManager::AddRef()
465{
466 ASMAtomicIncS32(&pState->cRefCnt);
467}
468void BusAssignmentManager::Release()
469{
470 if (ASMAtomicDecS32(&pState->cRefCnt) == 0)
471 delete this;
472}
473
474DECLINLINE(HRESULT) InsertConfigInteger(PCFGMNODE pCfg, const char *pszName, uint64_t u64)
475{
476 int vrc = CFGMR3InsertInteger(pCfg, pszName, u64);
477 if (RT_FAILURE(vrc))
478 return E_INVALIDARG;
479
480 return S_OK;
481}
482
483DECLINLINE(HRESULT) InsertConfigNode(PCFGMNODE pNode, const char *pcszName, PCFGMNODE *ppChild)
484{
485 int vrc = CFGMR3InsertNode(pNode, pcszName, ppChild);
486 if (RT_FAILURE(vrc))
487 return E_INVALIDARG;
488
489 return S_OK;
490}
491
492
493HRESULT BusAssignmentManager::assignPCIDeviceImpl(const char *pszDevName,
494 PCFGMNODE pCfg,
495 PCIBusAddress& GuestAddress,
496 PCIBusAddress HostAddress,
497 bool fGuestAddressRequired)
498{
499 HRESULT rc = S_OK;
500
501 if (!GuestAddress.valid())
502 rc = pState->autoAssign(pszDevName, GuestAddress);
503 else
504 {
505 bool fAvailable = pState->checkAvailable(GuestAddress);
506
507 if (!fAvailable)
508 {
509 if (fGuestAddressRequired)
510 rc = E_ACCESSDENIED;
511 else
512 rc = pState->autoAssign(pszDevName, GuestAddress);
513 }
514 }
515
516 if (FAILED(rc))
517 return rc;
518
519 Assert(GuestAddress.valid() && pState->checkAvailable(GuestAddress));
520
521 rc = pState->record(pszDevName, GuestAddress, HostAddress);
522 if (FAILED(rc))
523 return rc;
524
525 rc = InsertConfigInteger(pCfg, "PCIBusNo", GuestAddress.miBus);
526 if (FAILED(rc))
527 return rc;
528 rc = InsertConfigInteger(pCfg, "PCIDeviceNo", GuestAddress.miDevice);
529 if (FAILED(rc))
530 return rc;
531 rc = InsertConfigInteger(pCfg, "PCIFunctionNo", GuestAddress.miFn);
532 if (FAILED(rc))
533 return rc;
534
535 /* Check if the bus is still unknown, i.e. the bridge to it is missing */
536 if ( GuestAddress.miBus > 0
537 && !hasPCIDevice(pState->mpszBridgeName, GuestAddress.miBus - 1))
538 {
539 PCFGMNODE pDevices = CFGMR3GetParent(CFGMR3GetParent(pCfg));
540 AssertLogRelMsgReturn(pDevices, ("BusAssignmentManager: cannot find base device configuration\n"), E_UNEXPECTED);
541 PCFGMNODE pBridges = CFGMR3GetChild(pDevices, "ich9pcibridge");
542 AssertLogRelMsgReturn(pBridges, ("BusAssignmentManager: cannot find bridge configuration base\n"), E_UNEXPECTED);
543
544 /* Device should be on a not yet existing bus, add it automatically */
545 for (int iBridge = 0; iBridge <= GuestAddress.miBus - 1; iBridge++)
546 {
547 if (!hasPCIDevice(pState->mpszBridgeName, iBridge))
548 {
549 PCIBusAddress BridgeGuestAddress;
550 rc = pState->autoAssign(pState->mpszBridgeName, BridgeGuestAddress);
551 if (FAILED(rc))
552 return rc;
553 if (BridgeGuestAddress.miBus > iBridge)
554 AssertLogRelMsgFailedReturn(("BusAssignmentManager: cannot create bridge for bus %i because the possible parent bus positions are exhausted\n", iBridge + 1), E_UNEXPECTED);
555
556 PCFGMNODE pInst;
557 InsertConfigNode(pBridges, Utf8StrFmt("%d", iBridge).c_str(), &pInst);
558 InsertConfigInteger(pInst, "Trusted", 1);
559 rc = assignPCIDevice(pState->mpszBridgeName, pInst);
560 if (FAILED(rc))
561 return rc;
562 }
563 }
564 }
565
566 return S_OK;
567}
568
569
570bool BusAssignmentManager::findPCIAddress(const char *pszDevName, int iInstance, PCIBusAddress& Address)
571{
572 return pState->findPCIAddress(pszDevName, iInstance, Address);
573}
574void BusAssignmentManager::listAttachedPCIDevices(std::vector<PCIDeviceInfo> &aAttached)
575{
576 pState->listAttachedPCIDevices(aAttached);
577}
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette