VirtualBox

source: vbox/trunk/src/VBox/VMM/CPUM.cpp@ 5474

Last change on this file since 5474 was 5287, checked in by vboxsync, 17 years ago

2 more cpuid leaves for the centaur part. letting 0xc0000002 thru unmodified (but static).
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 84.6 KB
Line 
1/* $Id: CPUM.cpp 5287 2007-10-14 17:30:14Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor(/Manager)
4 */
5
6/*
7 * Copyright (C) 2006-2007 innotek GmbH
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License as published by the Free Software Foundation,
13 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14 * distribution. VirtualBox OSE is distributed in the hope that it will
15 * be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*******************************************************************************
20* Header Files *
21*******************************************************************************/
22#define LOG_GROUP LOG_GROUP_CPUM
23#include <VBox/cpum.h>
24#include <VBox/cpumdis.h>
25#include <VBox/pgm.h>
26#include <VBox/mm.h>
27#include <VBox/selm.h>
28#include <VBox/dbgf.h>
29#include <VBox/patm.h>
30#include <VBox/ssm.h>
31#include "CPUMInternal.h"
32#include <VBox/vm.h>
33
34#include <VBox/param.h>
35#include <VBox/dis.h>
36#include <VBox/err.h>
37#include <VBox/log.h>
38#include <iprt/assert.h>
39#include <iprt/asm.h>
40#include <iprt/string.h>
41#include <iprt/system.h>
42
43
44/*******************************************************************************
45* Defined Constants And Macros *
46*******************************************************************************/
47/** The saved state version. */
48#define CPUM_SAVED_STATE_VERSION 5
49
50
51/*******************************************************************************
52* Structures and Typedefs *
53*******************************************************************************/
54
55/**
56 * What kind of cpu info dump to performe.
57 */
58typedef enum CPUMDUMPTYPE
59{
60 CPUMDUMPTYPE_TERSE,
61 CPUMDUMPTYPE_DEFAULT,
62 CPUMDUMPTYPE_VERBOSE
63
64} CPUMDUMPTYPE, *PCPUMDUMPTYPE;
65
66
67/*******************************************************************************
68* Internal Functions *
69*******************************************************************************/
70static int cpumR3CpuIdInit(PVM pVM);
71static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM);
72static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
73static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
74static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
75static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
76static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
77static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
78
79
80/**
81 * Initializes the CPUM.
82 *
83 * @returns VBox status code.
84 * @param pVM The VM to operate on.
85 */
86CPUMR3DECL(int) CPUMR3Init(PVM pVM)
87{
88 LogFlow(("CPUMR3Init\n"));
89
90 /*
91 * Assert alignment and sizes.
92 */
93 AssertRelease(!(RT_OFFSETOF(VM, cpum.s) & 31));
94 AssertRelease(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
95
96 /*
97 * Setup any fixed pointers and offsets.
98 */
99 pVM->cpum.s.offVM = RT_OFFSETOF(VM, cpum);
100 pVM->cpum.s.pCPUMHC = &pVM->cpum.s;
101 pVM->cpum.s.pHyperCoreR3 = CPUMCTX2CORE(&pVM->cpum.s.Hyper);
102 pVM->cpum.s.pHyperCoreR0 = VM_R0_ADDR(pVM, CPUMCTX2CORE(&pVM->cpum.s.Hyper));
103
104 /* Hidden selector registers are invalid by default. */
105 pVM->cpum.s.fValidHiddenSelRegs = false;
106
107 /*
108 * Check that the CPU supports the minimum features we require.
109 */
110 /** @todo check the contract! */
111 if (!ASMHasCpuId())
112 {
113 Log(("The CPU doesn't support CPUID!\n"));
114 return VERR_UNSUPPORTED_CPU;
115 }
116 ASMCpuId_ECX_EDX(1, &pVM->cpum.s.CPUFeatures.ecx, &pVM->cpum.s.CPUFeatures.edx);
117
118 /* Setup the CR4 AND and OR masks used in the switcher */
119 /* Depends on the presence of FXSAVE(SSE) support on the host CPU */
120 if (!pVM->cpum.s.CPUFeatures.edx.u1FXSR)
121 {
122 Log(("The CPU doesn't support FXSAVE/FXRSTOR!\n"));
123 /* No FXSAVE implies no SSE */
124 pVM->cpum.s.CR4.AndMask = X86_CR4_PVI | X86_CR4_VME;
125 pVM->cpum.s.CR4.OrMask = 0;
126 }
127 else
128 {
129 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
130 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFSXR;
131 }
132
133 if (!pVM->cpum.s.CPUFeatures.edx.u1MMX)
134 {
135 Log(("The CPU doesn't support MMX!\n"));
136 return VERR_UNSUPPORTED_CPU;
137 }
138 if (!pVM->cpum.s.CPUFeatures.edx.u1TSC)
139 {
140 Log(("The CPU doesn't support TSC!\n"));
141 return VERR_UNSUPPORTED_CPU;
142 }
143 /* Bogus on AMD? */
144 if (!pVM->cpum.s.CPUFeatures.edx.u1SEP)
145 {
146 Log(("The CPU doesn't support SYSENTER/SYSEXIT!\n"));
147 }
148
149 /*
150 * Setup hypervisor startup values.
151 */
152
153 /*
154 * Register saved state data item.
155 */
156 int rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
157 NULL, cpumR3Save, NULL,
158 NULL, cpumR3Load, NULL);
159 if (VBOX_FAILURE(rc))
160 return rc;
161
162 /*
163 * Register info handlers.
164 */
165 DBGFR3InfoRegisterInternal(pVM, "cpum", "Displays the all the cpu states.", &cpumR3InfoAll);
166 DBGFR3InfoRegisterInternal(pVM, "cpumguest", "Displays the guest cpu state.", &cpumR3InfoGuest);
167 DBGFR3InfoRegisterInternal(pVM, "cpumhyper", "Displays the hypervisor cpu state.", &cpumR3InfoHyper);
168 DBGFR3InfoRegisterInternal(pVM, "cpumhost", "Displays the host cpu state.", &cpumR3InfoHost);
169 DBGFR3InfoRegisterInternal(pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
170
171 /*
172 * Initialize the Guest CPU state.
173 */
174 rc = cpumR3CpuIdInit(pVM);
175 if (VBOX_FAILURE(rc))
176 return rc;
177 CPUMR3Reset(pVM);
178 return VINF_SUCCESS;
179}
180
181
182/**
183 * Initializes the emulated CPU's cpuid information.
184 *
185 * @returns VBox status code.
186 * @param pVM The VM to operate on.
187 */
188static int cpumR3CpuIdInit(PVM pVM)
189{
190 PCPUM pCPUM = &pVM->cpum.s;
191 uint32_t i;
192
193 /*
194 * Get the host CPUIDs.
195 */
196 for (i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
197 ASMCpuId(i,
198 &pCPUM->aGuestCpuIdStd[i].eax, &pCPUM->aGuestCpuIdStd[i].ebx,
199 &pCPUM->aGuestCpuIdStd[i].ecx, &pCPUM->aGuestCpuIdStd[i].edx);
200 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
201 ASMCpuId(0x80000000 + i,
202 &pCPUM->aGuestCpuIdExt[i].eax, &pCPUM->aGuestCpuIdExt[i].ebx,
203 &pCPUM->aGuestCpuIdExt[i].ecx, &pCPUM->aGuestCpuIdExt[i].edx);
204 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur); i++)
205 ASMCpuId(0xc0000000 + i,
206 &pCPUM->aGuestCpuIdCentaur[i].eax, &pCPUM->aGuestCpuIdCentaur[i].ebx,
207 &pCPUM->aGuestCpuIdCentaur[i].ecx, &pCPUM->aGuestCpuIdCentaur[i].edx);
208
209
210 /*
211 * Only report features we can support.
212 */
213 pCPUM->aGuestCpuIdStd[1].edx &= X86_CPUID_FEATURE_EDX_FPU
214 | X86_CPUID_FEATURE_EDX_VME
215 | X86_CPUID_FEATURE_EDX_DE
216 | X86_CPUID_FEATURE_EDX_PSE
217 | X86_CPUID_FEATURE_EDX_TSC
218 | X86_CPUID_FEATURE_EDX_MSR
219 //| X86_CPUID_FEATURE_EDX_PAE - not implemented yet.
220 | X86_CPUID_FEATURE_EDX_MCE
221 | X86_CPUID_FEATURE_EDX_CX8
222 //| X86_CPUID_FEATURE_EDX_APIC - set by the APIC device if present.
223 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
224 //| X86_CPUID_FEATURE_EDX_SEP
225 //| X86_CPUID_FEATURE_EDX_MTRR - no MTRRs.
226 | X86_CPUID_FEATURE_EDX_PGE
227 //| X86_CPUID_FEATURE_EDX_MCA - not virtualized.
228 | X86_CPUID_FEATURE_EDX_CMOV
229 //| X86_CPUID_FEATURE_EDX_PAT - not virtualized.
230 //| X86_CPUID_FEATURE_EDX_PSE36 - not virtualized.
231 //| X86_CPUID_FEATURE_EDX_PSN - no serial number.
232 | X86_CPUID_FEATURE_EDX_CLFSH
233 //| X86_CPUID_FEATURE_EDX_DS - no debug store.
234 //| X86_CPUID_FEATURE_EDX_ACPI - not virtualized yet.
235 | X86_CPUID_FEATURE_EDX_MMX
236 | X86_CPUID_FEATURE_EDX_FXSR
237 | X86_CPUID_FEATURE_EDX_SSE
238 | X86_CPUID_FEATURE_EDX_SSE2
239 //| X86_CPUID_FEATURE_EDX_SS - no self snoop.
240 //| X86_CPUID_FEATURE_EDX_HTT - no hyperthreading.
241 //| X86_CPUID_FEATURE_EDX_TM - no thermal monitor.
242 //| X86_CPUID_FEATURE_EDX_PBE - no pneding break enabled.
243 | 0;
244 pCPUM->aGuestCpuIdStd[1].ecx &= 0//X86_CPUID_FEATURE_ECX_SSE3 - not supported by the recompiler yet.
245 | X86_CPUID_FEATURE_ECX_MONITOR
246 //| X86_CPUID_FEATURE_ECX_CPLDS - no CPL qualified debug store.
247 //| X86_CPUID_FEATURE_ECX_VMX - not virtualized.
248 //| X86_CPUID_FEATURE_ECX_EST - no extended speed step.
249 //| X86_CPUID_FEATURE_ECX_TM2 - no thermal monitor 2.
250 //| X86_CPUID_FEATURE_ECX_CNTXID - no L1 context id (MSR++).
251 | 0;
252
253 /* ASSUMES that this is ALWAYS the AMD define feature set if present. */
254 pCPUM->aGuestCpuIdExt[1].edx &= X86_CPUID_AMD_FEATURE_EDX_FPU
255 | X86_CPUID_AMD_FEATURE_EDX_VME
256 | X86_CPUID_AMD_FEATURE_EDX_DE
257 | X86_CPUID_AMD_FEATURE_EDX_PSE
258 | X86_CPUID_AMD_FEATURE_EDX_TSC
259 | X86_CPUID_AMD_FEATURE_EDX_MSR //?? this means AMD MSRs..
260 //| X86_CPUID_AMD_FEATURE_EDX_PAE - not implemented yet.
261 //| X86_CPUID_AMD_FEATURE_EDX_MCE - not virtualized yet.
262 | X86_CPUID_AMD_FEATURE_EDX_CX8
263 //| X86_CPUID_AMD_FEATURE_EDX_APIC - set by the APIC device if present.
264 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
265 //| X86_CPUID_AMD_FEATURE_EDX_SEP
266 //| X86_CPUID_AMD_FEATURE_EDX_MTRR - not virtualized.
267 | X86_CPUID_AMD_FEATURE_EDX_PGE
268 //| X86_CPUID_AMD_FEATURE_EDX_MCA - not virtualized.
269 | X86_CPUID_AMD_FEATURE_EDX_CMOV
270 | X86_CPUID_AMD_FEATURE_EDX_PAT
271 //| X86_CPUID_AMD_FEATURE_EDX_PSE36 - not virtualized.
272 //| X86_CPUID_AMD_FEATURE_EDX_NX - not virtualized, requires PAE.
273 | X86_CPUID_AMD_FEATURE_EDX_MMX
274 | X86_CPUID_AMD_FEATURE_EDX_FXSR
275 | X86_CPUID_AMD_FEATURE_EDX_FFXSR
276 //| X86_CPUID_AMD_FEATURE_EDX_LONG_MODE - not yet.
277 | X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX
278 | X86_CPUID_AMD_FEATURE_EDX_3DNOW
279 | 0;
280 pCPUM->aGuestCpuIdExt[1].ecx &= 0//X86_CPUID_AMD_FEATURE_ECX_SVM - not virtualized.
281 | 0;
282
283 /*
284 * Hide HTT, multicode, SMP, whatever.
285 * (APIC-ID := 0 and #LogCpus := 0)
286 */
287 pCPUM->aGuestCpuIdStd[1].ebx &= 0x0000ffff;
288
289 /*
290 * Determin the default.
291 *
292 * Intel returns values of the highest standard function, while AMD
293 * returns zeros. VIA on the other hand seems to returning nothing or
294 * perhaps some random garbage, we don't try duplicate this behavior.
295 */
296 ASMCpuId(pCPUM->aGuestCpuIdStd[0].eax + 10,
297 &pCPUM->GuestCpuIdDef.eax, &pCPUM->GuestCpuIdDef.ebx,
298 &pCPUM->GuestCpuIdDef.ecx, &pCPUM->GuestCpuIdDef.edx);
299
300 /*
301 * Limit it the number of entries and fill the remaining with the defaults.
302 *
303 * The limits are masking off stuff about power saving and similar, this
304 * is perhaps a bit crudely done as there is probably some relatively harmless
305 * info too in these leaves (like words about having a constant TSC).
306 */
307 if (pCPUM->aGuestCpuIdStd[0].eax > 2)
308 pCPUM->aGuestCpuIdStd[0].eax = 2;
309 for (i = pCPUM->aGuestCpuIdStd[0].eax + 1; i < RT_ELEMENTS(pCPUM->aGuestCpuIdStd); i++)
310 pCPUM->aGuestCpuIdStd[i] = pCPUM->GuestCpuIdDef;
311
312 if (pCPUM->aGuestCpuIdExt[0].eax > UINT32_C(0x80000004))
313 pCPUM->aGuestCpuIdExt[0].eax = UINT32_C(0x80000004);
314 for (i = pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000000)
315 ? pCPUM->aGuestCpuIdExt[0].eax - UINT32_C(0x80000000) + 1
316 : 0;
317 i < RT_ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
318 pCPUM->aGuestCpuIdExt[i] = pCPUM->GuestCpuIdDef;
319
320 /*
321 * Centaur stuff (VIA).
322 *
323 * The important part here (we think) is to make sure the 0xc0000000
324 * function returns 0xc0000001. As for the features, we don't currently
325 * let on about any of those... 0xc0000002 seems to be some
326 * temperature/hz/++ stuff, include it as well (static).
327 */
328 if ( pCPUM->aGuestCpuIdCentaur[0].eax >= UINT32_C(0xc0000000)
329 && pCPUM->aGuestCpuIdCentaur[0].eax <= UINT32_C(0xc0000004))
330 {
331 pCPUM->aGuestCpuIdCentaur[0].eax = RT_MIN(pCPUM->aGuestCpuIdCentaur[0].eax, UINT32_C(0xc0000002));
332 pCPUM->aGuestCpuIdCentaur[1].edx = 0; /* all features hidden */
333 for (i = pCPUM->aGuestCpuIdCentaur[0].eax - UINT32_C(0xc0000000);
334 i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur);
335 i++)
336 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
337 }
338 else
339 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur); i++)
340 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
341
342
343 /*
344 * Load CPUID overrides from configuration.
345 */
346 PCPUMCPUID pCpuId = &pCPUM->aGuestCpuIdStd[0];
347 uint32_t cElements = ELEMENTS(pCPUM->aGuestCpuIdStd);
348 for (;;)
349 {
350 while (cElements-- < 0)
351 {
352 PCFGMNODE pNode = CFGMR3GetChildF(CFGMR3GetRoot(pVM), "CPUM/CPUID/%RX32", i);
353 if (pNode)
354 {
355 uint32_t u32;
356 int rc = CFGMR3QueryU32(pNode, "eax", &u32);
357 if (VBOX_SUCCESS(rc))
358 pCpuId->eax = u32;
359 else
360 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
361
362 rc = CFGMR3QueryU32(pNode, "ebx", &u32);
363 if (VBOX_SUCCESS(rc))
364 pCpuId->ebx = u32;
365 else
366 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
367
368 rc = CFGMR3QueryU32(pNode, "ecx", &u32);
369 if (VBOX_SUCCESS(rc))
370 pCpuId->ecx = u32;
371 else
372 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
373
374 rc = CFGMR3QueryU32(pNode, "edx", &u32);
375 if (VBOX_SUCCESS(rc))
376 pCpuId->edx = u32;
377 else
378 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
379 }
380 }
381
382 /* next */
383 if ((i & UINT32_C(0xc0000000)) == 0)
384 {
385 pCpuId = &pCPUM->aGuestCpuIdExt[0];
386 cElements = RT_ELEMENTS(pCPUM->aGuestCpuIdExt);
387 i = UINT32_C(0x80000000);
388 }
389 else if ((i & UINT32_C(0xc0000000)) == UINT32_C(0x80000000))
390 {
391 pCpuId = &pCPUM->aGuestCpuIdCentaur[0];
392 cElements = RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur);
393 i = UINT32_C(0xc0000000);
394 }
395 else
396 break;
397 }
398
399 /*
400 * Log the cpuid and we're good.
401 */
402 LogRel(("Logical host processors: %d, processor active mask: %08x\n",
403 RTSystemProcessorGetCount(), RTSystemProcessorGetActiveMask()));
404 LogRel(("************************* CPUID dump ************************\n"));
405 DBGFR3Info(pVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
406 LogRel(("\n"));
407 DBGFR3InfoLog(pVM, "cpuid", "verbose"); /* macro */
408 LogRel(("******************** End of CPUID dump **********************\n"));
409 return VINF_SUCCESS;
410}
411
412
413
414
415/**
416 * Applies relocations to data and code managed by this
417 * component. This function will be called at init and
418 * whenever the VMM need to relocate it self inside the GC.
419 *
420 * The CPUM will update the addresses used by the switcher.
421 *
422 * @param pVM The VM.
423 */
424CPUMR3DECL(void) CPUMR3Relocate(PVM pVM)
425{
426 LogFlow(("CPUMR3Relocate\n"));
427 /*
428 * Switcher pointers.
429 */
430 pVM->cpum.s.pCPUMGC = VM_GUEST_ADDR(pVM, &pVM->cpum.s);
431 pVM->cpum.s.pHyperCoreGC = MMHyperCCToGC(pVM, pVM->cpum.s.pHyperCoreR3);
432 Assert(pVM->cpum.s.pHyperCoreGC != NIL_RTGCPTR);
433}
434
435
436/**
437 * Queries the pointer to the internal CPUMCTX structure
438 *
439 * @returns VBox status code.
440 * @param pVM Handle to the virtual machine.
441 * @param ppCtx Receives the CPUMCTX GC pointer when successful.
442 */
443CPUMR3DECL(int) CPUMR3QueryGuestCtxGCPtr(PVM pVM, GCPTRTYPE(PCPUMCTX) *ppCtx)
444{
445 LogFlow(("CPUMR3QueryGuestCtxGCPtr\n"));
446 /*
447 * Store the address. (Later we might check how's calling, thus the RC.)
448 */
449 *ppCtx = VM_GUEST_ADDR(pVM, &pVM->cpum.s.Guest);
450 return VINF_SUCCESS;
451}
452
453
454/**
455 * Terminates the CPUM.
456 *
457 * Termination means cleaning up and freeing all resources,
458 * the VM it self is at this point powered off or suspended.
459 *
460 * @returns VBox status code.
461 * @param pVM The VM to operate on.
462 */
463CPUMR3DECL(int) CPUMR3Term(PVM pVM)
464{
465 /** @todo */
466 return 0;
467}
468
469
470/**
471 * Resets the CPU.
472 *
473 * @returns VINF_SUCCESS.
474 * @param pVM The VM handle.
475 */
476CPUMR3DECL(void) CPUMR3Reset(PVM pVM)
477{
478 PCPUMCTX pCtx = &pVM->cpum.s.Guest;
479
480 /*
481 * Initialize everything to ZERO first.
482 */
483 uint32_t fUseFlags = pVM->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
484 memset(pCtx, 0, sizeof(*pCtx));
485 pVM->cpum.s.fUseFlags = fUseFlags;
486
487 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
488 pCtx->eip = 0x0000fff0;
489 pCtx->edx = 0x00000600; /* P6 processor */
490 pCtx->eflags.Bits.u1Reserved0 = 1;
491
492 pCtx->cs = 0xf000;
493 pCtx->csHid.u32Base = 0xffff0000;
494 pCtx->csHid.u32Limit = 0x0000ffff;
495 pCtx->csHid.Attr.n.u1DescType = 1; /* code/data segment */
496 pCtx->csHid.Attr.n.u1Present = 1;
497 pCtx->csHid.Attr.n.u4Type = X86_SEL_TYPE_READ | X86_SEL_TYPE_CODE;
498
499 pCtx->dsHid.u32Limit = 0x0000ffff;
500 pCtx->dsHid.Attr.n.u1DescType = 1; /* code/data segment */
501 pCtx->dsHid.Attr.n.u1Present = 1;
502 pCtx->dsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
503
504 pCtx->esHid.u32Limit = 0x0000ffff;
505 pCtx->esHid.Attr.n.u1DescType = 1; /* code/data segment */
506 pCtx->esHid.Attr.n.u1Present = 1;
507 pCtx->esHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
508
509 pCtx->fsHid.u32Limit = 0x0000ffff;
510 pCtx->fsHid.Attr.n.u1DescType = 1; /* code/data segment */
511 pCtx->fsHid.Attr.n.u1Present = 1;
512 pCtx->fsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
513
514 pCtx->gsHid.u32Limit = 0x0000ffff;
515 pCtx->gsHid.Attr.n.u1DescType = 1; /* code/data segment */
516 pCtx->gsHid.Attr.n.u1Present = 1;
517 pCtx->gsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
518
519 pCtx->ssHid.u32Limit = 0x0000ffff;
520 pCtx->ssHid.Attr.n.u1Present = 1;
521 pCtx->ssHid.Attr.n.u1DescType = 1; /* code/data segment */
522 pCtx->ssHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
523
524 pCtx->idtr.cbIdt = 0xffff;
525 pCtx->gdtr.cbGdt = 0xffff;
526
527 pCtx->ldtrHid.u32Limit = 0xffff;
528 pCtx->ldtrHid.Attr.n.u1Present = 1;
529 pCtx->ldtrHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
530
531 pCtx->trHid.u32Limit = 0xffff;
532 pCtx->trHid.Attr.n.u1Present = 1;
533 pCtx->trHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_286_TSS_BUSY;
534
535 pCtx->dr6 = 0xFFFF0FF0;
536 pCtx->dr7 = 0x400;
537
538 pCtx->fpu.FTW = 0xff; /* All tags are set, i.e. the regs are empty. */
539 pCtx->fpu.FCW = 0x37f;
540}
541
542
543
544/**
545 * Execute state save operation.
546 *
547 * @returns VBox status code.
548 * @param pVM VM Handle.
549 * @param pSSM SSM operation handle.
550 */
551static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM)
552{
553 /*
554 * Save.
555 */
556 SSMR3PutMem(pSSM, &pVM->cpum.s.Hyper, sizeof(pVM->cpum.s.Hyper));
557 SSMR3PutMem(pSSM, &pVM->cpum.s.Guest, sizeof(pVM->cpum.s.Guest));
558 SSMR3PutU32(pSSM, pVM->cpum.s.fUseFlags);
559 SSMR3PutU32(pSSM, pVM->cpum.s.fChanged);
560
561 SSMR3PutU32(pSSM, ELEMENTS(pVM->cpum.s.aGuestCpuIdStd));
562 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
563
564 SSMR3PutU32(pSSM, ELEMENTS(pVM->cpum.s.aGuestCpuIdExt));
565 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
566
567 SSMR3PutU32(pSSM, ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur));
568 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
569
570 SSMR3PutMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
571
572 /* Add the cpuid for checking that the cpu is unchanged. */
573 uint32_t au32CpuId[8] = {0};
574 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
575 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
576 return SSMR3PutMem(pSSM, &au32CpuId[0], sizeof(au32CpuId));
577}
578
579
580/**
581 * Execute state load operation.
582 *
583 * @returns VBox status code.
584 * @param pVM VM Handle.
585 * @param pSSM SSM operation handle.
586 * @param u32Version Data layout version.
587 */
588static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
589{
590 /*
591 * Validate version.
592 */
593 if (u32Version != CPUM_SAVED_STATE_VERSION)
594 {
595 Log(("cpuR3Load: Invalid version u32Version=%d!\n", u32Version));
596 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
597 }
598
599 /*
600 * Restore.
601 */
602 uint32_t uCR3 = pVM->cpum.s.Hyper.cr3;
603 uint32_t uESP = pVM->cpum.s.Hyper.esp; /* see VMMR3Relocate(). */
604 SSMR3GetMem(pSSM, &pVM->cpum.s.Hyper, sizeof(pVM->cpum.s.Hyper));
605 pVM->cpum.s.Hyper.cr3 = uCR3;
606 pVM->cpum.s.Hyper.esp = uESP;
607 SSMR3GetMem(pSSM, &pVM->cpum.s.Guest, sizeof(pVM->cpum.s.Guest));
608 SSMR3GetU32(pSSM, &pVM->cpum.s.fUseFlags);
609 SSMR3GetU32(pSSM, &pVM->cpum.s.fChanged);
610
611 uint32_t cElements;
612 int rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
613 if (cElements != ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
614 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
615 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
616
617 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
618 if (cElements != ELEMENTS(pVM->cpum.s.aGuestCpuIdExt))
619 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
620 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
621
622 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
623 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur))
624 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
625 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
626
627 SSMR3GetMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
628
629 /*
630 * Check that the basic cpuid id information is unchanged.
631 */
632 uint32_t au32CpuId[8] = {0};
633 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
634 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
635 uint32_t au32CpuIdSaved[8];
636 rc = SSMR3GetMem(pSSM, &au32CpuIdSaved[0], sizeof(au32CpuIdSaved));
637 if (VBOX_SUCCESS(rc))
638 {
639 /* Ignore APIC ID (AMD specs). */
640 au32CpuId[5] &= ~0xff000000;
641 au32CpuIdSaved[5] &= ~0xff000000;
642 /* Ignore the number of Logical CPUs (AMD specs). */
643 au32CpuId[5] &= ~0x00ff0000;
644 au32CpuIdSaved[5] &= ~0x00ff0000;
645
646 /* do the compare */
647 if (memcmp(au32CpuIdSaved, au32CpuId, sizeof(au32CpuIdSaved)))
648 {
649 if (SSMR3HandleGetAfter(pSSM) == SSMAFTER_DEBUG_IT)
650 LogRel(("cpumR3Load: CpuId mismatch! (ignored due to SSMAFTER_DEBUG_IT)\n"
651 "Saved=%.*Vhxs\n"
652 "Real =%.*Vhxs\n",
653 sizeof(au32CpuIdSaved), au32CpuIdSaved,
654 sizeof(au32CpuId), au32CpuId));
655 else
656 {
657 LogRel(("cpumR3Load: CpuId mismatch!\n"
658 "Saved=%.*Vhxs\n"
659 "Real =%.*Vhxs\n",
660 sizeof(au32CpuIdSaved), au32CpuIdSaved,
661 sizeof(au32CpuId), au32CpuId));
662 rc = VERR_SSM_LOAD_CPUID_MISMATCH;
663 }
664 }
665 }
666
667 return rc;
668}
669
670
671/**
672 * Formats the EFLAGS value into mnemonics.
673 *
674 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
675 * @param efl The EFLAGS value.
676 */
677static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
678{
679 /*
680 * Format the flags.
681 */
682 static struct
683 {
684 const char *pszSet; const char *pszClear; uint32_t fFlag;
685 } s_aFlags[] =
686 {
687 { "vip",NULL, X86_EFL_VIP },
688 { "vif",NULL, X86_EFL_VIF },
689 { "ac", NULL, X86_EFL_AC },
690 { "vm", NULL, X86_EFL_VM },
691 { "rf", NULL, X86_EFL_RF },
692 { "nt", NULL, X86_EFL_NT },
693 { "ov", "nv", X86_EFL_OF },
694 { "dn", "up", X86_EFL_DF },
695 { "ei", "di", X86_EFL_IF },
696 { "tf", NULL, X86_EFL_TF },
697 { "nt", "pl", X86_EFL_SF },
698 { "nz", "zr", X86_EFL_ZF },
699 { "ac", "na", X86_EFL_AF },
700 { "po", "pe", X86_EFL_PF },
701 { "cy", "nc", X86_EFL_CF },
702 };
703 char *psz = pszEFlags;
704 for (unsigned i = 0; i < ELEMENTS(s_aFlags); i++)
705 {
706 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
707 if (pszAdd)
708 {
709 strcpy(psz, pszAdd);
710 psz += strlen(pszAdd);
711 *psz++ = ' ';
712 }
713 }
714 psz[-1] = '\0';
715}
716
717
718/**
719 * Formats a full register dump.
720 *
721 * @param pCtx The context to format.
722 * @param pCtxCore The context core to format.
723 * @param pHlp Output functions.
724 * @param enmType The dump type.
725 * @param pszPrefix Register name prefix.
726 */
727static void cpumR3InfoOne(PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType, const char *pszPrefix)
728{
729 /*
730 * Format the EFLAGS.
731 */
732 uint32_t efl = pCtxCore->eflags.u32;
733 char szEFlags[80];
734 cpumR3InfoFormatFlags(&szEFlags[0], efl);
735
736 /*
737 * Format the registers.
738 */
739 switch (enmType)
740 {
741 case CPUMDUMPTYPE_TERSE:
742 pHlp->pfnPrintf(pHlp,
743 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
744 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
745 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
746 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
747 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
748 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
749 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, efl);
750 break;
751
752 case CPUMDUMPTYPE_DEFAULT:
753 pHlp->pfnPrintf(pHlp,
754 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
755 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
756 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
757 "%scr0=%08x %scr2=%08x %scr3=%08x %scr4=%08x %sgdtr=%08x:%04x %sldtr=%04x\n"
758 ,
759 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
760 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
761 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
762 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, (RTSEL)pCtx->tr, pszPrefix, efl,
763 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
764 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, (RTSEL)pCtx->ldtr);
765 break;
766
767 case CPUMDUMPTYPE_VERBOSE:
768 pHlp->pfnPrintf(pHlp,
769 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
770 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
771 "%scs={%04x base=%08x limit=%08x flags=%08x} %sdr0=%08x %sdr1=%08x\n"
772 "%sds={%04x base=%08x limit=%08x flags=%08x} %sdr2=%08x %sdr3=%08x\n"
773 "%ses={%04x base=%08x limit=%08x flags=%08x} %sdr4=%08x %sdr5=%08x\n"
774 "%sfs={%04x base=%08x limit=%08x flags=%08x} %sdr6=%08x %sdr7=%08x\n"
775 "%sgs={%04x base=%08x limit=%08x flags=%08x} %scr0=%08x %scr2=%08x\n"
776 "%sss={%04x base=%08x limit=%08x flags=%08x} %scr3=%08x %scr4=%08x\n"
777 "%sgdtr=%08x:%04x %sidtr=%08x:%04x %seflags=%08x\n"
778 "%sldtr={%04x base=%08x limit=%08x flags=%08x}\n"
779 "%str ={%04x base=%08x limit=%08x flags=%08x}\n"
780 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
781 ,
782 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
783 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
784 pszPrefix, (RTSEL)pCtxCore->cs, pCtx->csHid.u32Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u, pszPrefix, pCtx->dr0, pszPrefix, pCtx->dr1,
785 pszPrefix, (RTSEL)pCtxCore->ds, pCtx->dsHid.u32Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u, pszPrefix, pCtx->dr2, pszPrefix, pCtx->dr3,
786 pszPrefix, (RTSEL)pCtxCore->es, pCtx->esHid.u32Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u, pszPrefix, pCtx->dr4, pszPrefix, pCtx->dr5,
787 pszPrefix, (RTSEL)pCtxCore->fs, pCtx->fsHid.u32Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u, pszPrefix, pCtx->dr6, pszPrefix, pCtx->dr7,
788 pszPrefix, (RTSEL)pCtxCore->gs, pCtx->gsHid.u32Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
789 pszPrefix, (RTSEL)pCtxCore->ss, pCtx->ssHid.u32Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
790 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
791 pszPrefix, (RTSEL)pCtx->ldtr, pCtx->ldtrHid.u32Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
792 pszPrefix, (RTSEL)pCtx->tr, pCtx->trHid.u32Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
793 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
794
795 pHlp->pfnPrintf(pHlp,
796 "FPU:\n"
797 "%sFCW=%04x %sFSW=%04x %sFTW=%02x\n"
798 "%sres1=%02x %sFOP=%04x %sFPUIP=%08x %sCS=%04x %sRsvrd1=%04x\n"
799 "%sFPUDP=%04x %sDS=%04x %sRsvrd2=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
800 ,
801 pszPrefix, pCtx->fpu.FCW, pszPrefix, pCtx->fpu.FSW, pszPrefix, pCtx->fpu.FTW,
802 pszPrefix, pCtx->fpu.huh1, pszPrefix, pCtx->fpu.FOP, pszPrefix, pCtx->fpu.FPUIP, pszPrefix, pCtx->fpu.CS, pszPrefix, pCtx->fpu.Rsvrd1,
803 pszPrefix, pCtx->fpu.FPUDP, pszPrefix, pCtx->fpu.DS, pszPrefix, pCtx->fpu.Rsrvd2,
804 pszPrefix, pCtx->fpu.MXCSR, pszPrefix, pCtx->fpu.MXCSR_MASK);
805
806
807 break;
808 }
809}
810
811
812/**
813 * Display all cpu states and any other cpum info.
814 *
815 * @param pVM VM Handle.
816 * @param pHlp The info helper functions.
817 * @param pszArgs Arguments, ignored.
818 */
819static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
820{
821 cpumR3InfoGuest(pVM, pHlp, pszArgs);
822 cpumR3InfoHyper(pVM, pHlp, pszArgs);
823 cpumR3InfoHost(pVM, pHlp, pszArgs);
824}
825
826
827/**
828 * Parses the info argument.
829 *
830 * The argument starts with 'verbose', 'terse' or 'default' and then
831 * continues with the comment string.
832 *
833 * @param pszArgs The pointer to the argument string.
834 * @param penmType Where to store the dump type request.
835 * @param ppszComment Where to store the pointer to the comment string.
836 */
837static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
838{
839 if (!pszArgs)
840 {
841 *penmType = CPUMDUMPTYPE_DEFAULT;
842 *ppszComment = "";
843 }
844 else
845 {
846 if (!strncmp(pszArgs, "verbose", sizeof("verbose") - 1))
847 {
848 pszArgs += 5;
849 *penmType = CPUMDUMPTYPE_VERBOSE;
850 }
851 else if (!strncmp(pszArgs, "terse", sizeof("terse") - 1))
852 {
853 pszArgs += 5;
854 *penmType = CPUMDUMPTYPE_TERSE;
855 }
856 else if (!strncmp(pszArgs, "default", sizeof("default") - 1))
857 {
858 pszArgs += 7;
859 *penmType = CPUMDUMPTYPE_DEFAULT;
860 }
861 else
862 *penmType = CPUMDUMPTYPE_DEFAULT;
863 *ppszComment = RTStrStripL(pszArgs);
864 }
865}
866
867
868/**
869 * Display the guest cpu state.
870 *
871 * @param pVM VM Handle.
872 * @param pHlp The info helper functions.
873 * @param pszArgs Arguments, ignored.
874 */
875static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
876{
877 CPUMDUMPTYPE enmType;
878 const char *pszComment;
879 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
880 pHlp->pfnPrintf(pHlp, "Guest CPUM state: %s\n", pszComment);
881 cpumR3InfoOne(&pVM->cpum.s.Guest, CPUMCTX2CORE(&pVM->cpum.s.Guest), pHlp, enmType, "");
882}
883
884
885/**
886 * Display the hypervisor cpu state.
887 *
888 * @param pVM VM Handle.
889 * @param pHlp The info helper functions.
890 * @param pszArgs Arguments, ignored.
891 */
892static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
893{
894 CPUMDUMPTYPE enmType;
895 const char *pszComment;
896 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
897 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
898 cpumR3InfoOne(&pVM->cpum.s.Hyper, pVM->cpum.s.pHyperCoreR3, pHlp, enmType, ".");
899 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
900}
901
902
903/**
904 * Display the host cpu state.
905 *
906 * @param pVM VM Handle.
907 * @param pHlp The info helper functions.
908 * @param pszArgs Arguments, ignored.
909 */
910static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
911{
912 CPUMDUMPTYPE enmType;
913 const char *pszComment;
914 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
915 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
916
917 /*
918 * Format the EFLAGS.
919 */
920 PCPUMHOSTCTX pCtx = &pVM->cpum.s.Host;
921#if HC_ARCH_BITS == 32
922 uint32_t efl = pCtx->eflags.u32;
923#else
924 uint64_t efl = pCtx->rflags;
925#endif
926 char szEFlags[80];
927 cpumR3InfoFormatFlags(&szEFlags[0], efl);
928
929 /*
930 * Format the registers.
931 */
932#if HC_ARCH_BITS == 32
933# ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
934 if (!(pCtx->efer & MSR_K6_EFER_LMA))
935# endif
936 {
937 pHlp->pfnPrintf(pHlp,
938 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
939 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
940 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
941 "cr0=%08x cr2=xxxxxxxx cr3=%08x cr4=%08x gdtr=%08x:%04x ldtr=%04x\n"
942 "dr0=%08x dr1=%08x dr2=%08x dr3=%08x dr6=%08x dr7=%08x\n"
943 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
944 ,
945 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
946 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
947 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
948 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
949 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
950 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, (RTSEL)pCtx->ldtr,
951 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
952 }
953# ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
954 else
955# endif
956#endif
957#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBIRD_32BIT_KERNEL)
958 {
959 pHlp->pfnPrintf(pHlp,
960 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
961 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
962 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
963 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
964 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
965 "r14=%016RX64 r15=%016RX64\n"
966 "iopl=%d %31s\n"
967 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
968 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
969 "cr4=%016RX64 cr8=%016RX64 ldtr=%04x tr=%04x\n"
970 "dr0=%016RX64 dr1=%016RX64 dr2=%016RX64\n"
971 "dr3=%016RX64 dr6=%016RX64 dr7=%016RX64\n"
972 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
973 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
974 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
975 ,
976 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
977 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
978 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
979 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
980 pCtx->r11, pCtx->r12, pCtx->r13,
981 pCtx->r14, pCtx->r15,
982 X86_EFL_GET_IOPL(efl), szEFlags,
983 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
984 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
985 pCtx->cr4, pCtx->cr8, pCtx->ldtr, pCtx->tr,
986 pCtx->dr0, pCtx->dr1, pCtx->dr2,
987 pCtx->dr3, pCtx->dr6, pCtx->dr7,
988 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
989 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
990 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
991 }
992#endif
993}
994
995/**
996 * Get L1 cache / TLS associativity.
997 */
998static const char *getCacheAss(unsigned u, char *pszBuf)
999{
1000 if (u == 0)
1001 return "res0 ";
1002 if (u == 1)
1003 return "direct";
1004 if (u >= 256)
1005 return "???";
1006
1007 RTStrPrintf(pszBuf, 16, "%d way", u);
1008 return pszBuf;
1009}
1010
1011
1012/**
1013 * Get L2 cache soociativity.
1014 */
1015const char *getL2CacheAss(unsigned u)
1016{
1017 switch (u)
1018 {
1019 case 0: return "off ";
1020 case 1: return "direct";
1021 case 2: return "2 way ";
1022 case 3: return "res3 ";
1023 case 4: return "4 way ";
1024 case 5: return "res5 ";
1025 case 6: return "8 way ";
1026 case 7: return "res7 ";
1027 case 8: return "16 way";
1028 case 9: return "res9 ";
1029 case 10: return "res10 ";
1030 case 11: return "res11 ";
1031 case 12: return "res12 ";
1032 case 13: return "res13 ";
1033 case 14: return "res14 ";
1034 case 15: return "fully ";
1035 default:
1036 return "????";
1037 }
1038}
1039
1040
1041/**
1042 * Display the guest CpuId leaves.
1043 *
1044 * @param pVM VM Handle.
1045 * @param pHlp The info helper functions.
1046 * @param pszArgs "terse", "default" or "verbose".
1047 */
1048static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1049{
1050 /*
1051 * Parse the argument.
1052 */
1053 unsigned iVerbosity = 1;
1054 if (pszArgs)
1055 {
1056 pszArgs = RTStrStripL(pszArgs);
1057 if (!strcmp(pszArgs, "terse"))
1058 iVerbosity--;
1059 else if (!strcmp(pszArgs, "verbose"))
1060 iVerbosity++;
1061 }
1062
1063 /*
1064 * Start cracking.
1065 */
1066 CPUMCPUID Host;
1067 CPUMCPUID Guest;
1068 unsigned cStdMax = pVM->cpum.s.aGuestCpuIdStd[0].eax;
1069
1070 pHlp->pfnPrintf(pHlp,
1071 " RAW Standard CPUIDs\n"
1072 " Function eax ebx ecx edx\n");
1073 for (unsigned i = 0; i <= ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
1074 {
1075 Guest = pVM->cpum.s.aGuestCpuIdStd[i];
1076 ASMCpuId(i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1077
1078 pHlp->pfnPrintf(pHlp,
1079 "Gst: %08x %08x %08x %08x %08x%s\n"
1080 "Hst: %08x %08x %08x %08x\n",
1081 i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1082 i <= cStdMax ? "" : "*",
1083 Host.eax, Host.ebx, Host.ecx, Host.edx);
1084 }
1085
1086 /*
1087 * If verbose, decode it.
1088 */
1089 if (iVerbosity)
1090 {
1091 Guest = pVM->cpum.s.aGuestCpuIdStd[0];
1092 pHlp->pfnPrintf(pHlp,
1093 "Name: %.04s%.04s%.04s\n"
1094 "Supports: 0-%x\n",
1095 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1096 }
1097
1098 /*
1099 * Get Features.
1100 */
1101 if (cStdMax >= 1 && iVerbosity)
1102 {
1103 Guest = pVM->cpum.s.aGuestCpuIdStd[1];
1104 uint32_t uEAX = Guest.eax;
1105
1106 pHlp->pfnPrintf(pHlp,
1107 "Family: %d \tExtended: %d \tEffectiv: %d\n"
1108 "Model: %d \tExtended: %d \tEffectiv: %d\n"
1109 "Stepping: %d\n"
1110 "APIC ID: %#04x\n"
1111 "Logical CPUs: %d\n"
1112 "CLFLUSH Size: %d\n"
1113 "Brand ID: %#04x\n",
1114 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ((uEAX >> 8) & 0xf) + (((uEAX >> 8) & 0xf) == 0xf ? (uEAX >> 20) & 0x7f : 0),
1115 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ((uEAX >> 4) & 0xf) | (((uEAX >> 4) & 0xf) == 0xf ? (uEAX >> 16) & 0x0f : 0),
1116 (uEAX >> 0) & 0xf,
1117 (Guest.ebx >> 24) & 0xff,
1118 (Guest.ebx >> 16) & 0xff,
1119 (Guest.ebx >> 8) & 0xff,
1120 (Guest.ebx >> 0) & 0xff);
1121 if (iVerbosity == 1)
1122 {
1123 uint32_t uEDX = Guest.edx;
1124 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1125 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1126 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1127 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1128 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1129 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1130 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1131 if (uEDX & BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1132 if (uEDX & BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1133 if (uEDX & BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1134 if (uEDX & BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1135 if (uEDX & BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1136 if (uEDX & BIT(11)) pHlp->pfnPrintf(pHlp, " SEP");
1137 if (uEDX & BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1138 if (uEDX & BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1139 if (uEDX & BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1140 if (uEDX & BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1141 if (uEDX & BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1142 if (uEDX & BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1143 if (uEDX & BIT(18)) pHlp->pfnPrintf(pHlp, " PSN");
1144 if (uEDX & BIT(19)) pHlp->pfnPrintf(pHlp, " CLFSH");
1145 if (uEDX & BIT(20)) pHlp->pfnPrintf(pHlp, " 20");
1146 if (uEDX & BIT(21)) pHlp->pfnPrintf(pHlp, " DS");
1147 if (uEDX & BIT(22)) pHlp->pfnPrintf(pHlp, " ACPI");
1148 if (uEDX & BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1149 if (uEDX & BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1150 if (uEDX & BIT(25)) pHlp->pfnPrintf(pHlp, " SSE");
1151 if (uEDX & BIT(26)) pHlp->pfnPrintf(pHlp, " SSE2");
1152 if (uEDX & BIT(27)) pHlp->pfnPrintf(pHlp, " SS");
1153 if (uEDX & BIT(28)) pHlp->pfnPrintf(pHlp, " HTT");
1154 if (uEDX & BIT(29)) pHlp->pfnPrintf(pHlp, " TM");
1155 if (uEDX & BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
1156 if (uEDX & BIT(31)) pHlp->pfnPrintf(pHlp, " PBE");
1157 pHlp->pfnPrintf(pHlp, "\n");
1158
1159 uint32_t uECX = Guest.ecx;
1160 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1161 if (uECX & BIT(0)) pHlp->pfnPrintf(pHlp, " SSE3");
1162 if (uECX & BIT(1)) pHlp->pfnPrintf(pHlp, " 1");
1163 if (uECX & BIT(2)) pHlp->pfnPrintf(pHlp, " 2");
1164 if (uECX & BIT(3)) pHlp->pfnPrintf(pHlp, " MONITOR");
1165 if (uECX & BIT(4)) pHlp->pfnPrintf(pHlp, " DS-CPL");
1166 if (uECX & BIT(5)) pHlp->pfnPrintf(pHlp, " VMX");
1167 if (uECX & BIT(6)) pHlp->pfnPrintf(pHlp, " 6");
1168 if (uECX & BIT(7)) pHlp->pfnPrintf(pHlp, " EST");
1169 if (uECX & BIT(8)) pHlp->pfnPrintf(pHlp, " TM2");
1170 if (uECX & BIT(9)) pHlp->pfnPrintf(pHlp, " 9");
1171 if (uECX & BIT(10)) pHlp->pfnPrintf(pHlp, " CNXT-ID");
1172 if (uECX & BIT(11)) pHlp->pfnPrintf(pHlp, " 11");
1173 if (uECX & BIT(12)) pHlp->pfnPrintf(pHlp, " 12");
1174 if (uECX & BIT(13)) pHlp->pfnPrintf(pHlp, " CX16");
1175 for (unsigned iBit = 14; iBit < 32; iBit++)
1176 if (uECX & BIT(iBit))
1177 pHlp->pfnPrintf(pHlp, " %d", iBit);
1178 pHlp->pfnPrintf(pHlp, "\n");
1179 }
1180 else
1181 {
1182 ASMCpuId(1, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1183
1184 X86CPUIDFEATEDX EdxHost = *(PX86CPUIDFEATEDX)&Host.edx;
1185 X86CPUIDFEATECX EcxHost = *(PX86CPUIDFEATECX)&Host.ecx;
1186 X86CPUIDFEATEDX EdxGuest = *(PX86CPUIDFEATEDX)&Guest.edx;
1187 X86CPUIDFEATECX EcxGuest = *(PX86CPUIDFEATECX)&Guest.ecx;
1188
1189 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1190 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", EdxGuest.u1FPU, EdxHost.u1FPU);
1191 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", EdxGuest.u1VME, EdxHost.u1VME);
1192 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", EdxGuest.u1DE, EdxHost.u1DE);
1193 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", EdxGuest.u1PSE, EdxHost.u1PSE);
1194 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", EdxGuest.u1TSC, EdxHost.u1TSC);
1195 pHlp->pfnPrintf(pHlp, "MSR - Model Specific Registers = %d (%d)\n", EdxGuest.u1MSR, EdxHost.u1MSR);
1196 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", EdxGuest.u1PAE, EdxHost.u1PAE);
1197 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", EdxGuest.u1MCE, EdxHost.u1MCE);
1198 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", EdxGuest.u1CX8, EdxHost.u1CX8);
1199 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", EdxGuest.u1APIC, EdxHost.u1APIC);
1200 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved1, EdxHost.u1Reserved1);
1201 pHlp->pfnPrintf(pHlp, "SEP - SYSENTER and SYSEXIT = %d (%d)\n", EdxGuest.u1SEP, EdxHost.u1SEP);
1202 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", EdxGuest.u1MTRR, EdxHost.u1MTRR);
1203 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", EdxGuest.u1PGE, EdxHost.u1PGE);
1204 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", EdxGuest.u1MCA, EdxHost.u1MCA);
1205 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", EdxGuest.u1CMOV, EdxHost.u1CMOV);
1206 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", EdxGuest.u1PAT, EdxHost.u1PAT);
1207 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", EdxGuest.u1PSE36, EdxHost.u1PSE36);
1208 pHlp->pfnPrintf(pHlp, "PSN - Processor Serial Number = %d (%d)\n", EdxGuest.u1PSN, EdxHost.u1PSN);
1209 pHlp->pfnPrintf(pHlp, "CLFSH - CLFLUSH Instruction. = %d (%d)\n", EdxGuest.u1CLFSH, EdxHost.u1CLFSH);
1210 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved2, EdxHost.u1Reserved2);
1211 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", EdxGuest.u1DS, EdxHost.u1DS);
1212 pHlp->pfnPrintf(pHlp, "ACPI - Thermal Mon. & Soft. Clock Ctrl.= %d (%d)\n", EdxGuest.u1ACPI, EdxHost.u1ACPI);
1213 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", EdxGuest.u1MMX, EdxHost.u1MMX);
1214 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", EdxGuest.u1FXSR, EdxHost.u1FXSR);
1215 pHlp->pfnPrintf(pHlp, "SSE - SSE Support = %d (%d)\n", EdxGuest.u1SSE, EdxHost.u1SSE);
1216 pHlp->pfnPrintf(pHlp, "SSE2 - SSE2 Support = %d (%d)\n", EdxGuest.u1SSE2, EdxHost.u1SSE2);
1217 pHlp->pfnPrintf(pHlp, "SS - Self Snoop = %d (%d)\n", EdxGuest.u1SS, EdxHost.u1SS);
1218 pHlp->pfnPrintf(pHlp, "HTT - Hyper-Threading Technolog = %d (%d)\n", EdxGuest.u1HTT, EdxHost.u1HTT);
1219 pHlp->pfnPrintf(pHlp, "TM - Thermal Monitor = %d (%d)\n", EdxGuest.u1TM, EdxHost.u1TM);
1220 pHlp->pfnPrintf(pHlp, "30 - Reserved = %d (%d)\n", EdxGuest.u1Reserved3, EdxHost.u1Reserved3);
1221 pHlp->pfnPrintf(pHlp, "PBE - Pending Break Enable = %d (%d)\n", EdxGuest.u1PBE, EdxHost.u1PBE);
1222
1223 pHlp->pfnPrintf(pHlp, "Supports SSE3 or not = %d (%d)\n", EcxGuest.u1SSE3, EcxHost.u1SSE3);
1224 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u2Reserved1, EcxHost.u2Reserved1);
1225 pHlp->pfnPrintf(pHlp, "Supports MONITOR/MWAIT = %d (%d)\n", EcxGuest.u1Monitor, EcxHost.u1Monitor);
1226 pHlp->pfnPrintf(pHlp, "CPL-DS - CPL Qualified Debug Store = %d (%d)\n", EcxGuest.u1CPLDS, EcxHost.u1CPLDS);
1227 pHlp->pfnPrintf(pHlp, "VMX - Virtual Machine Technology = %d (%d)\n", EcxGuest.u1VMX, EcxHost.u1VMX);
1228 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u1Reserved2, EcxHost.u1Reserved2);
1229 pHlp->pfnPrintf(pHlp, "Enhanced SpeedStep Technology = %d (%d)\n", EcxGuest.u1EST, EcxHost.u1EST);
1230 pHlp->pfnPrintf(pHlp, "Terminal Monitor 2 = %d (%d)\n", EcxGuest.u1TM2, EcxHost.u1TM2);
1231 pHlp->pfnPrintf(pHlp, "Supports Supplemental SSE3 or not = %d (%d)\n", EcxGuest.u1SSSE3, EcxHost.u1SSSE3);
1232 pHlp->pfnPrintf(pHlp, "L1 Context ID = %d (%d)\n", EcxGuest.u1CNTXID, EcxHost.u1CNTXID);
1233 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u2Reserved4, EcxHost.u2Reserved4);
1234 pHlp->pfnPrintf(pHlp, "CMPXCHG16B = %d (%d)\n", EcxGuest.u1CX16, EcxHost.u1CX16);
1235 pHlp->pfnPrintf(pHlp, "xTPR Update Control = %d (%d)\n", EcxGuest.u1TPRUpdate, EcxHost.u1TPRUpdate);
1236 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u17Reserved5, EcxHost.u17Reserved5);
1237 }
1238 }
1239 if (cStdMax >= 2 && iVerbosity)
1240 {
1241 /** @todo */
1242 }
1243
1244 /*
1245 * Extended.
1246 * Implemented after AMD specs.
1247 */
1248 unsigned cExtMax = pVM->cpum.s.aGuestCpuIdExt[0].eax & 0xffff;
1249
1250 pHlp->pfnPrintf(pHlp,
1251 "\n"
1252 " RAW Extended CPUIDs\n"
1253 " Function eax ebx ecx edx\n");
1254 for (unsigned i = 0; i <= ELEMENTS(pVM->cpum.s.aGuestCpuIdExt); i++)
1255 {
1256 Guest = pVM->cpum.s.aGuestCpuIdExt[i];
1257 ASMCpuId(0x80000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1258
1259 pHlp->pfnPrintf(pHlp,
1260 "Gst: %08x %08x %08x %08x %08x%s\n"
1261 "Hst: %08x %08x %08x %08x\n",
1262 0x80000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1263 i <= cExtMax ? "" : "*",
1264 Host.eax, Host.ebx, Host.ecx, Host.edx);
1265 }
1266
1267 /*
1268 * Understandable output
1269 */
1270 if (iVerbosity && cExtMax >= 0)
1271 {
1272 Guest = pVM->cpum.s.aGuestCpuIdExt[0];
1273 pHlp->pfnPrintf(pHlp,
1274 "Ext Name: %.4s%.4s%.4s\n"
1275 "Ext Supports: 0x80000000-%#010x\n",
1276 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1277 }
1278
1279 if (iVerbosity && cExtMax >= 1)
1280 {
1281 Guest = pVM->cpum.s.aGuestCpuIdExt[1];
1282 uint32_t uEAX = Guest.eax;
1283 pHlp->pfnPrintf(pHlp,
1284 "Family: %d \tExtended: %d \tEffectiv: %d\n"
1285 "Model: %d \tExtended: %d \tEffectiv: %d\n"
1286 "Stepping: %d\n"
1287 "Brand ID: %#05x\n",
1288 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ((uEAX >> 8) & 0xf) + (((uEAX >> 8) & 0xf) == 0xf ? (uEAX >> 20) & 0x7f : 0),
1289 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ((uEAX >> 4) & 0xf) | (((uEAX >> 4) & 0xf) == 0xf ? (uEAX >> 16) & 0x0f : 0),
1290 (uEAX >> 0) & 0xf,
1291 Guest.ebx & 0xfff);
1292
1293 if (iVerbosity == 1)
1294 {
1295 uint32_t uEDX = Guest.edx;
1296 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1297 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1298 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1299 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1300 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1301 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1302 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1303 if (uEDX & BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1304 if (uEDX & BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1305 if (uEDX & BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1306 if (uEDX & BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1307 if (uEDX & BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1308 if (uEDX & BIT(11)) pHlp->pfnPrintf(pHlp, " SCR");
1309 if (uEDX & BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1310 if (uEDX & BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1311 if (uEDX & BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1312 if (uEDX & BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1313 if (uEDX & BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1314 if (uEDX & BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1315 if (uEDX & BIT(18)) pHlp->pfnPrintf(pHlp, " 18");
1316 if (uEDX & BIT(19)) pHlp->pfnPrintf(pHlp, " 19");
1317 if (uEDX & BIT(20)) pHlp->pfnPrintf(pHlp, " NX");
1318 if (uEDX & BIT(21)) pHlp->pfnPrintf(pHlp, " 21");
1319 if (uEDX & BIT(22)) pHlp->pfnPrintf(pHlp, " ExtMMX");
1320 if (uEDX & BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1321 if (uEDX & BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1322 if (uEDX & BIT(25)) pHlp->pfnPrintf(pHlp, " FastFXSR");
1323 if (uEDX & BIT(26)) pHlp->pfnPrintf(pHlp, " Page1GB");
1324 if (uEDX & BIT(27)) pHlp->pfnPrintf(pHlp, " RDTSCP");
1325 if (uEDX & BIT(28)) pHlp->pfnPrintf(pHlp, " 28");
1326 if (uEDX & BIT(29)) pHlp->pfnPrintf(pHlp, " LongMode");
1327 if (uEDX & BIT(30)) pHlp->pfnPrintf(pHlp, " Ext3DNow");
1328 if (uEDX & BIT(31)) pHlp->pfnPrintf(pHlp, " 3DNow");
1329 pHlp->pfnPrintf(pHlp, "\n");
1330
1331 uint32_t uECX = Guest.ecx;
1332 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1333 if (uECX & BIT(0)) pHlp->pfnPrintf(pHlp, " LAHF/SAHF");
1334 if (uECX & BIT(1)) pHlp->pfnPrintf(pHlp, " CMPL");
1335 if (uECX & BIT(2)) pHlp->pfnPrintf(pHlp, " SVM");
1336 if (uECX & BIT(3)) pHlp->pfnPrintf(pHlp, " ExtAPIC");
1337 if (uECX & BIT(4)) pHlp->pfnPrintf(pHlp, " CR8L");
1338 if (uECX & BIT(5)) pHlp->pfnPrintf(pHlp, " ABM");
1339 if (uECX & BIT(6)) pHlp->pfnPrintf(pHlp, " SSE4A");
1340 if (uECX & BIT(7)) pHlp->pfnPrintf(pHlp, " MISALNSSE");
1341 if (uECX & BIT(8)) pHlp->pfnPrintf(pHlp, " 3DNOWPRF");
1342 if (uECX & BIT(9)) pHlp->pfnPrintf(pHlp, " OSVW");
1343 if (uECX & BIT(12)) pHlp->pfnPrintf(pHlp, " SKINIT");
1344 if (uECX & BIT(13)) pHlp->pfnPrintf(pHlp, " WDT");
1345 for (unsigned iBit = 5; iBit < 32; iBit++)
1346 if (uECX & BIT(iBit))
1347 pHlp->pfnPrintf(pHlp, " %d", iBit);
1348 pHlp->pfnPrintf(pHlp, "\n");
1349 }
1350 else
1351 {
1352 ASMCpuId(0x80000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1353
1354 uint32_t uEdxGst = Guest.edx;
1355 uint32_t uEdxHst = Host.edx;
1356 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1357 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", !!(uEdxGst & BIT( 0)), !!(uEdxHst & BIT( 0)));
1358 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", !!(uEdxGst & BIT( 1)), !!(uEdxHst & BIT( 1)));
1359 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", !!(uEdxGst & BIT( 2)), !!(uEdxHst & BIT( 2)));
1360 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", !!(uEdxGst & BIT( 3)), !!(uEdxHst & BIT( 3)));
1361 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", !!(uEdxGst & BIT( 4)), !!(uEdxHst & BIT( 4)));
1362 pHlp->pfnPrintf(pHlp, "MSR - K86 Model Specific Registers = %d (%d)\n", !!(uEdxGst & BIT( 5)), !!(uEdxHst & BIT( 5)));
1363 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", !!(uEdxGst & BIT( 6)), !!(uEdxHst & BIT( 6)));
1364 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", !!(uEdxGst & BIT( 7)), !!(uEdxHst & BIT( 7)));
1365 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", !!(uEdxGst & BIT( 8)), !!(uEdxHst & BIT( 8)));
1366 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", !!(uEdxGst & BIT( 9)), !!(uEdxHst & BIT( 9)));
1367 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(10)), !!(uEdxHst & BIT(10)));
1368 pHlp->pfnPrintf(pHlp, "SEP - SYSCALL and SYSRET = %d (%d)\n", !!(uEdxGst & BIT(11)), !!(uEdxHst & BIT(11)));
1369 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", !!(uEdxGst & BIT(12)), !!(uEdxHst & BIT(12)));
1370 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", !!(uEdxGst & BIT(13)), !!(uEdxHst & BIT(13)));
1371 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", !!(uEdxGst & BIT(14)), !!(uEdxHst & BIT(14)));
1372 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", !!(uEdxGst & BIT(15)), !!(uEdxHst & BIT(15)));
1373 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", !!(uEdxGst & BIT(16)), !!(uEdxHst & BIT(16)));
1374 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", !!(uEdxGst & BIT(17)), !!(uEdxHst & BIT(17)));
1375 pHlp->pfnPrintf(pHlp, "18 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(18)), !!(uEdxHst & BIT(18)));
1376 pHlp->pfnPrintf(pHlp, "19 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(19)), !!(uEdxHst & BIT(19)));
1377 pHlp->pfnPrintf(pHlp, "NX - No-Execute Page Protection = %d (%d)\n", !!(uEdxGst & BIT(20)), !!(uEdxHst & BIT(20)));
1378 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", !!(uEdxGst & BIT(21)), !!(uEdxHst & BIT(21)));
1379 pHlp->pfnPrintf(pHlp, "AXMMX - AMD Extensions to MMX Instr. = %d (%d)\n", !!(uEdxGst & BIT(22)), !!(uEdxHst & BIT(22)));
1380 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", !!(uEdxGst & BIT(23)), !!(uEdxHst & BIT(23)));
1381 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", !!(uEdxGst & BIT(24)), !!(uEdxHst & BIT(24)));
1382 pHlp->pfnPrintf(pHlp, "25 - AMD fast FXSAVE and FXRSTOR Instr.= %d (%d)\n", !!(uEdxGst & BIT(25)), !!(uEdxHst & BIT(25)));
1383 pHlp->pfnPrintf(pHlp, "26 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(26)), !!(uEdxHst & BIT(26)));
1384 pHlp->pfnPrintf(pHlp, "27 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(27)), !!(uEdxHst & BIT(27)));
1385 pHlp->pfnPrintf(pHlp, "28 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(28)), !!(uEdxHst & BIT(28)));
1386 pHlp->pfnPrintf(pHlp, "29 - AMD Long Mode = %d (%d)\n", !!(uEdxGst & BIT(29)), !!(uEdxHst & BIT(29)));
1387 pHlp->pfnPrintf(pHlp, "30 - AMD Extensions to 3DNow = %d (%d)\n", !!(uEdxGst & BIT(30)), !!(uEdxHst & BIT(30)));
1388 pHlp->pfnPrintf(pHlp, "31 - AMD 3DNow = %d (%d)\n", !!(uEdxGst & BIT(31)), !!(uEdxHst & BIT(31)));
1389
1390 uint32_t uEcxGst = Guest.ecx;
1391 uint32_t uEcxHst = Host.ecx;
1392 pHlp->pfnPrintf(pHlp, "LahfSahf - LAHF/SAHF in 64-bit mode = %d (%d)\n", !!(uEcxGst & BIT( 0)), !!(uEcxHst & BIT( 0)));
1393 pHlp->pfnPrintf(pHlp, "CmpLegacy - Core MP legacy mode (depr) = %d (%d)\n", !!(uEcxGst & BIT( 1)), !!(uEcxHst & BIT( 1)));
1394 pHlp->pfnPrintf(pHlp, "SVM - AMD VM Extensions = %d (%d)\n", !!(uEcxGst & BIT( 2)), !!(uEcxHst & BIT( 2)));
1395 pHlp->pfnPrintf(pHlp, "APIC registers starting at 0x400 = %d (%d)\n", !!(uEcxGst & BIT( 3)), !!(uEcxHst & BIT( 3)));
1396 pHlp->pfnPrintf(pHlp, "AltMovCR8 - LOCK MOV CR0 means MOV CR8 = %d (%d)\n", !!(uEcxGst & BIT( 4)), !!(uEcxHst & BIT( 4)));
1397 pHlp->pfnPrintf(pHlp, "Advanced bit manipulation = %d (%d)\n", !!(uEcxGst & BIT( 5)), !!(uEcxHst & BIT( 5)));
1398 pHlp->pfnPrintf(pHlp, "SSE4A instruction support = %d (%d)\n", !!(uEcxGst & BIT( 6)), !!(uEcxHst & BIT( 6)));
1399 pHlp->pfnPrintf(pHlp, "Misaligned SSE mode = %d (%d)\n", !!(uEcxGst & BIT( 7)), !!(uEcxHst & BIT( 7)));
1400 pHlp->pfnPrintf(pHlp, "PREFETCH and PREFETCHW instruction = %d (%d)\n", !!(uEcxGst & BIT( 8)), !!(uEcxHst & BIT( 8)));
1401 pHlp->pfnPrintf(pHlp, "OS visible workaround = %d (%d)\n", !!(uEcxGst & BIT( 9)), !!(uEcxHst & BIT( 9)));
1402 pHlp->pfnPrintf(pHlp, "11:10 - Reserved = %#x (%#x)\n", (uEcxGst >> 10) & 3, (uEcxHst >> 10) & 3);
1403 pHlp->pfnPrintf(pHlp, "SKINIT, STGI, and DEV support = %d (%d)\n", !!(uEcxGst & BIT(12)), !!(uEcxHst & BIT(12)));
1404 pHlp->pfnPrintf(pHlp, "Watchdog timer support. = %d (%d)\n", !!(uEcxGst & BIT(13)), !!(uEcxHst & BIT(13)));
1405 pHlp->pfnPrintf(pHlp, "31:14 - Reserved = %#x (%#x)\n", uEcxGst >> 14, uEcxHst >> 14);
1406 }
1407 }
1408
1409 if (iVerbosity && cExtMax >= 2)
1410 {
1411 char szString[4*4*3+1] = {0};
1412 uint32_t *pu32 = (uint32_t *)szString;
1413 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].eax;
1414 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ebx;
1415 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ecx;
1416 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].edx;
1417 if (cExtMax >= 3)
1418 {
1419 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].eax;
1420 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ebx;
1421 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ecx;
1422 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].edx;
1423 }
1424 if (cExtMax >= 4)
1425 {
1426 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].eax;
1427 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ebx;
1428 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ecx;
1429 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].edx;
1430 }
1431 pHlp->pfnPrintf(pHlp, "Full Name: %s\n", szString);
1432 }
1433
1434 if (iVerbosity && cExtMax >= 5)
1435 {
1436 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[5].eax;
1437 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[5].ebx;
1438 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[5].ecx;
1439 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[5].edx;
1440 char sz1[32];
1441 char sz2[32];
1442
1443 pHlp->pfnPrintf(pHlp,
1444 "TLB 2/4M Instr/Uni: %s %3d entries\n"
1445 "TLB 2/4M Data: %s %3d entries\n",
1446 getCacheAss((uEAX >> 8) & 0xff, sz1), (uEAX >> 0) & 0xff,
1447 getCacheAss((uEAX >> 24) & 0xff, sz2), (uEAX >> 16) & 0xff);
1448 pHlp->pfnPrintf(pHlp,
1449 "TLB 4K Instr/Uni: %s %3d entries\n"
1450 "TLB 4K Data: %s %3d entries\n",
1451 getCacheAss((uEBX >> 8) & 0xff, sz1), (uEBX >> 0) & 0xff,
1452 getCacheAss((uEBX >> 24) & 0xff, sz2), (uEBX >> 16) & 0xff);
1453 pHlp->pfnPrintf(pHlp, "L1 Instr Cache Line Size: %d bytes\n"
1454 "L1 Instr Cache Lines Per Tag: %d\n"
1455 "L1 Instr Cache Associativity: %s\n"
1456 "L1 Instr Cache Size: %d KB\n",
1457 (uEDX >> 0) & 0xff,
1458 (uEDX >> 8) & 0xff,
1459 getCacheAss((uEDX >> 16) & 0xff, sz1),
1460 (uEDX >> 24) & 0xff);
1461 pHlp->pfnPrintf(pHlp,
1462 "L1 Data Cache Line Size: %d bytes\n"
1463 "L1 Data Cache Lines Per Tag: %d\n"
1464 "L1 Data Cache Associativity: %s\n"
1465 "L1 Data Cache Size: %d KB\n",
1466 (uECX >> 0) & 0xff,
1467 (uECX >> 8) & 0xff,
1468 getCacheAss((uECX >> 16) & 0xff, sz1),
1469 (uECX >> 24) & 0xff);
1470 }
1471
1472 if (iVerbosity && cExtMax >= 6)
1473 {
1474 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[6].eax;
1475 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[6].ebx;
1476 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[6].edx;
1477
1478 pHlp->pfnPrintf(pHlp,
1479 "L2 TLB 2/4M Instr/Uni: %s %4d entries\n"
1480 "L2 TLB 2/4M Data: %s %4d entries\n",
1481 getL2CacheAss((uEAX >> 12) & 0xf), (uEAX >> 0) & 0xfff,
1482 getL2CacheAss((uEAX >> 28) & 0xf), (uEAX >> 16) & 0xfff);
1483 pHlp->pfnPrintf(pHlp,
1484 "L2 TLB 4K Instr/Uni: %s %4d entries\n"
1485 "L2 TLB 4K Data: %s %4d entries\n",
1486 getL2CacheAss((uEBX >> 12) & 0xf), (uEBX >> 0) & 0xfff,
1487 getL2CacheAss((uEBX >> 28) & 0xf), (uEBX >> 16) & 0xfff);
1488 pHlp->pfnPrintf(pHlp,
1489 "L2 Cache Line Size: %d bytes\n"
1490 "L2 Cache Lines Per Tag: %d\n"
1491 "L2 Cache Associativity: %s\n"
1492 "L2 Cache Size: %d KB\n",
1493 (uEDX >> 0) & 0xff,
1494 (uEDX >> 8) & 0xf,
1495 getL2CacheAss((uEDX >> 12) & 0xf),
1496 (uEDX >> 16) & 0xffff);
1497 }
1498
1499 if (iVerbosity && cExtMax >= 7)
1500 {
1501 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[7].edx;
1502
1503 pHlp->pfnPrintf(pHlp, "APM Features: ");
1504 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " TS");
1505 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " FID");
1506 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " VID");
1507 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " TTP");
1508 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TM");
1509 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " STC");
1510 for (unsigned iBit = 6; iBit < 32; iBit++)
1511 if (uEDX & BIT(iBit))
1512 pHlp->pfnPrintf(pHlp, " %d", iBit);
1513 pHlp->pfnPrintf(pHlp, "\n");
1514 }
1515
1516 if (iVerbosity && cExtMax >= 8)
1517 {
1518 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[8].eax;
1519 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[8].ecx;
1520
1521 pHlp->pfnPrintf(pHlp,
1522 "Physical Address Width: %d bits\n"
1523 "Virtual Address Width: %d bits\n",
1524 (uEAX >> 0) & 0xff,
1525 (uEAX >> 8) & 0xff);
1526 pHlp->pfnPrintf(pHlp,
1527 "Physical Core Count: %d\n",
1528 (uECX >> 0) & 0xff);
1529 }
1530
1531
1532 /*
1533 * Centaur.
1534 */
1535 unsigned cCentaurMax = pVM->cpum.s.aGuestCpuIdCentaur[0].eax & 0xffff;
1536
1537 pHlp->pfnPrintf(pHlp,
1538 "\n"
1539 " RAW Centaur CPUIDs\n"
1540 " Function eax ebx ecx edx\n");
1541 for (unsigned i = 0; i <= RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur); i++)
1542 {
1543 Guest = pVM->cpum.s.aGuestCpuIdCentaur[i];
1544 ASMCpuId(0xc0000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1545
1546 pHlp->pfnPrintf(pHlp,
1547 "Gst: %08x %08x %08x %08x %08x%s\n"
1548 "Hst: %08x %08x %08x %08x\n",
1549 0xc0000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1550 i <= cCentaurMax ? "" : "*",
1551 Host.eax, Host.ebx, Host.ecx, Host.edx);
1552 }
1553
1554 /*
1555 * Understandable output
1556 */
1557 if (iVerbosity && cCentaurMax >= 0)
1558 {
1559 Guest = pVM->cpum.s.aGuestCpuIdCentaur[0];
1560 pHlp->pfnPrintf(pHlp,
1561 "Centaur Supports: 0xc0000000-%#010x\n",
1562 Guest.eax);
1563 }
1564
1565 if (iVerbosity && cCentaurMax >= 1)
1566 {
1567 ASMCpuId(0xc0000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1568 uint32_t uEdxGst = pVM->cpum.s.aGuestCpuIdExt[1].edx;
1569 uint32_t uEdxHst = Host.edx;
1570
1571 if (iVerbosity == 1)
1572 {
1573 pHlp->pfnPrintf(pHlp, "Centaur Features EDX: ");
1574 if (uEdxGst & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " AIS");
1575 if (uEdxGst & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " AIS-E");
1576 if (uEdxGst & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " RNG");
1577 if (uEdxGst & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " RNG-E");
1578 if (uEdxGst & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " LH");
1579 if (uEdxGst & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " FEMMS");
1580 if (uEdxGst & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " ACE");
1581 if (uEdxGst & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " ACE-E");
1582 /* possibly indicating MM/HE and MM/HE-E on older chips... */
1583 if (uEdxGst & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " ACE2");
1584 if (uEdxGst & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " ACE2-E");
1585 if (uEdxGst & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " PHE");
1586 if (uEdxGst & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " PHE-E");
1587 if (uEdxGst & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " PMM");
1588 if (uEdxGst & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PMM-E");
1589 for (unsigned iBit = 14; iBit < 32; iBit++)
1590 if (uEdxGst & RT_BIT(iBit))
1591 pHlp->pfnPrintf(pHlp, " %d", iBit);
1592 pHlp->pfnPrintf(pHlp, "\n");
1593 }
1594 else
1595 {
1596 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1597 pHlp->pfnPrintf(pHlp, "AIS - Alternate Instruction Set = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
1598 pHlp->pfnPrintf(pHlp, "AIS-E - AIS enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
1599 pHlp->pfnPrintf(pHlp, "RNG - Random Number Generator = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
1600 pHlp->pfnPrintf(pHlp, "RNG-E - RNG enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
1601 pHlp->pfnPrintf(pHlp, "LH - LongHaul MSR 0000_110Ah = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
1602 pHlp->pfnPrintf(pHlp, "FEMMS - FEMMS = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
1603 pHlp->pfnPrintf(pHlp, "ACE - Advanced Cryptography Engine = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
1604 pHlp->pfnPrintf(pHlp, "ACE-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
1605 /* possibly indicating MM/HE and MM/HE-E on older chips... */
1606 pHlp->pfnPrintf(pHlp, "ACE2 - Advanced Cryptography Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
1607 pHlp->pfnPrintf(pHlp, "ACE2-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
1608 pHlp->pfnPrintf(pHlp, "PHE - Hash Engine = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
1609 pHlp->pfnPrintf(pHlp, "PHE-E - PHE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
1610 pHlp->pfnPrintf(pHlp, "PMM - Montgomery Multiplier = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
1611 pHlp->pfnPrintf(pHlp, "PMM-E - PMM enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
1612 for (unsigned iBit = 14; iBit < 32; iBit++)
1613 if ((uEdxGst | uEdxHst) & RT_BIT(iBit))
1614 pHlp->pfnPrintf(pHlp, "Bit %d = %d (%d)\n", !!(uEdxGst & RT_BIT(iBit)), !!(uEdxHst & RT_BIT(iBit)));
1615 pHlp->pfnPrintf(pHlp, "\n");
1616 }
1617 }
1618}
1619
1620
1621/**
1622 * Structure used when disassembling and instructions in DBGF.
1623 * This is used so the reader function can get the stuff it needs.
1624 */
1625typedef struct CPUMDISASSTATE
1626{
1627 /** Pointer to the CPU structure. */
1628 PDISCPUSTATE pCpu;
1629 /** The VM handle. */
1630 PVM pVM;
1631 /** Pointer to the first byte in the segemnt. */
1632 RTGCUINTPTR GCPtrSegBase;
1633 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
1634 RTGCUINTPTR GCPtrSegEnd;
1635 /** The size of the segment minus 1. */
1636 RTGCUINTPTR cbSegLimit;
1637 /** Pointer to the current page - HC Ptr. */
1638 void *pvPageHC;
1639 /** Pointer to the current page - GC Ptr. */
1640 RTGCPTR pvPageGC;
1641 /** The lock information that PGMPhysReleasePageMappingLock needs. */
1642 PGMPAGEMAPLOCK PageMapLock;
1643 /** Whether the PageMapLock is valid or not. */
1644 bool fLocked;
1645} CPUMDISASSTATE, *PCPUMDISASSTATE;
1646
1647
1648/**
1649 * Instruction reader.
1650 *
1651 * @returns VBox status code.
1652 * @param PtrSrc Address to read from.
1653 * In our case this is relative to the selector pointed to by the 2nd user argument of uDisCpu.
1654 * @param pu8Dst Where to store the bytes.
1655 * @param cbRead Number of bytes to read.
1656 * @param uDisCpu Pointer to the disassembler cpu state.
1657 * In this context it's always pointer to the Core of a DBGFDISASSTATE.
1658 */
1659static DECLCALLBACK(int) cpumR3DisasInstrRead(RTHCUINTPTR PtrSrc, uint8_t *pu8Dst, uint32_t cbRead, void *uDisCpu)
1660{
1661 PDISCPUSTATE pCpu = (PDISCPUSTATE)uDisCpu;
1662 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pCpu->apvUserData[0];
1663 Assert(cbRead > 0);
1664 for (;;)
1665 {
1666 RTGCUINTPTR GCPtr = PtrSrc + pState->GCPtrSegBase;
1667
1668 /* Need to update the page translation? */
1669 if ( !pState->pvPageHC
1670 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
1671 {
1672 int rc = VINF_SUCCESS;
1673
1674 /* translate the address */
1675 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
1676 if (MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
1677 {
1678 pState->pvPageHC = MMHyperGC2HC(pState->pVM, pState->pvPageGC);
1679 if (!pState->pvPageHC)
1680 rc = VERR_INVALID_POINTER;
1681 }
1682 else
1683 {
1684 /* Release mapping lock previously acquired. */
1685 if (pState->fLocked)
1686 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
1687 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVM, pState->pvPageGC, &pState->pvPageHC, &pState->PageMapLock);
1688 pState->fLocked = RT_SUCCESS_NP(rc);
1689 }
1690 if (VBOX_FAILURE(rc))
1691 {
1692 pState->pvPageHC = NULL;
1693 return rc;
1694 }
1695 }
1696
1697 /* check the segemnt limit */
1698 if (PtrSrc > pState->cbSegLimit)
1699 return VERR_OUT_OF_SELECTOR_BOUNDS;
1700
1701 /* calc how much we can read */
1702 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
1703 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
1704 if (cb > cbSeg && !cbSeg)
1705 cb = cbSeg;
1706 if (cb > cbRead)
1707 cb = cbRead;
1708
1709 /* read and advance */
1710 memcpy(pu8Dst, (char *)pState->pvPageHC + (GCPtr & PAGE_OFFSET_MASK), cb);
1711 cbRead -= cb;
1712 if (!cbRead)
1713 return VINF_SUCCESS;
1714 pu8Dst += cb;
1715 PtrSrc += cb;
1716 }
1717}
1718
1719
1720/**
1721 * Disassemble an instruction and return the information in the provided structure.
1722 *
1723 * @returns VBox status code.
1724 * @param pVM VM Handle
1725 * @param pCtx CPU context
1726 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
1727 * @param pCpu Disassembly state
1728 * @param pszPrefix String prefix for logging (debug only)
1729 *
1730 */
1731CPUMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu, const char *pszPrefix)
1732{
1733 CPUMDISASSTATE State;
1734 int rc;
1735
1736 State.pCpu = pCpu;
1737 State.pvPageGC = 0;
1738 State.pvPageHC = NULL;
1739 State.pVM = pVM;
1740 State.fLocked = false;
1741
1742 /*
1743 * Get selector information.
1744 */
1745 if ( (pCtx->cr0 & X86_CR0_PE)
1746 && pCtx->eflags.Bits.u1VM == 0)
1747 {
1748 if (CPUMAreHiddenSelRegsValid(pVM))
1749 {
1750 State.GCPtrSegBase = pCtx->csHid.u32Base;
1751 State.GCPtrSegEnd = pCtx->csHid.u32Limit + 1 + (RTGCUINTPTR)pCtx->csHid.u32Base;
1752 State.cbSegLimit = pCtx->csHid.u32Limit;
1753 pCpu->mode = pCtx->csHid.Attr.n.u1DefBig ? CPUMODE_32BIT : CPUMODE_16BIT;
1754 }
1755 else
1756 {
1757 SELMSELINFO SelInfo;
1758
1759 rc = SELMR3GetShadowSelectorInfo(pVM, pCtx->cs, &SelInfo);
1760 if (!VBOX_SUCCESS(rc))
1761 {
1762 AssertMsgFailed(("SELMR3GetShadowSelectorInfo failed for %04X:%VGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
1763 return rc;
1764 }
1765
1766 /*
1767 * Validate the selector.
1768 */
1769 rc = SELMSelInfoValidateCS(&SelInfo, pCtx->ss);
1770 if (!VBOX_SUCCESS(rc))
1771 {
1772 AssertMsgFailed(("SELMSelInfoValidateCS failed for %04X:%VGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
1773 return rc;
1774 }
1775 State.GCPtrSegBase = SelInfo.GCPtrBase;
1776 State.GCPtrSegEnd = SelInfo.cbLimit + 1 + (RTGCUINTPTR)SelInfo.GCPtrBase;
1777 State.cbSegLimit = SelInfo.cbLimit;
1778 pCpu->mode = SelInfo.Raw.Gen.u1DefBig ? CPUMODE_32BIT : CPUMODE_16BIT;
1779 }
1780 }
1781 else
1782 {
1783 /* real or V86 mode */
1784 pCpu->mode = CPUMODE_16BIT;
1785 State.GCPtrSegBase = pCtx->cs * 16;
1786 State.GCPtrSegEnd = 0xFFFFFFFF;
1787 State.cbSegLimit = 0xFFFFFFFF;
1788 }
1789
1790 /*
1791 * Disassemble the instruction.
1792 */
1793 pCpu->pfnReadBytes = cpumR3DisasInstrRead;
1794 pCpu->apvUserData[0] = &State;
1795
1796 uint32_t cbInstr;
1797#ifdef LOG_ENABLED
1798 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, NULL);
1799 if (VBOX_SUCCESS(rc))
1800 {
1801#else
1802 char szOutput[160];
1803 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, &szOutput[0]);
1804 if (VBOX_SUCCESS(rc))
1805 {
1806 /* log it */
1807 if (pszPrefix)
1808 Log(("%s: %s", pszPrefix, szOutput));
1809 else
1810 Log(("%s", szOutput));
1811#endif
1812 rc = VINF_SUCCESS;
1813 }
1814 else
1815 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%VGv rc=%Vrc\n", pCtx->cs, GCPtrPC, rc));
1816
1817 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
1818 if (State.fLocked)
1819 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
1820
1821 return rc;
1822}
1823
1824
1825#ifdef DEBUG
1826/**
1827 * Disassemble an instruction and dump it to the log
1828 *
1829 * @returns VBox status code.
1830 * @param pVM VM Handle
1831 * @param pCtx CPU context
1832 * @param pc GC instruction pointer
1833 * @param prefix String prefix for logging
1834 * @deprecated Use DBGFR3DisasInstrCurrentLog().
1835 *
1836 */
1837CPUMR3DECL(void) CPUMR3DisasmInstr(PVM pVM, PCPUMCTX pCtx, RTGCPTR pc, char *prefix)
1838{
1839 DISCPUSTATE cpu;
1840
1841 CPUMR3DisasmInstrCPU(pVM, pCtx, pc, &cpu, prefix);
1842}
1843
1844/**
1845 * Disassemble an instruction and dump it to the log
1846 *
1847 * @returns VBox status code.
1848 * @param pVM VM Handle
1849 * @param pCtx CPU context
1850 * @param pc GC instruction pointer
1851 * @param prefix String prefix for logging
1852 * @param nrInstructions
1853 *
1854 */
1855CPUMR3DECL(void) CPUMR3DisasmBlock(PVM pVM, PCPUMCTX pCtx, RTGCPTR pc, char *prefix, int nrInstructions)
1856{
1857 for(int i=0;i<nrInstructions;i++)
1858 {
1859 DISCPUSTATE cpu;
1860
1861 CPUMR3DisasmInstrCPU(pVM, pCtx, pc, &cpu, prefix);
1862 pc += cpu.opsize;
1863 }
1864}
1865
1866#endif
1867
1868#ifdef DEBUG
1869/**
1870 * Debug helper - Saves guest context on raw mode entry (for fatal dump)
1871 *
1872 * @internal
1873 */
1874CPUMR3DECL(void) CPUMR3SaveEntryCtx(PVM pVM)
1875{
1876 pVM->cpum.s.GuestEntry = pVM->cpum.s.Guest;
1877}
1878#endif
1879
1880
1881/**
1882 * API for controlling a few of the CPU features found in CR4.
1883 *
1884 * Currently only X86_CR4_TSD is accepted as input.
1885 *
1886 * @returns VBox status code.
1887 *
1888 * @param pVM The VM handle.
1889 * @param fOr The CR4 OR mask.
1890 * @param fAnd The CR4 AND mask.
1891 */
1892CPUMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
1893{
1894 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
1895 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
1896
1897 pVM->cpum.s.CR4.OrMask &= fAnd;
1898 pVM->cpum.s.CR4.OrMask |= fOr;
1899
1900 return VINF_SUCCESS;
1901}
1902
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette