VirtualBox

source: vbox/trunk/src/VBox/VMM/CPUM.cpp@ 19602

Last change on this file since 19602 was 19478, checked in by vboxsync, 16 years ago

Finished up init IPI processing. (untested)
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 113.0 KB
Line 
1/* $Id: CPUM.cpp 19478 2009-05-07 11:31:37Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22/** @page pg_cpum CPUM - CPU Monitor / Manager
23 *
24 * The CPU Monitor / Manager keeps track of all the CPU registers. It is
25 * also responsible for lazy FPU handling and some of the context loading
26 * in raw mode.
27 *
28 * There are three CPU contexts, the most important one is the guest one (GC).
29 * When running in raw-mode (RC) there is a special hyper context for the VMM
30 * part that floats around inside the guest address space. When running in
31 * raw-mode, CPUM also maintains a host context for saving and restoring
32 * registers accross world switches. This latter is done in cooperation with the
33 * world switcher (@see pg_vmm).
34 *
35 * @see grp_cpum
36 */
37
38/*******************************************************************************
39* Header Files *
40*******************************************************************************/
41#define LOG_GROUP LOG_GROUP_CPUM
42#include <VBox/cpum.h>
43#include <VBox/cpumdis.h>
44#include <VBox/pgm.h>
45#include <VBox/pdm.h>
46#include <VBox/mm.h>
47#include <VBox/selm.h>
48#include <VBox/dbgf.h>
49#include <VBox/patm.h>
50#include <VBox/hwaccm.h>
51#include <VBox/ssm.h>
52#include "CPUMInternal.h"
53#include <VBox/vm.h>
54
55#include <VBox/param.h>
56#include <VBox/dis.h>
57#include <VBox/err.h>
58#include <VBox/log.h>
59#include <iprt/assert.h>
60#include <iprt/asm.h>
61#include <iprt/string.h>
62#include <iprt/mp.h>
63#include <iprt/cpuset.h>
64
65
66/*******************************************************************************
67* Defined Constants And Macros *
68*******************************************************************************/
69/** The saved state version. */
70#define CPUM_SAVED_STATE_VERSION 10
71/** The saved state version for the 2.1 trunk before the MSR changes. */
72#define CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR 9
73/** The saved state version of 2.0, used for backwards compatibility. */
74#define CPUM_SAVED_STATE_VERSION_VER2_0 8
75/** The saved state version of 1.6, used for backwards compatability. */
76#define CPUM_SAVED_STATE_VERSION_VER1_6 6
77
78
79/*******************************************************************************
80* Structures and Typedefs *
81*******************************************************************************/
82
83/**
84 * What kind of cpu info dump to perform.
85 */
86typedef enum CPUMDUMPTYPE
87{
88 CPUMDUMPTYPE_TERSE,
89 CPUMDUMPTYPE_DEFAULT,
90 CPUMDUMPTYPE_VERBOSE
91
92} CPUMDUMPTYPE;
93/** Pointer to a cpu info dump type. */
94typedef CPUMDUMPTYPE *PCPUMDUMPTYPE;
95
96
97/*******************************************************************************
98* Internal Functions *
99*******************************************************************************/
100static int cpumR3CpuIdInit(PVM pVM);
101static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM);
102static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
103static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
104static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
105static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
106static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
107static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
108static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
109
110
111/**
112 * Initializes the CPUM.
113 *
114 * @returns VBox status code.
115 * @param pVM The VM to operate on.
116 */
117VMMR3DECL(int) CPUMR3Init(PVM pVM)
118{
119 LogFlow(("CPUMR3Init\n"));
120
121 /*
122 * Assert alignment and sizes.
123 */
124 AssertCompileMemberAlignment(VM, cpum.s, 32);
125 AssertCompile(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
126 AssertCompileSizeAlignment(CPUMCTX, 64);
127 AssertCompileSizeAlignment(CPUMCTXMSR, 64);
128 AssertCompileSizeAlignment(CPUMHOSTCTX, 64);
129 AssertCompileMemberAlignment(VM, cpum, 64);
130 AssertCompileMemberAlignment(VM, aCpus, 64);
131 AssertCompileMemberAlignment(VMCPU, cpum.s, 64);
132 AssertCompileMemberSizeAlignment(VM, aCpus[0].cpum.s, 64);
133
134 /* Calculate the offset from CPUM to CPUMCPU for the first CPU. */
135 pVM->cpum.s.ulOffCPUMCPU = RT_OFFSETOF(VM, aCpus[0].cpum) - RT_OFFSETOF(VM, cpum);
136 Assert((uintptr_t)&pVM->cpum + pVM->cpum.s.ulOffCPUMCPU == (uintptr_t)&pVM->aCpus[0].cpum);
137
138 /* Calculate the offset from CPUMCPU to CPUM. */
139 for (unsigned i=0;i<pVM->cCPUs;i++)
140 {
141 PVMCPU pVCpu = &pVM->aCpus[i];
142
143 /*
144 * Setup any fixed pointers and offsets.
145 */
146 pVCpu->cpum.s.pHyperCoreR3 = CPUMCTX2CORE(&pVCpu->cpum.s.Hyper);
147 pVCpu->cpum.s.pHyperCoreR0 = VM_R0_ADDR(pVM, CPUMCTX2CORE(&pVCpu->cpum.s.Hyper));
148
149 pVCpu->cpum.s.ulOffCPUM = RT_OFFSETOF(VM, aCpus[i].cpum) - RT_OFFSETOF(VM, cpum);
150 Assert((uintptr_t)&pVCpu->cpum - pVCpu->cpum.s.ulOffCPUM == (uintptr_t)&pVM->cpum);
151 }
152
153 /*
154 * Check that the CPU supports the minimum features we require.
155 */
156 if (!ASMHasCpuId())
157 {
158 Log(("The CPU doesn't support CPUID!\n"));
159 return VERR_UNSUPPORTED_CPU;
160 }
161 ASMCpuId_ECX_EDX(1, &pVM->cpum.s.CPUFeatures.ecx, &pVM->cpum.s.CPUFeatures.edx);
162 ASMCpuId_ECX_EDX(0x80000001, &pVM->cpum.s.CPUFeaturesExt.ecx, &pVM->cpum.s.CPUFeaturesExt.edx);
163
164 /* Setup the CR4 AND and OR masks used in the switcher */
165 /* Depends on the presence of FXSAVE(SSE) support on the host CPU */
166 if (!pVM->cpum.s.CPUFeatures.edx.u1FXSR)
167 {
168 Log(("The CPU doesn't support FXSAVE/FXRSTOR!\n"));
169 /* No FXSAVE implies no SSE */
170 pVM->cpum.s.CR4.AndMask = X86_CR4_PVI | X86_CR4_VME;
171 pVM->cpum.s.CR4.OrMask = 0;
172 }
173 else
174 {
175 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
176 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFSXR;
177 }
178
179 if (!pVM->cpum.s.CPUFeatures.edx.u1MMX)
180 {
181 Log(("The CPU doesn't support MMX!\n"));
182 return VERR_UNSUPPORTED_CPU;
183 }
184 if (!pVM->cpum.s.CPUFeatures.edx.u1TSC)
185 {
186 Log(("The CPU doesn't support TSC!\n"));
187 return VERR_UNSUPPORTED_CPU;
188 }
189 /* Bogus on AMD? */
190 if (!pVM->cpum.s.CPUFeatures.edx.u1SEP)
191 Log(("The CPU doesn't support SYSENTER/SYSEXIT!\n"));
192
193 /*
194 * Setup hypervisor startup values.
195 */
196
197 /*
198 * Register saved state data item.
199 */
200 int rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
201 NULL, cpumR3Save, NULL,
202 NULL, cpumR3Load, NULL);
203 if (RT_FAILURE(rc))
204 return rc;
205
206 /* Query the CPU manufacturer. */
207 uint32_t uEAX, uEBX, uECX, uEDX;
208 ASMCpuId(0, &uEAX, &uEBX, &uECX, &uEDX);
209 if ( uEAX >= 1
210 && uEBX == X86_CPUID_VENDOR_AMD_EBX
211 && uECX == X86_CPUID_VENDOR_AMD_ECX
212 && uEDX == X86_CPUID_VENDOR_AMD_EDX)
213 pVM->cpum.s.enmCPUVendor = CPUMCPUVENDOR_AMD;
214 else if ( uEAX >= 1
215 && uEBX == X86_CPUID_VENDOR_INTEL_EBX
216 && uECX == X86_CPUID_VENDOR_INTEL_ECX
217 && uEDX == X86_CPUID_VENDOR_INTEL_EDX)
218 pVM->cpum.s.enmCPUVendor = CPUMCPUVENDOR_INTEL;
219 else /** @todo Via */
220 pVM->cpum.s.enmCPUVendor = CPUMCPUVENDOR_UNKNOWN;
221
222 /*
223 * Register info handlers.
224 */
225 DBGFR3InfoRegisterInternal(pVM, "cpum", "Displays the all the cpu states.", &cpumR3InfoAll);
226 DBGFR3InfoRegisterInternal(pVM, "cpumguest", "Displays the guest cpu state.", &cpumR3InfoGuest);
227 DBGFR3InfoRegisterInternal(pVM, "cpumhyper", "Displays the hypervisor cpu state.", &cpumR3InfoHyper);
228 DBGFR3InfoRegisterInternal(pVM, "cpumhost", "Displays the host cpu state.", &cpumR3InfoHost);
229 DBGFR3InfoRegisterInternal(pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
230 DBGFR3InfoRegisterInternal(pVM, "cpumguestinstr", "Displays the current guest instruction.", &cpumR3InfoGuestInstr);
231
232 /*
233 * Initialize the Guest CPU state.
234 */
235 rc = cpumR3CpuIdInit(pVM);
236 if (RT_FAILURE(rc))
237 return rc;
238 CPUMR3Reset(pVM);
239 return VINF_SUCCESS;
240}
241
242
243/**
244 * Initializes the per-VCPU CPUM.
245 *
246 * @returns VBox status code.
247 * @param pVM The VM to operate on.
248 */
249VMMR3DECL(int) CPUMR3InitCPU(PVM pVM)
250{
251 LogFlow(("CPUMR3InitCPU\n"));
252 return VINF_SUCCESS;
253}
254
255
256/**
257 * Initializes the emulated CPU's cpuid information.
258 *
259 * @returns VBox status code.
260 * @param pVM The VM to operate on.
261 */
262static int cpumR3CpuIdInit(PVM pVM)
263{
264 PCPUM pCPUM = &pVM->cpum.s;
265 uint32_t i;
266
267 /*
268 * Get the host CPUIDs.
269 */
270 for (i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
271 ASMCpuId_Idx_ECX(i, 0,
272 &pCPUM->aGuestCpuIdStd[i].eax, &pCPUM->aGuestCpuIdStd[i].ebx,
273 &pCPUM->aGuestCpuIdStd[i].ecx, &pCPUM->aGuestCpuIdStd[i].edx);
274 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
275 ASMCpuId(0x80000000 + i,
276 &pCPUM->aGuestCpuIdExt[i].eax, &pCPUM->aGuestCpuIdExt[i].ebx,
277 &pCPUM->aGuestCpuIdExt[i].ecx, &pCPUM->aGuestCpuIdExt[i].edx);
278 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur); i++)
279 ASMCpuId(0xc0000000 + i,
280 &pCPUM->aGuestCpuIdCentaur[i].eax, &pCPUM->aGuestCpuIdCentaur[i].ebx,
281 &pCPUM->aGuestCpuIdCentaur[i].ecx, &pCPUM->aGuestCpuIdCentaur[i].edx);
282
283
284 /*
285 * Only report features we can support.
286 */
287 pCPUM->aGuestCpuIdStd[1].edx &= X86_CPUID_FEATURE_EDX_FPU
288 | X86_CPUID_FEATURE_EDX_VME
289 | X86_CPUID_FEATURE_EDX_DE
290 | X86_CPUID_FEATURE_EDX_PSE
291 | X86_CPUID_FEATURE_EDX_TSC
292 | X86_CPUID_FEATURE_EDX_MSR
293 //| X86_CPUID_FEATURE_EDX_PAE - not implemented yet.
294 | X86_CPUID_FEATURE_EDX_MCE
295 | X86_CPUID_FEATURE_EDX_CX8
296 //| X86_CPUID_FEATURE_EDX_APIC - set by the APIC device if present.
297 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
298 //| X86_CPUID_FEATURE_EDX_SEP
299 | X86_CPUID_FEATURE_EDX_MTRR
300 | X86_CPUID_FEATURE_EDX_PGE
301 | X86_CPUID_FEATURE_EDX_MCA
302 | X86_CPUID_FEATURE_EDX_CMOV
303 | X86_CPUID_FEATURE_EDX_PAT
304 | X86_CPUID_FEATURE_EDX_PSE36
305 //| X86_CPUID_FEATURE_EDX_PSN - no serial number.
306 | X86_CPUID_FEATURE_EDX_CLFSH
307 //| X86_CPUID_FEATURE_EDX_DS - no debug store.
308 //| X86_CPUID_FEATURE_EDX_ACPI - not virtualized yet.
309 | X86_CPUID_FEATURE_EDX_MMX
310 | X86_CPUID_FEATURE_EDX_FXSR
311 | X86_CPUID_FEATURE_EDX_SSE
312 | X86_CPUID_FEATURE_EDX_SSE2
313 //| X86_CPUID_FEATURE_EDX_SS - no self snoop.
314 //| X86_CPUID_FEATURE_EDX_HTT - no hyperthreading.
315 //| X86_CPUID_FEATURE_EDX_TM - no thermal monitor.
316 //| X86_CPUID_FEATURE_EDX_PBE - no pneding break enabled.
317 | 0;
318 pCPUM->aGuestCpuIdStd[1].ecx &= 0
319 | X86_CPUID_FEATURE_ECX_SSE3
320 | X86_CPUID_FEATURE_ECX_MONITOR
321 //| X86_CPUID_FEATURE_ECX_CPLDS - no CPL qualified debug store.
322 //| X86_CPUID_FEATURE_ECX_VMX - not virtualized.
323 //| X86_CPUID_FEATURE_ECX_EST - no extended speed step.
324 //| X86_CPUID_FEATURE_ECX_TM2 - no thermal monitor 2.
325 //| X86_CPUID_FEATURE_ECX_SSSE3 - no SSSE3 support
326 //| X86_CPUID_FEATURE_ECX_CNTXID - no L1 context id (MSR++).
327 //| X86_CPUID_FEATURE_ECX_CX16 - no cmpxchg16b
328 /* ECX Bit 14 - xTPR Update Control. Processor supports changing IA32_MISC_ENABLES[bit 23]. */
329 //| X86_CPUID_FEATURE_ECX_TPRUPDATE
330 /* ECX Bit 21 - x2APIC support - not yet. */
331 // | X86_CPUID_FEATURE_ECX_X2APIC
332 /* ECX Bit 23 - POPCOUNT instruction. */
333 //| X86_CPUID_FEATURE_ECX_POPCOUNT
334 | 0;
335
336 /* ASSUMES that this is ALWAYS the AMD define feature set if present. */
337 pCPUM->aGuestCpuIdExt[1].edx &= X86_CPUID_AMD_FEATURE_EDX_FPU
338 | X86_CPUID_AMD_FEATURE_EDX_VME
339 | X86_CPUID_AMD_FEATURE_EDX_DE
340 | X86_CPUID_AMD_FEATURE_EDX_PSE
341 | X86_CPUID_AMD_FEATURE_EDX_TSC
342 | X86_CPUID_AMD_FEATURE_EDX_MSR //?? this means AMD MSRs..
343 //| X86_CPUID_AMD_FEATURE_EDX_PAE - not implemented yet.
344 //| X86_CPUID_AMD_FEATURE_EDX_MCE - not virtualized yet.
345 | X86_CPUID_AMD_FEATURE_EDX_CX8
346 //| X86_CPUID_AMD_FEATURE_EDX_APIC - set by the APIC device if present.
347 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
348 //| X86_CPUID_AMD_FEATURE_EDX_SEP
349 | X86_CPUID_AMD_FEATURE_EDX_MTRR
350 | X86_CPUID_AMD_FEATURE_EDX_PGE
351 | X86_CPUID_AMD_FEATURE_EDX_MCA
352 | X86_CPUID_AMD_FEATURE_EDX_CMOV
353 | X86_CPUID_AMD_FEATURE_EDX_PAT
354 | X86_CPUID_AMD_FEATURE_EDX_PSE36
355 //| X86_CPUID_AMD_FEATURE_EDX_NX - not virtualized, requires PAE.
356 //| X86_CPUID_AMD_FEATURE_EDX_AXMMX
357 | X86_CPUID_AMD_FEATURE_EDX_MMX
358 | X86_CPUID_AMD_FEATURE_EDX_FXSR
359 | X86_CPUID_AMD_FEATURE_EDX_FFXSR
360 //| X86_CPUID_AMD_FEATURE_EDX_PAGE1GB
361 //| X86_CPUID_AMD_FEATURE_EDX_RDTSCP - AMD only; turned on when necessary
362 //| X86_CPUID_AMD_FEATURE_EDX_LONG_MODE - turned on when necessary
363 | X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX
364 | X86_CPUID_AMD_FEATURE_EDX_3DNOW
365 | 0;
366 pCPUM->aGuestCpuIdExt[1].ecx &= 0
367 //| X86_CPUID_AMD_FEATURE_ECX_LAHF_SAHF
368 //| X86_CPUID_AMD_FEATURE_ECX_CMPL
369 //| X86_CPUID_AMD_FEATURE_ECX_SVM - not virtualized.
370 //| X86_CPUID_AMD_FEATURE_ECX_EXT_APIC
371 //| X86_CPUID_AMD_FEATURE_ECX_CR8L
372 //| X86_CPUID_AMD_FEATURE_ECX_ABM
373 //| X86_CPUID_AMD_FEATURE_ECX_SSE4A
374 //| X86_CPUID_AMD_FEATURE_ECX_MISALNSSE
375 //| X86_CPUID_AMD_FEATURE_ECX_3DNOWPRF
376 //| X86_CPUID_AMD_FEATURE_ECX_OSVW
377 //| X86_CPUID_AMD_FEATURE_ECX_SKINIT
378 //| X86_CPUID_AMD_FEATURE_ECX_WDT
379 | 0;
380
381 /*
382 * Hide HTT, multicode, SMP, whatever.
383 * (APIC-ID := 0 and #LogCpus := 0)
384 */
385 pCPUM->aGuestCpuIdStd[1].ebx &= 0x0000ffff;
386#ifdef VBOX_WITH_MULTI_CORE
387 /* Set the Maximum number of addressable IDs for logical processors in this physical package (bits 16-23) */
388 pCPUM->aGuestCpuIdStd[1].ebx |= ((pVM->cCPUs - 1) << 16);
389
390 if (pVM->cCPUs > 1)
391 pCPUM->aGuestCpuIdStd[1].edx |= X86_CPUID_FEATURE_EDX_HTT; /* necessary for hyper-threading *or* multi-core CPUs */
392#endif
393
394 /* Cpuid 2:
395 * Intel: Cache and TLB information
396 * AMD: Reserved
397 * Safe to expose
398 */
399
400 /* Cpuid 3:
401 * Intel: EAX, EBX - reserved
402 * ECX, EDX - Processor Serial Number if available, otherwise reserved
403 * AMD: Reserved
404 * Safe to expose
405 */
406 if (!(pCPUM->aGuestCpuIdStd[1].edx & X86_CPUID_FEATURE_EDX_PSN))
407 pCPUM->aGuestCpuIdStd[3].ecx = pCPUM->aGuestCpuIdStd[3].edx = 0;
408
409 /* Cpuid 4:
410 * Intel: Deterministic Cache Parameters Leaf
411 * Note: Depends on the ECX input! -> Feeling rather lazy now, so we just return 0
412 * AMD: Reserved
413 * Safe to expose, except for EAX:
414 * Bits 25-14: Maximum number of addressable IDs for logical processors sharing this cache (see note)**
415 * Bits 31-26: Maximum number of processor cores in this physical package**
416 * @Note These SMP values are constant regardless of ECX
417 */
418 pCPUM->aGuestCpuIdStd[4].ecx = pCPUM->aGuestCpuIdStd[4].edx = 0;
419 pCPUM->aGuestCpuIdStd[4].eax = pCPUM->aGuestCpuIdStd[4].ebx = 0;
420#ifdef VBOX_WITH_MULTI_CORE
421 if (pVM->cpum.s.enmCPUVendor == CPUMCPUVENDOR_INTEL)
422 {
423 /* One logical processor with possibly multiple cores. */
424 pCPUM->aGuestCpuIdStd[4].eax |= ((pVM->cCPUs - 1) << 26); /* 6 bits only -> 64 cores! */
425 }
426#endif
427
428 /* Cpuid 5: Monitor/mwait Leaf
429 * Intel: ECX, EDX - reserved
430 * EAX, EBX - Smallest and largest monitor line size
431 * AMD: EDX - reserved
432 * EAX, EBX - Smallest and largest monitor line size
433 * ECX - extensions (ignored for now)
434 * Safe to expose
435 */
436 if (!(pCPUM->aGuestCpuIdStd[1].ecx & X86_CPUID_FEATURE_ECX_MONITOR))
437 pCPUM->aGuestCpuIdStd[5].eax = pCPUM->aGuestCpuIdStd[5].ebx = 0;
438
439 pCPUM->aGuestCpuIdStd[5].ecx = pCPUM->aGuestCpuIdStd[5].edx = 0;
440
441 /*
442 * Determine the default.
443 *
444 * Intel returns values of the highest standard function, while AMD
445 * returns zeros. VIA on the other hand seems to returning nothing or
446 * perhaps some random garbage, we don't try to duplicate this behavior.
447 */
448 ASMCpuId(pCPUM->aGuestCpuIdStd[0].eax + 10,
449 &pCPUM->GuestCpuIdDef.eax, &pCPUM->GuestCpuIdDef.ebx,
450 &pCPUM->GuestCpuIdDef.ecx, &pCPUM->GuestCpuIdDef.edx);
451
452 /* Cpuid 0x800000005 & 0x800000006 contain information about L1, L2 & L3 cache and TLB identifiers.
453 * Safe to pass on to the guest.
454 *
455 * Intel: 0x800000005 reserved
456 * 0x800000006 L2 cache information
457 * AMD: 0x800000005 L1 cache information
458 * 0x800000006 L2/L3 cache information
459 */
460
461 /* Cpuid 0x800000007:
462 * AMD: EAX, EBX, ECX - reserved
463 * EDX: Advanced Power Management Information
464 * Intel: Reserved
465 */
466 if (pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000007))
467 {
468 Assert(pVM->cpum.s.enmCPUVendor != CPUMCPUVENDOR_INVALID);
469
470 pCPUM->aGuestCpuIdExt[7].eax = pCPUM->aGuestCpuIdExt[7].ebx = pCPUM->aGuestCpuIdExt[7].ecx = 0;
471
472 if (pVM->cpum.s.enmCPUVendor == CPUMCPUVENDOR_AMD)
473 {
474 /* Only expose the TSC invariant capability bit to the guest. */
475 pCPUM->aGuestCpuIdExt[7].edx &= 0
476 //| X86_CPUID_AMD_ADVPOWER_EDX_TS
477 //| X86_CPUID_AMD_ADVPOWER_EDX_FID
478 //| X86_CPUID_AMD_ADVPOWER_EDX_VID
479 //| X86_CPUID_AMD_ADVPOWER_EDX_TTP
480 //| X86_CPUID_AMD_ADVPOWER_EDX_TM
481 //| X86_CPUID_AMD_ADVPOWER_EDX_STC
482 //| X86_CPUID_AMD_ADVPOWER_EDX_MC
483 //| X86_CPUID_AMD_ADVPOWER_EDX_HWPSTATE
484 | X86_CPUID_AMD_ADVPOWER_EDX_TSCINVAR
485 | 0;
486 }
487 else
488 pCPUM->aGuestCpuIdExt[7].edx = 0;
489 }
490
491 /* Cpuid 0x800000008:
492 * AMD: EBX, EDX - reserved
493 * EAX: Virtual/Physical address Size
494 * ECX: Number of cores + APICIdCoreIdSize
495 * Intel: EAX: Virtual/Physical address Size
496 * EBX, ECX, EDX - reserved
497 */
498 if (pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000008))
499 {
500 /* Only expose the virtual and physical address sizes to the guest. (EAX completely) */
501 pCPUM->aGuestCpuIdExt[8].ebx = pCPUM->aGuestCpuIdExt[8].edx = 0; /* reserved */
502 /* Set APICIdCoreIdSize to zero (use legacy method to determine the number of cores per cpu)
503 * NC (0-7) Number of cores; 0 equals 1 core */
504 pCPUM->aGuestCpuIdExt[8].ecx = 0;
505#ifdef VBOX_WITH_MULTI_CORE
506 if (pVM->cpum.s.enmCPUVendor == CPUMCPUVENDOR_AMD)
507 {
508
509 }
510#endif
511 }
512
513 /*
514 * Limit it the number of entries and fill the remaining with the defaults.
515 *
516 * The limits are masking off stuff about power saving and similar, this
517 * is perhaps a bit crudely done as there is probably some relatively harmless
518 * info too in these leaves (like words about having a constant TSC).
519 */
520#if 0
521 /** @todo NT4 installation regression - investigate */
522 /** Note from Intel manuals:
523 * CPUID leaves > 3 < 80000000 are visible only when
524 * IA32_MISC_ENABLES.BOOT_NT4[bit 22] = 0 (default).
525 *
526 */
527 if (pCPUM->aGuestCpuIdStd[0].eax > 5)
528 pCPUM->aGuestCpuIdStd[0].eax = 5;
529#else
530 if (pCPUM->aGuestCpuIdStd[0].eax > 2)
531 pCPUM->aGuestCpuIdStd[0].eax = 2;
532#endif
533 for (i = pCPUM->aGuestCpuIdStd[0].eax + 1; i < RT_ELEMENTS(pCPUM->aGuestCpuIdStd); i++)
534 pCPUM->aGuestCpuIdStd[i] = pCPUM->GuestCpuIdDef;
535
536 if (pCPUM->aGuestCpuIdExt[0].eax > UINT32_C(0x80000008))
537 pCPUM->aGuestCpuIdExt[0].eax = UINT32_C(0x80000008);
538 for (i = pCPUM->aGuestCpuIdExt[0].eax >= UINT32_C(0x80000000)
539 ? pCPUM->aGuestCpuIdExt[0].eax - UINT32_C(0x80000000) + 1
540 : 0;
541 i < RT_ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
542 pCPUM->aGuestCpuIdExt[i] = pCPUM->GuestCpuIdDef;
543
544 /*
545 * Workaround for missing cpuid(0) patches: If we miss to patch a cpuid(0).eax then
546 * Linux tries to determine the number of processors from (cpuid(4).eax >> 26) + 1.
547 * We currently don't support more than 1 processor.
548 */
549 pCPUM->aGuestCpuIdStd[4].eax = 0;
550
551 /*
552 * Centaur stuff (VIA).
553 *
554 * The important part here (we think) is to make sure the 0xc0000000
555 * function returns 0xc0000001. As for the features, we don't currently
556 * let on about any of those... 0xc0000002 seems to be some
557 * temperature/hz/++ stuff, include it as well (static).
558 */
559 if ( pCPUM->aGuestCpuIdCentaur[0].eax >= UINT32_C(0xc0000000)
560 && pCPUM->aGuestCpuIdCentaur[0].eax <= UINT32_C(0xc0000004))
561 {
562 pCPUM->aGuestCpuIdCentaur[0].eax = RT_MIN(pCPUM->aGuestCpuIdCentaur[0].eax, UINT32_C(0xc0000002));
563 pCPUM->aGuestCpuIdCentaur[1].edx = 0; /* all features hidden */
564 for (i = pCPUM->aGuestCpuIdCentaur[0].eax - UINT32_C(0xc0000000);
565 i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur);
566 i++)
567 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
568 }
569 else
570 for (i = 0; i < RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur); i++)
571 pCPUM->aGuestCpuIdCentaur[i] = pCPUM->GuestCpuIdDef;
572
573
574 /*
575 * Load CPUID overrides from configuration.
576 */
577 /** @cfgm{CPUM/CPUID/[000000xx|800000xx|c000000x]/[eax|ebx|ecx|edx],32-bit}
578 * Overloads the CPUID leaf values. */
579 PCPUMCPUID pCpuId = &pCPUM->aGuestCpuIdStd[0];
580 uint32_t cElements = RT_ELEMENTS(pCPUM->aGuestCpuIdStd);
581 for (i=0;; )
582 {
583 while (cElements-- > 0)
584 {
585 PCFGMNODE pNode = CFGMR3GetChildF(CFGMR3GetRoot(pVM), "CPUM/CPUID/%RX32", i);
586 if (pNode)
587 {
588 uint32_t u32;
589 int rc = CFGMR3QueryU32(pNode, "eax", &u32);
590 if (RT_SUCCESS(rc))
591 pCpuId->eax = u32;
592 else
593 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
594
595 rc = CFGMR3QueryU32(pNode, "ebx", &u32);
596 if (RT_SUCCESS(rc))
597 pCpuId->ebx = u32;
598 else
599 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
600
601 rc = CFGMR3QueryU32(pNode, "ecx", &u32);
602 if (RT_SUCCESS(rc))
603 pCpuId->ecx = u32;
604 else
605 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
606
607 rc = CFGMR3QueryU32(pNode, "edx", &u32);
608 if (RT_SUCCESS(rc))
609 pCpuId->edx = u32;
610 else
611 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
612 }
613 pCpuId++;
614 i++;
615 }
616
617 /* next */
618 if ((i & UINT32_C(0xc0000000)) == 0)
619 {
620 pCpuId = &pCPUM->aGuestCpuIdExt[0];
621 cElements = RT_ELEMENTS(pCPUM->aGuestCpuIdExt);
622 i = UINT32_C(0x80000000);
623 }
624 else if ((i & UINT32_C(0xc0000000)) == UINT32_C(0x80000000))
625 {
626 pCpuId = &pCPUM->aGuestCpuIdCentaur[0];
627 cElements = RT_ELEMENTS(pCPUM->aGuestCpuIdCentaur);
628 i = UINT32_C(0xc0000000);
629 }
630 else
631 break;
632 }
633
634 /* Check if PAE was explicitely enabled by the user. */
635 bool fEnable = false;
636 int rc = CFGMR3QueryBool(CFGMR3GetRoot(pVM), "EnablePAE", &fEnable);
637 if (RT_SUCCESS(rc) && fEnable)
638 CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
639
640 /*
641 * Log the cpuid and we're good.
642 */
643 RTCPUSET OnlineSet;
644 LogRel(("Logical host processors: %d, processor active mask: %016RX64\n",
645 (int)RTMpGetCount(), RTCpuSetToU64(RTMpGetOnlineSet(&OnlineSet)) ));
646 LogRel(("************************* CPUID dump ************************\n"));
647 DBGFR3Info(pVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
648 LogRel(("\n"));
649 DBGFR3InfoLog(pVM, "cpuid", "verbose"); /* macro */
650 LogRel(("******************** End of CPUID dump **********************\n"));
651 return VINF_SUCCESS;
652}
653
654
655
656
657/**
658 * Applies relocations to data and code managed by this
659 * component. This function will be called at init and
660 * whenever the VMM need to relocate it self inside the GC.
661 *
662 * The CPUM will update the addresses used by the switcher.
663 *
664 * @param pVM The VM.
665 */
666VMMR3DECL(void) CPUMR3Relocate(PVM pVM)
667{
668 LogFlow(("CPUMR3Relocate\n"));
669 for (unsigned i=0;i<pVM->cCPUs;i++)
670 {
671 PVMCPU pVCpu = &pVM->aCpus[i];
672 /*
673 * Switcher pointers.
674 */
675 pVCpu->cpum.s.pHyperCoreRC = MMHyperCCToRC(pVM, pVCpu->cpum.s.pHyperCoreR3);
676 Assert(pVCpu->cpum.s.pHyperCoreRC != NIL_RTRCPTR);
677 }
678}
679
680
681/**
682 * Terminates the CPUM.
683 *
684 * Termination means cleaning up and freeing all resources,
685 * the VM it self is at this point powered off or suspended.
686 *
687 * @returns VBox status code.
688 * @param pVM The VM to operate on.
689 */
690VMMR3DECL(int) CPUMR3Term(PVM pVM)
691{
692 CPUMR3TermCPU(pVM);
693 return 0;
694}
695
696
697/**
698 * Terminates the per-VCPU CPUM.
699 *
700 * Termination means cleaning up and freeing all resources,
701 * the VM it self is at this point powered off or suspended.
702 *
703 * @returns VBox status code.
704 * @param pVM The VM to operate on.
705 */
706VMMR3DECL(int) CPUMR3TermCPU(PVM pVM)
707{
708#ifdef VBOX_WITH_CRASHDUMP_MAGIC
709 for (unsigned i=0;i<pVM->cCPUs;i++)
710 {
711 PVMCPU pVCpu = &pVM->aCpus[i];
712 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
713
714 memset(pVCpu->cpum.s.aMagic, 0, sizeof(pVCpu->cpum.s.aMagic));
715 pVCpu->cpum.s.uMagic = 0;
716 pCtx->dr[5] = 0;
717 }
718#endif
719 return 0;
720}
721
722VMMR3DECL(void) CPUMR3ResetCpu(PVMCPU pVCpu)
723{
724 /* @todo anything different for VCPU > 0? */
725 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
726
727 /*
728 * Initialize everything to ZERO first.
729 */
730 uint32_t fUseFlags = pVCpu->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
731 memset(pCtx, 0, sizeof(*pCtx));
732 pVCpu->cpum.s.fUseFlags = fUseFlags;
733
734 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
735 pCtx->eip = 0x0000fff0;
736 pCtx->edx = 0x00000600; /* P6 processor */
737 pCtx->eflags.Bits.u1Reserved0 = 1;
738
739 pCtx->cs = 0xf000;
740 pCtx->csHid.u64Base = UINT64_C(0xffff0000);
741 pCtx->csHid.u32Limit = 0x0000ffff;
742 pCtx->csHid.Attr.n.u1DescType = 1; /* code/data segment */
743 pCtx->csHid.Attr.n.u1Present = 1;
744 pCtx->csHid.Attr.n.u4Type = X86_SEL_TYPE_READ | X86_SEL_TYPE_CODE;
745
746 pCtx->dsHid.u32Limit = 0x0000ffff;
747 pCtx->dsHid.Attr.n.u1DescType = 1; /* code/data segment */
748 pCtx->dsHid.Attr.n.u1Present = 1;
749 pCtx->dsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
750
751 pCtx->esHid.u32Limit = 0x0000ffff;
752 pCtx->esHid.Attr.n.u1DescType = 1; /* code/data segment */
753 pCtx->esHid.Attr.n.u1Present = 1;
754 pCtx->esHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
755
756 pCtx->fsHid.u32Limit = 0x0000ffff;
757 pCtx->fsHid.Attr.n.u1DescType = 1; /* code/data segment */
758 pCtx->fsHid.Attr.n.u1Present = 1;
759 pCtx->fsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
760
761 pCtx->gsHid.u32Limit = 0x0000ffff;
762 pCtx->gsHid.Attr.n.u1DescType = 1; /* code/data segment */
763 pCtx->gsHid.Attr.n.u1Present = 1;
764 pCtx->gsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
765
766 pCtx->ssHid.u32Limit = 0x0000ffff;
767 pCtx->ssHid.Attr.n.u1Present = 1;
768 pCtx->ssHid.Attr.n.u1DescType = 1; /* code/data segment */
769 pCtx->ssHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
770
771 pCtx->idtr.cbIdt = 0xffff;
772 pCtx->gdtr.cbGdt = 0xffff;
773
774 pCtx->ldtrHid.u32Limit = 0xffff;
775 pCtx->ldtrHid.Attr.n.u1Present = 1;
776 pCtx->ldtrHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
777
778 pCtx->trHid.u32Limit = 0xffff;
779 pCtx->trHid.Attr.n.u1Present = 1;
780 pCtx->trHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_286_TSS_BUSY;
781
782 pCtx->dr[6] = X86_DR6_INIT_VAL;
783 pCtx->dr[7] = X86_DR7_INIT_VAL;
784
785 pCtx->fpu.FTW = 0xff; /* All tags are set, i.e. the regs are empty. */
786 pCtx->fpu.FCW = 0x37f;
787
788 /* Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A, Table 8-1. IA-32 Processor States Following Power-up, Reset, or INIT */
789 pCtx->fpu.MXCSR = 0x1F80;
790
791 /* Init PAT MSR */
792 pCtx->msrPAT = UINT64_C(0x0007040600070406); /** @todo correct? */
793
794 /* Reset EFER; see AMD64 Architecture Programmer's Manual Volume 2: Table 14-1. Initial Processor State
795 * The Intel docs don't mention it.
796 */
797 pCtx->msrEFER = 0;
798}
799
800/**
801 * Resets the CPU.
802 *
803 * @returns VINF_SUCCESS.
804 * @param pVM The VM handle.
805 */
806VMMR3DECL(void) CPUMR3Reset(PVM pVM)
807{
808 for (unsigned i=0;i<pVM->cCPUs;i++)
809 {
810 CPUMR3ResetCpu(&pVM->aCpus[i]);
811
812#ifdef VBOX_WITH_CRASHDUMP_MAGIC
813 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(&pVM->aCpus[i]);
814
815 /* Magic marker for searching in crash dumps. */
816 strcpy((char *)pVM->aCpus[i].cpum.s.aMagic, "CPUMCPU Magic");
817 pVM->aCpus[i].cpum.s.uMagic = UINT64_C(0xDEADBEEFDEADBEEF);
818 pCtx->dr[5] = UINT64_C(0xDEADBEEFDEADBEEF);
819#endif
820 }
821}
822
823
824/**
825 * Execute state save operation.
826 *
827 * @returns VBox status code.
828 * @param pVM VM Handle.
829 * @param pSSM SSM operation handle.
830 */
831static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM)
832{
833 /*
834 * Save.
835 */
836 for (unsigned i=0;i<pVM->cCPUs;i++)
837 {
838 PVMCPU pVCpu = &pVM->aCpus[i];
839
840 SSMR3PutMem(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper));
841 }
842
843 SSMR3PutU32(pSSM, pVM->cCPUs);
844 for (unsigned i=0;i<pVM->cCPUs;i++)
845 {
846 PVMCPU pVCpu = &pVM->aCpus[i];
847
848 SSMR3PutMem(pSSM, &pVCpu->cpum.s.Guest, sizeof(pVCpu->cpum.s.Guest));
849 SSMR3PutU32(pSSM, pVCpu->cpum.s.fUseFlags);
850 SSMR3PutU32(pSSM, pVCpu->cpum.s.fChanged);
851 SSMR3PutMem(pSSM, &pVCpu->cpum.s.GuestMsr, sizeof(pVCpu->cpum.s.GuestMsr));
852 }
853
854 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd));
855 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
856
857 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt));
858 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
859
860 SSMR3PutU32(pSSM, RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur));
861 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
862
863 SSMR3PutMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
864
865 /* Add the cpuid for checking that the cpu is unchanged. */
866 uint32_t au32CpuId[8] = {0};
867 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
868 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
869 return SSMR3PutMem(pSSM, &au32CpuId[0], sizeof(au32CpuId));
870}
871
872
873/**
874 * Load a version 1.6 CPUMCTX structure.
875 *
876 * @returns VBox status code.
877 * @param pVM VM Handle.
878 * @param pCpumctx16 Version 1.6 CPUMCTX
879 */
880static void cpumR3LoadCPUM1_6(PVM pVM, CPUMCTX_VER1_6 *pCpumctx16)
881{
882#define CPUMCTX16_LOADREG(RegName) \
883 pVM->aCpus[0].cpum.s.Guest.RegName = pCpumctx16->RegName;
884
885#define CPUMCTX16_LOADDRXREG(RegName) \
886 pVM->aCpus[0].cpum.s.Guest.dr[RegName] = pCpumctx16->dr##RegName;
887
888#define CPUMCTX16_LOADHIDREG(RegName) \
889 pVM->aCpus[0].cpum.s.Guest.RegName##Hid.u64Base = pCpumctx16->RegName##Hid.u32Base; \
890 pVM->aCpus[0].cpum.s.Guest.RegName##Hid.u32Limit = pCpumctx16->RegName##Hid.u32Limit; \
891 pVM->aCpus[0].cpum.s.Guest.RegName##Hid.Attr = pCpumctx16->RegName##Hid.Attr;
892
893#define CPUMCTX16_LOADSEGREG(RegName) \
894 pVM->aCpus[0].cpum.s.Guest.RegName = pCpumctx16->RegName; \
895 CPUMCTX16_LOADHIDREG(RegName);
896
897 pVM->aCpus[0].cpum.s.Guest.fpu = pCpumctx16->fpu;
898
899 CPUMCTX16_LOADREG(rax);
900 CPUMCTX16_LOADREG(rbx);
901 CPUMCTX16_LOADREG(rcx);
902 CPUMCTX16_LOADREG(rdx);
903 CPUMCTX16_LOADREG(rdi);
904 CPUMCTX16_LOADREG(rsi);
905 CPUMCTX16_LOADREG(rbp);
906 CPUMCTX16_LOADREG(esp);
907 CPUMCTX16_LOADREG(rip);
908 CPUMCTX16_LOADREG(rflags);
909
910 CPUMCTX16_LOADSEGREG(cs);
911 CPUMCTX16_LOADSEGREG(ds);
912 CPUMCTX16_LOADSEGREG(es);
913 CPUMCTX16_LOADSEGREG(fs);
914 CPUMCTX16_LOADSEGREG(gs);
915 CPUMCTX16_LOADSEGREG(ss);
916
917 CPUMCTX16_LOADREG(r8);
918 CPUMCTX16_LOADREG(r9);
919 CPUMCTX16_LOADREG(r10);
920 CPUMCTX16_LOADREG(r11);
921 CPUMCTX16_LOADREG(r12);
922 CPUMCTX16_LOADREG(r13);
923 CPUMCTX16_LOADREG(r14);
924 CPUMCTX16_LOADREG(r15);
925
926 CPUMCTX16_LOADREG(cr0);
927 CPUMCTX16_LOADREG(cr2);
928 CPUMCTX16_LOADREG(cr3);
929 CPUMCTX16_LOADREG(cr4);
930
931 CPUMCTX16_LOADDRXREG(0);
932 CPUMCTX16_LOADDRXREG(1);
933 CPUMCTX16_LOADDRXREG(2);
934 CPUMCTX16_LOADDRXREG(3);
935 CPUMCTX16_LOADDRXREG(4);
936 CPUMCTX16_LOADDRXREG(5);
937 CPUMCTX16_LOADDRXREG(6);
938 CPUMCTX16_LOADDRXREG(7);
939
940 pVM->aCpus[0].cpum.s.Guest.gdtr.cbGdt = pCpumctx16->gdtr.cbGdt;
941 pVM->aCpus[0].cpum.s.Guest.gdtr.pGdt = pCpumctx16->gdtr.pGdt;
942 pVM->aCpus[0].cpum.s.Guest.idtr.cbIdt = pCpumctx16->idtr.cbIdt;
943 pVM->aCpus[0].cpum.s.Guest.idtr.pIdt = pCpumctx16->idtr.pIdt;
944
945 CPUMCTX16_LOADREG(ldtr);
946 CPUMCTX16_LOADREG(tr);
947
948 pVM->aCpus[0].cpum.s.Guest.SysEnter = pCpumctx16->SysEnter;
949
950 CPUMCTX16_LOADREG(msrEFER);
951 CPUMCTX16_LOADREG(msrSTAR);
952 CPUMCTX16_LOADREG(msrPAT);
953 CPUMCTX16_LOADREG(msrLSTAR);
954 CPUMCTX16_LOADREG(msrCSTAR);
955 CPUMCTX16_LOADREG(msrSFMASK);
956 CPUMCTX16_LOADREG(msrKERNELGSBASE);
957
958 CPUMCTX16_LOADHIDREG(ldtr);
959 CPUMCTX16_LOADHIDREG(tr);
960
961#undef CPUMCTX16_LOADSEGREG
962#undef CPUMCTX16_LOADHIDREG
963#undef CPUMCTX16_LOADDRXREG
964#undef CPUMCTX16_LOADREG
965}
966
967
968/**
969 * Execute state load operation.
970 *
971 * @returns VBox status code.
972 * @param pVM VM Handle.
973 * @param pSSM SSM operation handle.
974 * @param u32Version Data layout version.
975 */
976static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
977{
978 /*
979 * Validate version.
980 */
981 if ( u32Version != CPUM_SAVED_STATE_VERSION
982 && u32Version != CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR
983 && u32Version != CPUM_SAVED_STATE_VERSION_VER2_0
984 && u32Version != CPUM_SAVED_STATE_VERSION_VER1_6)
985 {
986 AssertMsgFailed(("cpuR3Load: Invalid version u32Version=%d!\n", u32Version));
987 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
988 }
989
990 /* Set the size of RTGCPTR for SSMR3GetGCPtr. */
991 if (u32Version == CPUM_SAVED_STATE_VERSION_VER1_6)
992 SSMR3SetGCPtrSize(pSSM, sizeof(RTGCPTR32));
993 else if (u32Version <= CPUM_SAVED_STATE_VERSION)
994 SSMR3SetGCPtrSize(pSSM, HC_ARCH_BITS == 32 ? sizeof(RTGCPTR32) : sizeof(RTGCPTR));
995
996 /*
997 * Restore.
998 */
999 for (unsigned i=0;i<pVM->cCPUs;i++)
1000 {
1001 PVMCPU pVCpu = &pVM->aCpus[i];
1002 uint32_t uCR3 = pVCpu->cpum.s.Hyper.cr3;
1003 uint32_t uESP = pVCpu->cpum.s.Hyper.esp; /* see VMMR3Relocate(). */
1004
1005 SSMR3GetMem(pSSM, &pVCpu->cpum.s.Hyper, sizeof(pVCpu->cpum.s.Hyper));
1006 pVCpu->cpum.s.Hyper.cr3 = uCR3;
1007 pVCpu->cpum.s.Hyper.esp = uESP;
1008 }
1009
1010 if (u32Version == CPUM_SAVED_STATE_VERSION_VER1_6)
1011 {
1012 CPUMCTX_VER1_6 cpumctx16;
1013 memset(&pVM->aCpus[0].cpum.s.Guest, 0, sizeof(pVM->aCpus[0].cpum.s.Guest));
1014 SSMR3GetMem(pSSM, &cpumctx16, sizeof(cpumctx16));
1015
1016 /* Save the old cpumctx state into the new one. */
1017 cpumR3LoadCPUM1_6(pVM, &cpumctx16);
1018
1019 SSMR3GetU32(pSSM, &pVM->aCpus[0].cpum.s.fUseFlags);
1020 SSMR3GetU32(pSSM, &pVM->aCpus[0].cpum.s.fChanged);
1021 }
1022 else
1023 {
1024 if (u32Version >= CPUM_SAVED_STATE_VERSION_VER2_1_NOMSR)
1025 {
1026 int rc = SSMR3GetU32(pSSM, &pVM->cCPUs);
1027 AssertRCReturn(rc, rc);
1028 }
1029
1030 if ( !pVM->cCPUs
1031 || pVM->cCPUs > VMM_MAX_CPU_COUNT
1032 || ( u32Version == CPUM_SAVED_STATE_VERSION_VER2_0
1033 && pVM->cCPUs != 1))
1034 {
1035 AssertMsgFailed(("Unexpected number of VMCPUs (%d)\n", pVM->cCPUs));
1036 return VERR_SSM_UNEXPECTED_DATA;
1037 }
1038
1039 for (unsigned i=0;i<pVM->cCPUs;i++)
1040 {
1041 SSMR3GetMem(pSSM, &pVM->aCpus[i].cpum.s.Guest, sizeof(pVM->aCpus[i].cpum.s.Guest));
1042 SSMR3GetU32(pSSM, &pVM->aCpus[i].cpum.s.fUseFlags);
1043 SSMR3GetU32(pSSM, &pVM->aCpus[i].cpum.s.fChanged);
1044 if (u32Version == CPUM_SAVED_STATE_VERSION)
1045 SSMR3GetMem(pSSM, &pVM->aCpus[i].cpum.s.GuestMsr, sizeof(pVM->aCpus[i].cpum.s.GuestMsr));
1046 }
1047 }
1048
1049
1050 uint32_t cElements;
1051 int rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
1052 /* Support old saved states with a smaller standard cpuid array. */
1053 if (cElements > RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
1054 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1055 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], cElements*sizeof(pVM->cpum.s.aGuestCpuIdStd[0]));
1056
1057 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
1058 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt))
1059 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1060 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
1061
1062 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
1063 if (cElements != RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur))
1064 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1065 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdCentaur[0], sizeof(pVM->cpum.s.aGuestCpuIdCentaur));
1066
1067 SSMR3GetMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
1068
1069 /*
1070 * Check that the basic cpuid id information is unchanged.
1071 * @todo we should check the 64 bits capabilities too!
1072 */
1073 uint32_t au32CpuId[8] = {0};
1074 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
1075 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
1076 uint32_t au32CpuIdSaved[8];
1077 rc = SSMR3GetMem(pSSM, &au32CpuIdSaved[0], sizeof(au32CpuIdSaved));
1078 if (RT_SUCCESS(rc))
1079 {
1080 /* Ignore CPU stepping. */
1081 au32CpuId[4] &= 0xfffffff0;
1082 au32CpuIdSaved[4] &= 0xfffffff0;
1083
1084 /* Ignore APIC ID (AMD specs). */
1085 au32CpuId[5] &= ~0xff000000;
1086 au32CpuIdSaved[5] &= ~0xff000000;
1087
1088 /* Ignore the number of Logical CPUs (AMD specs). */
1089 au32CpuId[5] &= ~0x00ff0000;
1090 au32CpuIdSaved[5] &= ~0x00ff0000;
1091
1092 /* do the compare */
1093 if (memcmp(au32CpuIdSaved, au32CpuId, sizeof(au32CpuIdSaved)))
1094 {
1095 if (SSMR3HandleGetAfter(pSSM) == SSMAFTER_DEBUG_IT)
1096 LogRel(("cpumR3Load: CpuId mismatch! (ignored due to SSMAFTER_DEBUG_IT)\n"
1097 "Saved=%.*Rhxs\n"
1098 "Real =%.*Rhxs\n",
1099 sizeof(au32CpuIdSaved), au32CpuIdSaved,
1100 sizeof(au32CpuId), au32CpuId));
1101 else
1102 {
1103 LogRel(("cpumR3Load: CpuId mismatch!\n"
1104 "Saved=%.*Rhxs\n"
1105 "Real =%.*Rhxs\n",
1106 sizeof(au32CpuIdSaved), au32CpuIdSaved,
1107 sizeof(au32CpuId), au32CpuId));
1108 rc = VERR_SSM_LOAD_CPUID_MISMATCH;
1109 }
1110 }
1111 }
1112
1113 return rc;
1114}
1115
1116
1117/**
1118 * Formats the EFLAGS value into mnemonics.
1119 *
1120 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
1121 * @param efl The EFLAGS value.
1122 */
1123static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
1124{
1125 /*
1126 * Format the flags.
1127 */
1128 static const struct
1129 {
1130 const char *pszSet; const char *pszClear; uint32_t fFlag;
1131 } s_aFlags[] =
1132 {
1133 { "vip",NULL, X86_EFL_VIP },
1134 { "vif",NULL, X86_EFL_VIF },
1135 { "ac", NULL, X86_EFL_AC },
1136 { "vm", NULL, X86_EFL_VM },
1137 { "rf", NULL, X86_EFL_RF },
1138 { "nt", NULL, X86_EFL_NT },
1139 { "ov", "nv", X86_EFL_OF },
1140 { "dn", "up", X86_EFL_DF },
1141 { "ei", "di", X86_EFL_IF },
1142 { "tf", NULL, X86_EFL_TF },
1143 { "nt", "pl", X86_EFL_SF },
1144 { "nz", "zr", X86_EFL_ZF },
1145 { "ac", "na", X86_EFL_AF },
1146 { "po", "pe", X86_EFL_PF },
1147 { "cy", "nc", X86_EFL_CF },
1148 };
1149 char *psz = pszEFlags;
1150 for (unsigned i = 0; i < RT_ELEMENTS(s_aFlags); i++)
1151 {
1152 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
1153 if (pszAdd)
1154 {
1155 strcpy(psz, pszAdd);
1156 psz += strlen(pszAdd);
1157 *psz++ = ' ';
1158 }
1159 }
1160 psz[-1] = '\0';
1161}
1162
1163
1164/**
1165 * Formats a full register dump.
1166 *
1167 * @param pVM VM Handle.
1168 * @param pCtx The context to format.
1169 * @param pCtxCore The context core to format.
1170 * @param pHlp Output functions.
1171 * @param enmType The dump type.
1172 * @param pszPrefix Register name prefix.
1173 */
1174static void cpumR3InfoOne(PVM pVM, PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType, const char *pszPrefix)
1175{
1176 /*
1177 * Format the EFLAGS.
1178 */
1179 uint32_t efl = pCtxCore->eflags.u32;
1180 char szEFlags[80];
1181 cpumR3InfoFormatFlags(&szEFlags[0], efl);
1182
1183 /*
1184 * Format the registers.
1185 */
1186 switch (enmType)
1187 {
1188 case CPUMDUMPTYPE_TERSE:
1189 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1190 pHlp->pfnPrintf(pHlp,
1191 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1192 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1193 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1194 "%sr14=%016RX64 %sr15=%016RX64\n"
1195 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1196 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
1197 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1198 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1199 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1200 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1201 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
1202 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, efl);
1203 else
1204 pHlp->pfnPrintf(pHlp,
1205 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1206 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1207 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
1208 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1209 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1210 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
1211 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, efl);
1212 break;
1213
1214 case CPUMDUMPTYPE_DEFAULT:
1215 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1216 pHlp->pfnPrintf(pHlp,
1217 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1218 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1219 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1220 "%sr14=%016RX64 %sr15=%016RX64\n"
1221 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1222 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
1223 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%016RX64:%04x %sldtr=%04x\n"
1224 ,
1225 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1226 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1227 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1228 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1229 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
1230 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, (RTSEL)pCtx->tr, pszPrefix, efl,
1231 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1232 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, (RTSEL)pCtx->ldtr);
1233 else
1234 pHlp->pfnPrintf(pHlp,
1235 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1236 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1237 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
1238 "%scr0=%08RX64 %scr2=%08RX64 %scr3=%08RX64 %scr4=%08RX64 %sgdtr=%08RX64:%04x %sldtr=%04x\n"
1239 ,
1240 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1241 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1242 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
1243 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, (RTSEL)pCtx->tr, pszPrefix, efl,
1244 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1245 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, (RTSEL)pCtx->ldtr);
1246 break;
1247
1248 case CPUMDUMPTYPE_VERBOSE:
1249 if (CPUMIsGuestIn64BitCodeEx(pCtx))
1250 pHlp->pfnPrintf(pHlp,
1251 "%srax=%016RX64 %srbx=%016RX64 %srcx=%016RX64 %srdx=%016RX64\n"
1252 "%srsi=%016RX64 %srdi=%016RX64 %sr8 =%016RX64 %sr9 =%016RX64\n"
1253 "%sr10=%016RX64 %sr11=%016RX64 %sr12=%016RX64 %sr13=%016RX64\n"
1254 "%sr14=%016RX64 %sr15=%016RX64\n"
1255 "%srip=%016RX64 %srsp=%016RX64 %srbp=%016RX64 %siopl=%d %*s\n"
1256 "%scs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1257 "%sds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1258 "%ses={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1259 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1260 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1261 "%sss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1262 "%scr0=%016RX64 %scr2=%016RX64 %scr3=%016RX64 %scr4=%016RX64\n"
1263 "%sdr0=%016RX64 %sdr1=%016RX64 %sdr2=%016RX64 %sdr3=%016RX64\n"
1264 "%sdr4=%016RX64 %sdr5=%016RX64 %sdr6=%016RX64 %sdr7=%016RX64\n"
1265 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
1266 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1267 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1268 "%sSysEnter={cs=%04llx eip=%016RX64 esp=%016RX64}\n"
1269 ,
1270 pszPrefix, pCtxCore->rax, pszPrefix, pCtxCore->rbx, pszPrefix, pCtxCore->rcx, pszPrefix, pCtxCore->rdx, pszPrefix, pCtxCore->rsi, pszPrefix, pCtxCore->rdi,
1271 pszPrefix, pCtxCore->r8, pszPrefix, pCtxCore->r9, pszPrefix, pCtxCore->r10, pszPrefix, pCtxCore->r11, pszPrefix, pCtxCore->r12, pszPrefix, pCtxCore->r13,
1272 pszPrefix, pCtxCore->r14, pszPrefix, pCtxCore->r15,
1273 pszPrefix, pCtxCore->rip, pszPrefix, pCtxCore->rsp, pszPrefix, pCtxCore->rbp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1274 pszPrefix, (RTSEL)pCtxCore->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u,
1275 pszPrefix, (RTSEL)pCtxCore->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u,
1276 pszPrefix, (RTSEL)pCtxCore->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u,
1277 pszPrefix, (RTSEL)pCtxCore->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u,
1278 pszPrefix, (RTSEL)pCtxCore->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u,
1279 pszPrefix, (RTSEL)pCtxCore->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u,
1280 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1281 pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1], pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
1282 pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5], pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
1283 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
1284 pszPrefix, (RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1285 pszPrefix, (RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1286 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
1287 else
1288 pHlp->pfnPrintf(pHlp,
1289 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
1290 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
1291 "%scs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr0=%08RX64 %sdr1=%08RX64\n"
1292 "%sds={%04x base=%016RX64 limit=%08x flags=%08x} %sdr2=%08RX64 %sdr3=%08RX64\n"
1293 "%ses={%04x base=%016RX64 limit=%08x flags=%08x} %sdr4=%08RX64 %sdr5=%08RX64\n"
1294 "%sfs={%04x base=%016RX64 limit=%08x flags=%08x} %sdr6=%08RX64 %sdr7=%08RX64\n"
1295 "%sgs={%04x base=%016RX64 limit=%08x flags=%08x} %scr0=%08RX64 %scr2=%08RX64\n"
1296 "%sss={%04x base=%016RX64 limit=%08x flags=%08x} %scr3=%08RX64 %scr4=%08RX64\n"
1297 "%sgdtr=%016RX64:%04x %sidtr=%016RX64:%04x %seflags=%08x\n"
1298 "%sldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1299 "%str ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1300 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1301 ,
1302 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
1303 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
1304 pszPrefix, (RTSEL)pCtxCore->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u, pszPrefix, pCtx->dr[0], pszPrefix, pCtx->dr[1],
1305 pszPrefix, (RTSEL)pCtxCore->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u, pszPrefix, pCtx->dr[2], pszPrefix, pCtx->dr[3],
1306 pszPrefix, (RTSEL)pCtxCore->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u, pszPrefix, pCtx->dr[4], pszPrefix, pCtx->dr[5],
1307 pszPrefix, (RTSEL)pCtxCore->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u, pszPrefix, pCtx->dr[6], pszPrefix, pCtx->dr[7],
1308 pszPrefix, (RTSEL)pCtxCore->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
1309 pszPrefix, (RTSEL)pCtxCore->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
1310 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
1311 pszPrefix, (RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1312 pszPrefix, (RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1313 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
1314
1315 pHlp->pfnPrintf(pHlp,
1316 "FPU:\n"
1317 "%sFCW=%04x %sFSW=%04x %sFTW=%02x\n"
1318 "%sres1=%02x %sFOP=%04x %sFPUIP=%08x %sCS=%04x %sRsvrd1=%04x\n"
1319 "%sFPUDP=%04x %sDS=%04x %sRsvrd2=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
1320 ,
1321 pszPrefix, pCtx->fpu.FCW, pszPrefix, pCtx->fpu.FSW, pszPrefix, pCtx->fpu.FTW,
1322 pszPrefix, pCtx->fpu.huh1, pszPrefix, pCtx->fpu.FOP, pszPrefix, pCtx->fpu.FPUIP, pszPrefix, pCtx->fpu.CS, pszPrefix, pCtx->fpu.Rsvrd1,
1323 pszPrefix, pCtx->fpu.FPUDP, pszPrefix, pCtx->fpu.DS, pszPrefix, pCtx->fpu.Rsrvd2,
1324 pszPrefix, pCtx->fpu.MXCSR, pszPrefix, pCtx->fpu.MXCSR_MASK);
1325
1326 pHlp->pfnPrintf(pHlp,
1327 "MSR:\n"
1328 "%sEFER =%016RX64\n"
1329 "%sPAT =%016RX64\n"
1330 "%sSTAR =%016RX64\n"
1331 "%sCSTAR =%016RX64\n"
1332 "%sLSTAR =%016RX64\n"
1333 "%sSFMASK =%016RX64\n"
1334 "%sKERNELGSBASE =%016RX64\n",
1335 pszPrefix, pCtx->msrEFER,
1336 pszPrefix, pCtx->msrPAT,
1337 pszPrefix, pCtx->msrSTAR,
1338 pszPrefix, pCtx->msrCSTAR,
1339 pszPrefix, pCtx->msrLSTAR,
1340 pszPrefix, pCtx->msrSFMASK,
1341 pszPrefix, pCtx->msrKERNELGSBASE);
1342 break;
1343 }
1344}
1345
1346
1347/**
1348 * Display all cpu states and any other cpum info.
1349 *
1350 * @param pVM VM Handle.
1351 * @param pHlp The info helper functions.
1352 * @param pszArgs Arguments, ignored.
1353 */
1354static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1355{
1356 cpumR3InfoGuest(pVM, pHlp, pszArgs);
1357 cpumR3InfoGuestInstr(pVM, pHlp, pszArgs);
1358 cpumR3InfoHyper(pVM, pHlp, pszArgs);
1359 cpumR3InfoHost(pVM, pHlp, pszArgs);
1360}
1361
1362
1363/**
1364 * Parses the info argument.
1365 *
1366 * The argument starts with 'verbose', 'terse' or 'default' and then
1367 * continues with the comment string.
1368 *
1369 * @param pszArgs The pointer to the argument string.
1370 * @param penmType Where to store the dump type request.
1371 * @param ppszComment Where to store the pointer to the comment string.
1372 */
1373static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
1374{
1375 if (!pszArgs)
1376 {
1377 *penmType = CPUMDUMPTYPE_DEFAULT;
1378 *ppszComment = "";
1379 }
1380 else
1381 {
1382 if (!strncmp(pszArgs, "verbose", sizeof("verbose") - 1))
1383 {
1384 pszArgs += 5;
1385 *penmType = CPUMDUMPTYPE_VERBOSE;
1386 }
1387 else if (!strncmp(pszArgs, "terse", sizeof("terse") - 1))
1388 {
1389 pszArgs += 5;
1390 *penmType = CPUMDUMPTYPE_TERSE;
1391 }
1392 else if (!strncmp(pszArgs, "default", sizeof("default") - 1))
1393 {
1394 pszArgs += 7;
1395 *penmType = CPUMDUMPTYPE_DEFAULT;
1396 }
1397 else
1398 *penmType = CPUMDUMPTYPE_DEFAULT;
1399 *ppszComment = RTStrStripL(pszArgs);
1400 }
1401}
1402
1403
1404/**
1405 * Display the guest cpu state.
1406 *
1407 * @param pVM VM Handle.
1408 * @param pHlp The info helper functions.
1409 * @param pszArgs Arguments, ignored.
1410 */
1411static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1412{
1413 CPUMDUMPTYPE enmType;
1414 const char *pszComment;
1415 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
1416 pHlp->pfnPrintf(pHlp, "Guest CPUM state: %s\n", pszComment);
1417
1418 /* @todo SMP support! */
1419 PVMCPU pVCpu = &pVM->aCpus[0];
1420 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1421 cpumR3InfoOne(pVM, pCtx, CPUMCTX2CORE(pCtx), pHlp, enmType, "");
1422}
1423
1424
1425/**
1426 * Display the current guest instruction
1427 *
1428 * @param pVM VM Handle.
1429 * @param pHlp The info helper functions.
1430 * @param pszArgs Arguments, ignored.
1431 */
1432static DECLCALLBACK(void) cpumR3InfoGuestInstr(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1433{
1434 char szInstruction[256];
1435 int rc = DBGFR3DisasInstrCurrent(pVM, szInstruction, sizeof(szInstruction));
1436 if (RT_SUCCESS(rc))
1437 pHlp->pfnPrintf(pHlp, "\nCPUM: %s\n\n", szInstruction);
1438}
1439
1440
1441/**
1442 * Display the hypervisor cpu state.
1443 *
1444 * @param pVM VM Handle.
1445 * @param pHlp The info helper functions.
1446 * @param pszArgs Arguments, ignored.
1447 */
1448static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1449{
1450 CPUMDUMPTYPE enmType;
1451 const char *pszComment;
1452 /* @todo SMP */
1453 PVMCPU pVCpu = &pVM->aCpus[0];
1454
1455 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
1456 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
1457 cpumR3InfoOne(pVM, &pVCpu->cpum.s.Hyper, pVCpu->cpum.s.pHyperCoreR3, pHlp, enmType, ".");
1458 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
1459}
1460
1461
1462/**
1463 * Display the host cpu state.
1464 *
1465 * @param pVM VM Handle.
1466 * @param pHlp The info helper functions.
1467 * @param pszArgs Arguments, ignored.
1468 */
1469static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1470{
1471 CPUMDUMPTYPE enmType;
1472 const char *pszComment;
1473 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
1474 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
1475
1476 /*
1477 * Format the EFLAGS.
1478 */
1479 /* @todo SMP */
1480 PCPUMHOSTCTX pCtx = &pVM->aCpus[0].cpum.s.Host;
1481#if HC_ARCH_BITS == 32
1482 uint32_t efl = pCtx->eflags.u32;
1483#else
1484 uint64_t efl = pCtx->rflags;
1485#endif
1486 char szEFlags[80];
1487 cpumR3InfoFormatFlags(&szEFlags[0], efl);
1488
1489 /*
1490 * Format the registers.
1491 */
1492#if HC_ARCH_BITS == 32
1493# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1494 if (!(pCtx->efer & MSR_K6_EFER_LMA))
1495# endif
1496 {
1497 pHlp->pfnPrintf(pHlp,
1498 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
1499 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
1500 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
1501 "cr0=%08RX64 cr2=xxxxxxxx cr3=%08RX64 cr4=%08RX64 gdtr=%08x:%04x ldtr=%04x\n"
1502 "dr[0]=%08RX64 dr[1]=%08RX64x dr[2]=%08RX64 dr[3]=%08RX64x dr[6]=%08RX64 dr[7]=%08RX64\n"
1503 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
1504 ,
1505 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
1506 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
1507 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
1508 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
1509 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
1510 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, (RTSEL)pCtx->ldtr,
1511 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
1512 }
1513# ifdef VBOX_WITH_HYBRID_32BIT_KERNEL
1514 else
1515# endif
1516#endif
1517#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1518 {
1519 pHlp->pfnPrintf(pHlp,
1520 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
1521 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
1522 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
1523 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
1524 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
1525 "r14=%016RX64 r15=%016RX64\n"
1526 "iopl=%d %31s\n"
1527 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
1528 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
1529 "cr4=%016RX64 ldtr=%04x tr=%04x\n"
1530 "dr[0]=%016RX64 dr[1]=%016RX64 dr[2]=%016RX64\n"
1531 "dr[3]=%016RX64 dr[6]=%016RX64 dr[7]=%016RX64\n"
1532 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
1533 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
1534 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
1535 ,
1536 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
1537 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
1538 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
1539 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
1540 pCtx->r11, pCtx->r12, pCtx->r13,
1541 pCtx->r14, pCtx->r15,
1542 X86_EFL_GET_IOPL(efl), szEFlags,
1543 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
1544 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
1545 pCtx->cr4, pCtx->ldtr, pCtx->tr,
1546 pCtx->dr0, pCtx->dr1, pCtx->dr2,
1547 pCtx->dr3, pCtx->dr6, pCtx->dr7,
1548 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
1549 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
1550 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
1551 }
1552#endif
1553}
1554
1555
1556/**
1557 * Get L1 cache / TLS associativity.
1558 */
1559static const char *getCacheAss(unsigned u, char *pszBuf)
1560{
1561 if (u == 0)
1562 return "res0 ";
1563 if (u == 1)
1564 return "direct";
1565 if (u >= 256)
1566 return "???";
1567
1568 RTStrPrintf(pszBuf, 16, "%d way", u);
1569 return pszBuf;
1570}
1571
1572
1573/**
1574 * Get L2 cache soociativity.
1575 */
1576const char *getL2CacheAss(unsigned u)
1577{
1578 switch (u)
1579 {
1580 case 0: return "off ";
1581 case 1: return "direct";
1582 case 2: return "2 way ";
1583 case 3: return "res3 ";
1584 case 4: return "4 way ";
1585 case 5: return "res5 ";
1586 case 6: return "8 way "; case 7: return "res7 ";
1587 case 8: return "16 way";
1588 case 9: return "res9 ";
1589 case 10: return "res10 ";
1590 case 11: return "res11 ";
1591 case 12: return "res12 ";
1592 case 13: return "res13 ";
1593 case 14: return "res14 ";
1594 case 15: return "fully ";
1595 default:
1596 return "????";
1597 }
1598}
1599
1600
1601/**
1602 * Display the guest CpuId leaves.
1603 *
1604 * @param pVM VM Handle.
1605 * @param pHlp The info helper functions.
1606 * @param pszArgs "terse", "default" or "verbose".
1607 */
1608static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1609{
1610 /*
1611 * Parse the argument.
1612 */
1613 unsigned iVerbosity = 1;
1614 if (pszArgs)
1615 {
1616 pszArgs = RTStrStripL(pszArgs);
1617 if (!strcmp(pszArgs, "terse"))
1618 iVerbosity--;
1619 else if (!strcmp(pszArgs, "verbose"))
1620 iVerbosity++;
1621 }
1622
1623 /*
1624 * Start cracking.
1625 */
1626 CPUMCPUID Host;
1627 CPUMCPUID Guest;
1628 unsigned cStdMax = pVM->cpum.s.aGuestCpuIdStd[0].eax;
1629
1630 pHlp->pfnPrintf(pHlp,
1631 " RAW Standard CPUIDs\n"
1632 " Function eax ebx ecx edx\n");
1633 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
1634 {
1635 Guest = pVM->cpum.s.aGuestCpuIdStd[i];
1636 ASMCpuId_Idx_ECX(i, 0, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1637
1638 pHlp->pfnPrintf(pHlp,
1639 "Gst: %08x %08x %08x %08x %08x%s\n"
1640 "Hst: %08x %08x %08x %08x\n",
1641 i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1642 i <= cStdMax ? "" : "*",
1643 Host.eax, Host.ebx, Host.ecx, Host.edx);
1644 }
1645
1646 /*
1647 * If verbose, decode it.
1648 */
1649 if (iVerbosity)
1650 {
1651 Guest = pVM->cpum.s.aGuestCpuIdStd[0];
1652 pHlp->pfnPrintf(pHlp,
1653 "Name: %.04s%.04s%.04s\n"
1654 "Supports: 0-%x\n",
1655 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1656 }
1657
1658 /*
1659 * Get Features.
1660 */
1661 bool const fIntel = ASMIsIntelCpuEx(pVM->cpum.s.aGuestCpuIdStd[0].ebx,
1662 pVM->cpum.s.aGuestCpuIdStd[0].ecx,
1663 pVM->cpum.s.aGuestCpuIdStd[0].edx);
1664 if (cStdMax >= 1 && iVerbosity)
1665 {
1666 Guest = pVM->cpum.s.aGuestCpuIdStd[1];
1667 uint32_t uEAX = Guest.eax;
1668
1669 pHlp->pfnPrintf(pHlp,
1670 "Family: %d \tExtended: %d \tEffective: %d\n"
1671 "Model: %d \tExtended: %d \tEffective: %d\n"
1672 "Stepping: %d\n"
1673 "APIC ID: %#04x\n"
1674 "Logical CPUs: %d\n"
1675 "CLFLUSH Size: %d\n"
1676 "Brand ID: %#04x\n",
1677 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
1678 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
1679 ASMGetCpuStepping(uEAX),
1680 (Guest.ebx >> 24) & 0xff,
1681 (Guest.ebx >> 16) & 0xff,
1682 (Guest.ebx >> 8) & 0xff,
1683 (Guest.ebx >> 0) & 0xff);
1684 if (iVerbosity == 1)
1685 {
1686 uint32_t uEDX = Guest.edx;
1687 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1688 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1689 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1690 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1691 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1692 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1693 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1694 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1695 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1696 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1697 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1698 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1699 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SEP");
1700 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1701 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1702 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1703 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1704 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1705 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1706 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " PSN");
1707 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " CLFSH");
1708 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " 20");
1709 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " DS");
1710 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ACPI");
1711 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1712 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1713 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " SSE");
1714 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " SSE2");
1715 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " SS");
1716 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " HTT");
1717 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " TM");
1718 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
1719 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " PBE");
1720 pHlp->pfnPrintf(pHlp, "\n");
1721
1722 uint32_t uECX = Guest.ecx;
1723 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1724 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " SSE3");
1725 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " 1");
1726 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " 2");
1727 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " MONITOR");
1728 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " DS-CPL");
1729 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " VMX");
1730 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " 6");
1731 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " EST");
1732 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " TM2");
1733 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " 9");
1734 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " CNXT-ID");
1735 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " 11");
1736 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " 12");
1737 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " CX16");
1738 for (unsigned iBit = 14; iBit < 32; iBit++)
1739 if (uECX & RT_BIT(iBit))
1740 pHlp->pfnPrintf(pHlp, " %d", iBit);
1741 pHlp->pfnPrintf(pHlp, "\n");
1742 }
1743 else
1744 {
1745 ASMCpuId(1, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1746
1747 X86CPUIDFEATEDX EdxHost = *(PX86CPUIDFEATEDX)&Host.edx;
1748 X86CPUIDFEATECX EcxHost = *(PX86CPUIDFEATECX)&Host.ecx;
1749 X86CPUIDFEATEDX EdxGuest = *(PX86CPUIDFEATEDX)&Guest.edx;
1750 X86CPUIDFEATECX EcxGuest = *(PX86CPUIDFEATECX)&Guest.ecx;
1751
1752 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1753 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", EdxGuest.u1FPU, EdxHost.u1FPU);
1754 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", EdxGuest.u1VME, EdxHost.u1VME);
1755 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", EdxGuest.u1DE, EdxHost.u1DE);
1756 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", EdxGuest.u1PSE, EdxHost.u1PSE);
1757 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", EdxGuest.u1TSC, EdxHost.u1TSC);
1758 pHlp->pfnPrintf(pHlp, "MSR - Model Specific Registers = %d (%d)\n", EdxGuest.u1MSR, EdxHost.u1MSR);
1759 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", EdxGuest.u1PAE, EdxHost.u1PAE);
1760 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", EdxGuest.u1MCE, EdxHost.u1MCE);
1761 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", EdxGuest.u1CX8, EdxHost.u1CX8);
1762 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", EdxGuest.u1APIC, EdxHost.u1APIC);
1763 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved1, EdxHost.u1Reserved1);
1764 pHlp->pfnPrintf(pHlp, "SEP - SYSENTER and SYSEXIT = %d (%d)\n", EdxGuest.u1SEP, EdxHost.u1SEP);
1765 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", EdxGuest.u1MTRR, EdxHost.u1MTRR);
1766 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", EdxGuest.u1PGE, EdxHost.u1PGE);
1767 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", EdxGuest.u1MCA, EdxHost.u1MCA);
1768 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", EdxGuest.u1CMOV, EdxHost.u1CMOV);
1769 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", EdxGuest.u1PAT, EdxHost.u1PAT);
1770 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", EdxGuest.u1PSE36, EdxHost.u1PSE36);
1771 pHlp->pfnPrintf(pHlp, "PSN - Processor Serial Number = %d (%d)\n", EdxGuest.u1PSN, EdxHost.u1PSN);
1772 pHlp->pfnPrintf(pHlp, "CLFSH - CLFLUSH Instruction. = %d (%d)\n", EdxGuest.u1CLFSH, EdxHost.u1CLFSH);
1773 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved2, EdxHost.u1Reserved2);
1774 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", EdxGuest.u1DS, EdxHost.u1DS);
1775 pHlp->pfnPrintf(pHlp, "ACPI - Thermal Mon. & Soft. Clock Ctrl.= %d (%d)\n", EdxGuest.u1ACPI, EdxHost.u1ACPI);
1776 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", EdxGuest.u1MMX, EdxHost.u1MMX);
1777 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", EdxGuest.u1FXSR, EdxHost.u1FXSR);
1778 pHlp->pfnPrintf(pHlp, "SSE - SSE Support = %d (%d)\n", EdxGuest.u1SSE, EdxHost.u1SSE);
1779 pHlp->pfnPrintf(pHlp, "SSE2 - SSE2 Support = %d (%d)\n", EdxGuest.u1SSE2, EdxHost.u1SSE2);
1780 pHlp->pfnPrintf(pHlp, "SS - Self Snoop = %d (%d)\n", EdxGuest.u1SS, EdxHost.u1SS);
1781 pHlp->pfnPrintf(pHlp, "HTT - Hyper-Threading Technolog = %d (%d)\n", EdxGuest.u1HTT, EdxHost.u1HTT);
1782 pHlp->pfnPrintf(pHlp, "TM - Thermal Monitor = %d (%d)\n", EdxGuest.u1TM, EdxHost.u1TM);
1783 pHlp->pfnPrintf(pHlp, "30 - Reserved = %d (%d)\n", EdxGuest.u1Reserved3, EdxHost.u1Reserved3);
1784 pHlp->pfnPrintf(pHlp, "PBE - Pending Break Enable = %d (%d)\n", EdxGuest.u1PBE, EdxHost.u1PBE);
1785
1786 pHlp->pfnPrintf(pHlp, "Supports SSE3 or not = %d (%d)\n", EcxGuest.u1SSE3, EcxHost.u1SSE3);
1787 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u2Reserved1, EcxHost.u2Reserved1);
1788 pHlp->pfnPrintf(pHlp, "Supports MONITOR/MWAIT = %d (%d)\n", EcxGuest.u1Monitor, EcxHost.u1Monitor);
1789 pHlp->pfnPrintf(pHlp, "CPL-DS - CPL Qualified Debug Store = %d (%d)\n", EcxGuest.u1CPLDS, EcxHost.u1CPLDS);
1790 pHlp->pfnPrintf(pHlp, "VMX - Virtual Machine Technology = %d (%d)\n", EcxGuest.u1VMX, EcxHost.u1VMX);
1791 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u1Reserved2, EcxHost.u1Reserved2);
1792 pHlp->pfnPrintf(pHlp, "Enhanced SpeedStep Technology = %d (%d)\n", EcxGuest.u1EST, EcxHost.u1EST);
1793 pHlp->pfnPrintf(pHlp, "Terminal Monitor 2 = %d (%d)\n", EcxGuest.u1TM2, EcxHost.u1TM2);
1794 pHlp->pfnPrintf(pHlp, "Supports Supplemental SSE3 or not = %d (%d)\n", EcxGuest.u1SSSE3, EcxHost.u1SSSE3);
1795 pHlp->pfnPrintf(pHlp, "L1 Context ID = %d (%d)\n", EcxGuest.u1CNTXID, EcxHost.u1CNTXID);
1796 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u2Reserved4, EcxHost.u2Reserved4);
1797 pHlp->pfnPrintf(pHlp, "CMPXCHG16B = %d (%d)\n", EcxGuest.u1CX16, EcxHost.u1CX16);
1798 pHlp->pfnPrintf(pHlp, "xTPR Update Control = %d (%d)\n", EcxGuest.u1TPRUpdate, EcxHost.u1TPRUpdate);
1799 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u17Reserved5, EcxHost.u17Reserved5);
1800 }
1801 }
1802 if (cStdMax >= 2 && iVerbosity)
1803 {
1804 /** @todo */
1805 }
1806
1807 /*
1808 * Extended.
1809 * Implemented after AMD specs.
1810 */
1811 unsigned cExtMax = pVM->cpum.s.aGuestCpuIdExt[0].eax & 0xffff;
1812
1813 pHlp->pfnPrintf(pHlp,
1814 "\n"
1815 " RAW Extended CPUIDs\n"
1816 " Function eax ebx ecx edx\n");
1817 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdExt); i++)
1818 {
1819 Guest = pVM->cpum.s.aGuestCpuIdExt[i];
1820 ASMCpuId(0x80000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1821
1822 pHlp->pfnPrintf(pHlp,
1823 "Gst: %08x %08x %08x %08x %08x%s\n"
1824 "Hst: %08x %08x %08x %08x\n",
1825 0x80000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1826 i <= cExtMax ? "" : "*",
1827 Host.eax, Host.ebx, Host.ecx, Host.edx);
1828 }
1829
1830 /*
1831 * Understandable output
1832 */
1833 if (iVerbosity)
1834 {
1835 Guest = pVM->cpum.s.aGuestCpuIdExt[0];
1836 pHlp->pfnPrintf(pHlp,
1837 "Ext Name: %.4s%.4s%.4s\n"
1838 "Ext Supports: 0x80000000-%#010x\n",
1839 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1840 }
1841
1842 if (iVerbosity && cExtMax >= 1)
1843 {
1844 Guest = pVM->cpum.s.aGuestCpuIdExt[1];
1845 uint32_t uEAX = Guest.eax;
1846 pHlp->pfnPrintf(pHlp,
1847 "Family: %d \tExtended: %d \tEffective: %d\n"
1848 "Model: %d \tExtended: %d \tEffective: %d\n"
1849 "Stepping: %d\n"
1850 "Brand ID: %#05x\n",
1851 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ASMGetCpuFamily(uEAX),
1852 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ASMGetCpuModel(uEAX, fIntel),
1853 ASMGetCpuStepping(uEAX),
1854 Guest.ebx & 0xfff);
1855
1856 if (iVerbosity == 1)
1857 {
1858 uint32_t uEDX = Guest.edx;
1859 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1860 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1861 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1862 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1863 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1864 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1865 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1866 if (uEDX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1867 if (uEDX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1868 if (uEDX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1869 if (uEDX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1870 if (uEDX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1871 if (uEDX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SCR");
1872 if (uEDX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1873 if (uEDX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1874 if (uEDX & RT_BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1875 if (uEDX & RT_BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1876 if (uEDX & RT_BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1877 if (uEDX & RT_BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1878 if (uEDX & RT_BIT(18)) pHlp->pfnPrintf(pHlp, " 18");
1879 if (uEDX & RT_BIT(19)) pHlp->pfnPrintf(pHlp, " 19");
1880 if (uEDX & RT_BIT(20)) pHlp->pfnPrintf(pHlp, " NX");
1881 if (uEDX & RT_BIT(21)) pHlp->pfnPrintf(pHlp, " 21");
1882 if (uEDX & RT_BIT(22)) pHlp->pfnPrintf(pHlp, " ExtMMX");
1883 if (uEDX & RT_BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1884 if (uEDX & RT_BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1885 if (uEDX & RT_BIT(25)) pHlp->pfnPrintf(pHlp, " FastFXSR");
1886 if (uEDX & RT_BIT(26)) pHlp->pfnPrintf(pHlp, " Page1GB");
1887 if (uEDX & RT_BIT(27)) pHlp->pfnPrintf(pHlp, " RDTSCP");
1888 if (uEDX & RT_BIT(28)) pHlp->pfnPrintf(pHlp, " 28");
1889 if (uEDX & RT_BIT(29)) pHlp->pfnPrintf(pHlp, " LongMode");
1890 if (uEDX & RT_BIT(30)) pHlp->pfnPrintf(pHlp, " Ext3DNow");
1891 if (uEDX & RT_BIT(31)) pHlp->pfnPrintf(pHlp, " 3DNow");
1892 pHlp->pfnPrintf(pHlp, "\n");
1893
1894 uint32_t uECX = Guest.ecx;
1895 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1896 if (uECX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " LAHF/SAHF");
1897 if (uECX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " CMPL");
1898 if (uECX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " SVM");
1899 if (uECX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " ExtAPIC");
1900 if (uECX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " CR8L");
1901 if (uECX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " ABM");
1902 if (uECX & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " SSE4A");
1903 if (uECX & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " MISALNSSE");
1904 if (uECX & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " 3DNOWPRF");
1905 if (uECX & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " OSVW");
1906 if (uECX & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " IBS");
1907 if (uECX & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " SSE5");
1908 if (uECX & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " SKINIT");
1909 if (uECX & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " WDT");
1910 for (unsigned iBit = 5; iBit < 32; iBit++)
1911 if (uECX & RT_BIT(iBit))
1912 pHlp->pfnPrintf(pHlp, " %d", iBit);
1913 pHlp->pfnPrintf(pHlp, "\n");
1914 }
1915 else
1916 {
1917 ASMCpuId(0x80000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1918
1919 uint32_t uEdxGst = Guest.edx;
1920 uint32_t uEdxHst = Host.edx;
1921 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1922 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
1923 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
1924 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
1925 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
1926 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
1927 pHlp->pfnPrintf(pHlp, "MSR - K86 Model Specific Registers = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
1928 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
1929 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
1930 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
1931 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
1932 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
1933 pHlp->pfnPrintf(pHlp, "SEP - SYSCALL and SYSRET = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
1934 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
1935 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
1936 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", !!(uEdxGst & RT_BIT(14)), !!(uEdxHst & RT_BIT(14)));
1937 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(15)), !!(uEdxHst & RT_BIT(15)));
1938 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", !!(uEdxGst & RT_BIT(16)), !!(uEdxHst & RT_BIT(16)));
1939 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", !!(uEdxGst & RT_BIT(17)), !!(uEdxHst & RT_BIT(17)));
1940 pHlp->pfnPrintf(pHlp, "18 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(18)), !!(uEdxHst & RT_BIT(18)));
1941 pHlp->pfnPrintf(pHlp, "19 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(19)), !!(uEdxHst & RT_BIT(19)));
1942 pHlp->pfnPrintf(pHlp, "NX - No-Execute Page Protection = %d (%d)\n", !!(uEdxGst & RT_BIT(20)), !!(uEdxHst & RT_BIT(20)));
1943 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", !!(uEdxGst & RT_BIT(21)), !!(uEdxHst & RT_BIT(21)));
1944 pHlp->pfnPrintf(pHlp, "AXMMX - AMD Extensions to MMX Instr. = %d (%d)\n", !!(uEdxGst & RT_BIT(22)), !!(uEdxHst & RT_BIT(22)));
1945 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", !!(uEdxGst & RT_BIT(23)), !!(uEdxHst & RT_BIT(23)));
1946 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", !!(uEdxGst & RT_BIT(24)), !!(uEdxHst & RT_BIT(24)));
1947 pHlp->pfnPrintf(pHlp, "25 - AMD fast FXSAVE and FXRSTOR Instr.= %d (%d)\n", !!(uEdxGst & RT_BIT(25)), !!(uEdxHst & RT_BIT(25)));
1948 pHlp->pfnPrintf(pHlp, "26 - 1 GB large page support = %d (%d)\n", !!(uEdxGst & RT_BIT(26)), !!(uEdxHst & RT_BIT(26)));
1949 pHlp->pfnPrintf(pHlp, "27 - RDTSCP instruction = %d (%d)\n", !!(uEdxGst & RT_BIT(27)), !!(uEdxHst & RT_BIT(27)));
1950 pHlp->pfnPrintf(pHlp, "28 - Reserved = %d (%d)\n", !!(uEdxGst & RT_BIT(28)), !!(uEdxHst & RT_BIT(28)));
1951 pHlp->pfnPrintf(pHlp, "29 - AMD Long Mode = %d (%d)\n", !!(uEdxGst & RT_BIT(29)), !!(uEdxHst & RT_BIT(29)));
1952 pHlp->pfnPrintf(pHlp, "30 - AMD Extensions to 3DNow = %d (%d)\n", !!(uEdxGst & RT_BIT(30)), !!(uEdxHst & RT_BIT(30)));
1953 pHlp->pfnPrintf(pHlp, "31 - AMD 3DNow = %d (%d)\n", !!(uEdxGst & RT_BIT(31)), !!(uEdxHst & RT_BIT(31)));
1954
1955 uint32_t uEcxGst = Guest.ecx;
1956 uint32_t uEcxHst = Host.ecx;
1957 pHlp->pfnPrintf(pHlp, "LahfSahf - LAHF/SAHF in 64-bit mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 0)), !!(uEcxHst & RT_BIT( 0)));
1958 pHlp->pfnPrintf(pHlp, "CmpLegacy - Core MP legacy mode (depr) = %d (%d)\n", !!(uEcxGst & RT_BIT( 1)), !!(uEcxHst & RT_BIT( 1)));
1959 pHlp->pfnPrintf(pHlp, "SVM - AMD VM Extensions = %d (%d)\n", !!(uEcxGst & RT_BIT( 2)), !!(uEcxHst & RT_BIT( 2)));
1960 pHlp->pfnPrintf(pHlp, "APIC registers starting at 0x400 = %d (%d)\n", !!(uEcxGst & RT_BIT( 3)), !!(uEcxHst & RT_BIT( 3)));
1961 pHlp->pfnPrintf(pHlp, "AltMovCR8 - LOCK MOV CR0 means MOV CR8 = %d (%d)\n", !!(uEcxGst & RT_BIT( 4)), !!(uEcxHst & RT_BIT( 4)));
1962 pHlp->pfnPrintf(pHlp, "Advanced bit manipulation = %d (%d)\n", !!(uEcxGst & RT_BIT( 5)), !!(uEcxHst & RT_BIT( 5)));
1963 pHlp->pfnPrintf(pHlp, "SSE4A instruction support = %d (%d)\n", !!(uEcxGst & RT_BIT( 6)), !!(uEcxHst & RT_BIT( 6)));
1964 pHlp->pfnPrintf(pHlp, "Misaligned SSE mode = %d (%d)\n", !!(uEcxGst & RT_BIT( 7)), !!(uEcxHst & RT_BIT( 7)));
1965 pHlp->pfnPrintf(pHlp, "PREFETCH and PREFETCHW instruction = %d (%d)\n", !!(uEcxGst & RT_BIT( 8)), !!(uEcxHst & RT_BIT( 8)));
1966 pHlp->pfnPrintf(pHlp, "OS visible workaround = %d (%d)\n", !!(uEcxGst & RT_BIT( 9)), !!(uEcxHst & RT_BIT( 9)));
1967 pHlp->pfnPrintf(pHlp, "Instruction based sampling = %d (%d)\n", !!(uEcxGst & RT_BIT(10)), !!(uEcxHst & RT_BIT(10)));
1968 pHlp->pfnPrintf(pHlp, "SSE5 support = %d (%d)\n", !!(uEcxGst & RT_BIT(11)), !!(uEcxHst & RT_BIT(11)));
1969 pHlp->pfnPrintf(pHlp, "SKINIT, STGI, and DEV support = %d (%d)\n", !!(uEcxGst & RT_BIT(12)), !!(uEcxHst & RT_BIT(12)));
1970 pHlp->pfnPrintf(pHlp, "Watchdog timer support. = %d (%d)\n", !!(uEcxGst & RT_BIT(13)), !!(uEcxHst & RT_BIT(13)));
1971 pHlp->pfnPrintf(pHlp, "31:14 - Reserved = %#x (%#x)\n", uEcxGst >> 14, uEcxHst >> 14);
1972 }
1973 }
1974
1975 if (iVerbosity && cExtMax >= 2)
1976 {
1977 char szString[4*4*3+1] = {0};
1978 uint32_t *pu32 = (uint32_t *)szString;
1979 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].eax;
1980 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ebx;
1981 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ecx;
1982 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].edx;
1983 if (cExtMax >= 3)
1984 {
1985 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].eax;
1986 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ebx;
1987 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ecx;
1988 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].edx;
1989 }
1990 if (cExtMax >= 4)
1991 {
1992 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].eax;
1993 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ebx;
1994 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ecx;
1995 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].edx;
1996 }
1997 pHlp->pfnPrintf(pHlp, "Full Name: %s\n", szString);
1998 }
1999
2000 if (iVerbosity && cExtMax >= 5)
2001 {
2002 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[5].eax;
2003 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[5].ebx;
2004 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[5].ecx;
2005 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[5].edx;
2006 char sz1[32];
2007 char sz2[32];
2008
2009 pHlp->pfnPrintf(pHlp,
2010 "TLB 2/4M Instr/Uni: %s %3d entries\n"
2011 "TLB 2/4M Data: %s %3d entries\n",
2012 getCacheAss((uEAX >> 8) & 0xff, sz1), (uEAX >> 0) & 0xff,
2013 getCacheAss((uEAX >> 24) & 0xff, sz2), (uEAX >> 16) & 0xff);
2014 pHlp->pfnPrintf(pHlp,
2015 "TLB 4K Instr/Uni: %s %3d entries\n"
2016 "TLB 4K Data: %s %3d entries\n",
2017 getCacheAss((uEBX >> 8) & 0xff, sz1), (uEBX >> 0) & 0xff,
2018 getCacheAss((uEBX >> 24) & 0xff, sz2), (uEBX >> 16) & 0xff);
2019 pHlp->pfnPrintf(pHlp, "L1 Instr Cache Line Size: %d bytes\n"
2020 "L1 Instr Cache Lines Per Tag: %d\n"
2021 "L1 Instr Cache Associativity: %s\n"
2022 "L1 Instr Cache Size: %d KB\n",
2023 (uEDX >> 0) & 0xff,
2024 (uEDX >> 8) & 0xff,
2025 getCacheAss((uEDX >> 16) & 0xff, sz1),
2026 (uEDX >> 24) & 0xff);
2027 pHlp->pfnPrintf(pHlp,
2028 "L1 Data Cache Line Size: %d bytes\n"
2029 "L1 Data Cache Lines Per Tag: %d\n"
2030 "L1 Data Cache Associativity: %s\n"
2031 "L1 Data Cache Size: %d KB\n",
2032 (uECX >> 0) & 0xff,
2033 (uECX >> 8) & 0xff,
2034 getCacheAss((uECX >> 16) & 0xff, sz1),
2035 (uECX >> 24) & 0xff);
2036 }
2037
2038 if (iVerbosity && cExtMax >= 6)
2039 {
2040 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[6].eax;
2041 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[6].ebx;
2042 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[6].edx;
2043
2044 pHlp->pfnPrintf(pHlp,
2045 "L2 TLB 2/4M Instr/Uni: %s %4d entries\n"
2046 "L2 TLB 2/4M Data: %s %4d entries\n",
2047 getL2CacheAss((uEAX >> 12) & 0xf), (uEAX >> 0) & 0xfff,
2048 getL2CacheAss((uEAX >> 28) & 0xf), (uEAX >> 16) & 0xfff);
2049 pHlp->pfnPrintf(pHlp,
2050 "L2 TLB 4K Instr/Uni: %s %4d entries\n"
2051 "L2 TLB 4K Data: %s %4d entries\n",
2052 getL2CacheAss((uEBX >> 12) & 0xf), (uEBX >> 0) & 0xfff,
2053 getL2CacheAss((uEBX >> 28) & 0xf), (uEBX >> 16) & 0xfff);
2054 pHlp->pfnPrintf(pHlp,
2055 "L2 Cache Line Size: %d bytes\n"
2056 "L2 Cache Lines Per Tag: %d\n"
2057 "L2 Cache Associativity: %s\n"
2058 "L2 Cache Size: %d KB\n",
2059 (uEDX >> 0) & 0xff,
2060 (uEDX >> 8) & 0xf,
2061 getL2CacheAss((uEDX >> 12) & 0xf),
2062 (uEDX >> 16) & 0xffff);
2063 }
2064
2065 if (iVerbosity && cExtMax >= 7)
2066 {
2067 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[7].edx;
2068
2069 pHlp->pfnPrintf(pHlp, "APM Features: ");
2070 if (uEDX & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " TS");
2071 if (uEDX & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " FID");
2072 if (uEDX & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " VID");
2073 if (uEDX & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " TTP");
2074 if (uEDX & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " TM");
2075 if (uEDX & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " STC");
2076 for (unsigned iBit = 6; iBit < 32; iBit++)
2077 if (uEDX & RT_BIT(iBit))
2078 pHlp->pfnPrintf(pHlp, " %d", iBit);
2079 pHlp->pfnPrintf(pHlp, "\n");
2080 }
2081
2082 if (iVerbosity && cExtMax >= 8)
2083 {
2084 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[8].eax;
2085 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[8].ecx;
2086
2087 pHlp->pfnPrintf(pHlp,
2088 "Physical Address Width: %d bits\n"
2089 "Virtual Address Width: %d bits\n",
2090 (uEAX >> 0) & 0xff,
2091 (uEAX >> 8) & 0xff);
2092 pHlp->pfnPrintf(pHlp,
2093 "Physical Core Count: %d\n",
2094 (uECX >> 0) & 0xff);
2095 }
2096
2097
2098 /*
2099 * Centaur.
2100 */
2101 unsigned cCentaurMax = pVM->cpum.s.aGuestCpuIdCentaur[0].eax & 0xffff;
2102
2103 pHlp->pfnPrintf(pHlp,
2104 "\n"
2105 " RAW Centaur CPUIDs\n"
2106 " Function eax ebx ecx edx\n");
2107 for (unsigned i = 0; i < RT_ELEMENTS(pVM->cpum.s.aGuestCpuIdCentaur); i++)
2108 {
2109 Guest = pVM->cpum.s.aGuestCpuIdCentaur[i];
2110 ASMCpuId(0xc0000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
2111
2112 pHlp->pfnPrintf(pHlp,
2113 "Gst: %08x %08x %08x %08x %08x%s\n"
2114 "Hst: %08x %08x %08x %08x\n",
2115 0xc0000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
2116 i <= cCentaurMax ? "" : "*",
2117 Host.eax, Host.ebx, Host.ecx, Host.edx);
2118 }
2119
2120 /*
2121 * Understandable output
2122 */
2123 if (iVerbosity)
2124 {
2125 Guest = pVM->cpum.s.aGuestCpuIdCentaur[0];
2126 pHlp->pfnPrintf(pHlp,
2127 "Centaur Supports: 0xc0000000-%#010x\n",
2128 Guest.eax);
2129 }
2130
2131 if (iVerbosity && cCentaurMax >= 1)
2132 {
2133 ASMCpuId(0xc0000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
2134 uint32_t uEdxGst = pVM->cpum.s.aGuestCpuIdExt[1].edx;
2135 uint32_t uEdxHst = Host.edx;
2136
2137 if (iVerbosity == 1)
2138 {
2139 pHlp->pfnPrintf(pHlp, "Centaur Features EDX: ");
2140 if (uEdxGst & RT_BIT(0)) pHlp->pfnPrintf(pHlp, " AIS");
2141 if (uEdxGst & RT_BIT(1)) pHlp->pfnPrintf(pHlp, " AIS-E");
2142 if (uEdxGst & RT_BIT(2)) pHlp->pfnPrintf(pHlp, " RNG");
2143 if (uEdxGst & RT_BIT(3)) pHlp->pfnPrintf(pHlp, " RNG-E");
2144 if (uEdxGst & RT_BIT(4)) pHlp->pfnPrintf(pHlp, " LH");
2145 if (uEdxGst & RT_BIT(5)) pHlp->pfnPrintf(pHlp, " FEMMS");
2146 if (uEdxGst & RT_BIT(6)) pHlp->pfnPrintf(pHlp, " ACE");
2147 if (uEdxGst & RT_BIT(7)) pHlp->pfnPrintf(pHlp, " ACE-E");
2148 /* possibly indicating MM/HE and MM/HE-E on older chips... */
2149 if (uEdxGst & RT_BIT(8)) pHlp->pfnPrintf(pHlp, " ACE2");
2150 if (uEdxGst & RT_BIT(9)) pHlp->pfnPrintf(pHlp, " ACE2-E");
2151 if (uEdxGst & RT_BIT(10)) pHlp->pfnPrintf(pHlp, " PHE");
2152 if (uEdxGst & RT_BIT(11)) pHlp->pfnPrintf(pHlp, " PHE-E");
2153 if (uEdxGst & RT_BIT(12)) pHlp->pfnPrintf(pHlp, " PMM");
2154 if (uEdxGst & RT_BIT(13)) pHlp->pfnPrintf(pHlp, " PMM-E");
2155 for (unsigned iBit = 14; iBit < 32; iBit++)
2156 if (uEdxGst & RT_BIT(iBit))
2157 pHlp->pfnPrintf(pHlp, " %d", iBit);
2158 pHlp->pfnPrintf(pHlp, "\n");
2159 }
2160 else
2161 {
2162 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
2163 pHlp->pfnPrintf(pHlp, "AIS - Alternate Instruction Set = %d (%d)\n", !!(uEdxGst & RT_BIT( 0)), !!(uEdxHst & RT_BIT( 0)));
2164 pHlp->pfnPrintf(pHlp, "AIS-E - AIS enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 1)), !!(uEdxHst & RT_BIT( 1)));
2165 pHlp->pfnPrintf(pHlp, "RNG - Random Number Generator = %d (%d)\n", !!(uEdxGst & RT_BIT( 2)), !!(uEdxHst & RT_BIT( 2)));
2166 pHlp->pfnPrintf(pHlp, "RNG-E - RNG enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 3)), !!(uEdxHst & RT_BIT( 3)));
2167 pHlp->pfnPrintf(pHlp, "LH - LongHaul MSR 0000_110Ah = %d (%d)\n", !!(uEdxGst & RT_BIT( 4)), !!(uEdxHst & RT_BIT( 4)));
2168 pHlp->pfnPrintf(pHlp, "FEMMS - FEMMS = %d (%d)\n", !!(uEdxGst & RT_BIT( 5)), !!(uEdxHst & RT_BIT( 5)));
2169 pHlp->pfnPrintf(pHlp, "ACE - Advanced Cryptography Engine = %d (%d)\n", !!(uEdxGst & RT_BIT( 6)), !!(uEdxHst & RT_BIT( 6)));
2170 pHlp->pfnPrintf(pHlp, "ACE-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 7)), !!(uEdxHst & RT_BIT( 7)));
2171 /* possibly indicating MM/HE and MM/HE-E on older chips... */
2172 pHlp->pfnPrintf(pHlp, "ACE2 - Advanced Cryptography Engine 2 = %d (%d)\n", !!(uEdxGst & RT_BIT( 8)), !!(uEdxHst & RT_BIT( 8)));
2173 pHlp->pfnPrintf(pHlp, "ACE2-E - ACE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT( 9)), !!(uEdxHst & RT_BIT( 9)));
2174 pHlp->pfnPrintf(pHlp, "PHE - Hash Engine = %d (%d)\n", !!(uEdxGst & RT_BIT(10)), !!(uEdxHst & RT_BIT(10)));
2175 pHlp->pfnPrintf(pHlp, "PHE-E - PHE enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(11)), !!(uEdxHst & RT_BIT(11)));
2176 pHlp->pfnPrintf(pHlp, "PMM - Montgomery Multiplier = %d (%d)\n", !!(uEdxGst & RT_BIT(12)), !!(uEdxHst & RT_BIT(12)));
2177 pHlp->pfnPrintf(pHlp, "PMM-E - PMM enabled = %d (%d)\n", !!(uEdxGst & RT_BIT(13)), !!(uEdxHst & RT_BIT(13)));
2178 for (unsigned iBit = 14; iBit < 32; iBit++)
2179 if ((uEdxGst | uEdxHst) & RT_BIT(iBit))
2180 pHlp->pfnPrintf(pHlp, "Bit %d = %d (%d)\n", !!(uEdxGst & RT_BIT(iBit)), !!(uEdxHst & RT_BIT(iBit)));
2181 pHlp->pfnPrintf(pHlp, "\n");
2182 }
2183 }
2184}
2185
2186
2187/**
2188 * Structure used when disassembling and instructions in DBGF.
2189 * This is used so the reader function can get the stuff it needs.
2190 */
2191typedef struct CPUMDISASSTATE
2192{
2193 /** Pointer to the CPU structure. */
2194 PDISCPUSTATE pCpu;
2195 /** The VM handle. */
2196 PVM pVM;
2197 /** The VMCPU handle. */
2198 PVMCPU pVCpu;
2199 /** Pointer to the first byte in the segemnt. */
2200 RTGCUINTPTR GCPtrSegBase;
2201 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
2202 RTGCUINTPTR GCPtrSegEnd;
2203 /** The size of the segment minus 1. */
2204 RTGCUINTPTR cbSegLimit;
2205 /** Pointer to the current page - R3 Ptr. */
2206 void const *pvPageR3;
2207 /** Pointer to the current page - GC Ptr. */
2208 RTGCPTR pvPageGC;
2209 /** The lock information that PGMPhysReleasePageMappingLock needs. */
2210 PGMPAGEMAPLOCK PageMapLock;
2211 /** Whether the PageMapLock is valid or not. */
2212 bool fLocked;
2213 /** 64 bits mode or not. */
2214 bool f64Bits;
2215} CPUMDISASSTATE, *PCPUMDISASSTATE;
2216
2217
2218/**
2219 * Instruction reader.
2220 *
2221 * @returns VBox status code.
2222 * @param PtrSrc Address to read from.
2223 * In our case this is relative to the selector pointed to by the 2nd user argument of uDisCpu.
2224 * @param pu8Dst Where to store the bytes.
2225 * @param cbRead Number of bytes to read.
2226 * @param uDisCpu Pointer to the disassembler cpu state.
2227 * In this context it's always pointer to the Core of a DBGFDISASSTATE.
2228 */
2229static DECLCALLBACK(int) cpumR3DisasInstrRead(RTUINTPTR PtrSrc, uint8_t *pu8Dst, unsigned cbRead, void *uDisCpu)
2230{
2231 PDISCPUSTATE pCpu = (PDISCPUSTATE)uDisCpu;
2232 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pCpu->apvUserData[0];
2233 Assert(cbRead > 0);
2234 for (;;)
2235 {
2236 RTGCUINTPTR GCPtr = PtrSrc + pState->GCPtrSegBase;
2237
2238 /* Need to update the page translation? */
2239 if ( !pState->pvPageR3
2240 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
2241 {
2242 int rc = VINF_SUCCESS;
2243
2244 /* translate the address */
2245 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
2246 if ( MMHyperIsInsideArea(pState->pVM, pState->pvPageGC)
2247 && !HWACCMIsEnabled(pState->pVM))
2248 {
2249 pState->pvPageR3 = MMHyperRCToR3(pState->pVM, (RTRCPTR)pState->pvPageGC);
2250 if (!pState->pvPageR3)
2251 rc = VERR_INVALID_POINTER;
2252 }
2253 else
2254 {
2255 /* Release mapping lock previously acquired. */
2256 if (pState->fLocked)
2257 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
2258 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
2259 pState->fLocked = RT_SUCCESS_NP(rc);
2260 }
2261 if (RT_FAILURE(rc))
2262 {
2263 pState->pvPageR3 = NULL;
2264 return rc;
2265 }
2266 }
2267
2268 /* check the segemnt limit */
2269 if (!pState->f64Bits && PtrSrc > pState->cbSegLimit)
2270 return VERR_OUT_OF_SELECTOR_BOUNDS;
2271
2272 /* calc how much we can read */
2273 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
2274 if (!pState->f64Bits)
2275 {
2276 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
2277 if (cb > cbSeg && cbSeg)
2278 cb = cbSeg;
2279 }
2280 if (cb > cbRead)
2281 cb = cbRead;
2282
2283 /* read and advance */
2284 memcpy(pu8Dst, (char *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
2285 cbRead -= cb;
2286 if (!cbRead)
2287 return VINF_SUCCESS;
2288 pu8Dst += cb;
2289 PtrSrc += cb;
2290 }
2291}
2292
2293
2294/**
2295 * Disassemble an instruction and return the information in the provided structure.
2296 *
2297 * @returns VBox status code.
2298 * @param pVM VM Handle
2299 * @param pVCpu VMCPU Handle
2300 * @param pCtx CPU context
2301 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
2302 * @param pCpu Disassembly state
2303 * @param pszPrefix String prefix for logging (debug only)
2304 *
2305 */
2306VMMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu, const char *pszPrefix)
2307{
2308 CPUMDISASSTATE State;
2309 int rc;
2310
2311 const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
2312 State.pCpu = pCpu;
2313 State.pvPageGC = 0;
2314 State.pvPageR3 = NULL;
2315 State.pVM = pVM;
2316 State.pVCpu = pVCpu;
2317 State.fLocked = false;
2318 State.f64Bits = false;
2319
2320 /*
2321 * Get selector information.
2322 */
2323 if ( (pCtx->cr0 & X86_CR0_PE)
2324 && pCtx->eflags.Bits.u1VM == 0)
2325 {
2326 if (CPUMAreHiddenSelRegsValid(pVM))
2327 {
2328 State.f64Bits = enmMode >= PGMMODE_AMD64 && pCtx->csHid.Attr.n.u1Long;
2329 State.GCPtrSegBase = pCtx->csHid.u64Base;
2330 State.GCPtrSegEnd = pCtx->csHid.u32Limit + 1 + (RTGCUINTPTR)pCtx->csHid.u64Base;
2331 State.cbSegLimit = pCtx->csHid.u32Limit;
2332 pCpu->mode = (State.f64Bits)
2333 ? CPUMODE_64BIT
2334 : pCtx->csHid.Attr.n.u1DefBig
2335 ? CPUMODE_32BIT
2336 : CPUMODE_16BIT;
2337 }
2338 else
2339 {
2340 DBGFSELINFO SelInfo;
2341
2342 rc = SELMR3GetShadowSelectorInfo(pVM, pCtx->cs, &SelInfo);
2343 if (RT_FAILURE(rc))
2344 {
2345 AssertMsgFailed(("SELMR3GetShadowSelectorInfo failed for %04X:%RGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
2346 return rc;
2347 }
2348
2349 /*
2350 * Validate the selector.
2351 */
2352 rc = DBGFR3SelInfoValidateCS(&SelInfo, pCtx->ss);
2353 if (RT_FAILURE(rc))
2354 {
2355 AssertMsgFailed(("SELMSelInfoValidateCS failed for %04X:%RGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
2356 return rc;
2357 }
2358 State.GCPtrSegBase = SelInfo.GCPtrBase;
2359 State.GCPtrSegEnd = SelInfo.cbLimit + 1 + (RTGCUINTPTR)SelInfo.GCPtrBase;
2360 State.cbSegLimit = SelInfo.cbLimit;
2361 pCpu->mode = SelInfo.u.Raw.Gen.u1DefBig ? CPUMODE_32BIT : CPUMODE_16BIT;
2362 }
2363 }
2364 else
2365 {
2366 /* real or V86 mode */
2367 pCpu->mode = CPUMODE_16BIT;
2368 State.GCPtrSegBase = pCtx->cs * 16;
2369 State.GCPtrSegEnd = 0xFFFFFFFF;
2370 State.cbSegLimit = 0xFFFFFFFF;
2371 }
2372
2373 /*
2374 * Disassemble the instruction.
2375 */
2376 pCpu->pfnReadBytes = cpumR3DisasInstrRead;
2377 pCpu->apvUserData[0] = &State;
2378
2379 uint32_t cbInstr;
2380#ifndef LOG_ENABLED
2381 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, NULL);
2382 if (RT_SUCCESS(rc))
2383 {
2384#else
2385 char szOutput[160];
2386 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, &szOutput[0]);
2387 if (RT_SUCCESS(rc))
2388 {
2389 /* log it */
2390 if (pszPrefix)
2391 Log(("%s: %s", pszPrefix, szOutput));
2392 else
2393 Log(("%s", szOutput));
2394#endif
2395 rc = VINF_SUCCESS;
2396 }
2397 else
2398 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%RGv rc=%Rrc\n", pCtx->cs, GCPtrPC, rc));
2399
2400 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
2401 if (State.fLocked)
2402 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
2403
2404 return rc;
2405}
2406
2407#ifdef DEBUG
2408
2409/**
2410 * Disassemble an instruction and dump it to the log
2411 *
2412 * @returns VBox status code.
2413 * @param pVM VM Handle
2414 * @param pVCpu VMCPU Handle
2415 * @param pCtx CPU context
2416 * @param pc GC instruction pointer
2417 * @param pszPrefix String prefix for logging
2418 *
2419 * @deprecated Use DBGFR3DisasInstrCurrentLog().
2420 */
2421VMMR3DECL(void) CPUMR3DisasmInstr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, RTGCPTR pc, const char *pszPrefix)
2422{
2423 DISCPUSTATE Cpu;
2424 CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pc, &Cpu, pszPrefix);
2425}
2426
2427
2428/**
2429 * Debug helper - Saves guest context on raw mode entry (for fatal dump)
2430 *
2431 * @internal
2432 */
2433VMMR3DECL(void) CPUMR3SaveEntryCtx(PVM pVM)
2434{
2435 /* @todo SMP support!! */
2436 pVM->cpum.s.GuestEntry = *CPUMQueryGuestCtxPtr(VMMGetCpu(pVM));
2437}
2438
2439#endif /* DEBUG */
2440
2441/**
2442 * API for controlling a few of the CPU features found in CR4.
2443 *
2444 * Currently only X86_CR4_TSD is accepted as input.
2445 *
2446 * @returns VBox status code.
2447 *
2448 * @param pVM The VM handle.
2449 * @param fOr The CR4 OR mask.
2450 * @param fAnd The CR4 AND mask.
2451 */
2452VMMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
2453{
2454 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
2455 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
2456
2457 pVM->cpum.s.CR4.OrMask &= fAnd;
2458 pVM->cpum.s.CR4.OrMask |= fOr;
2459
2460 return VINF_SUCCESS;
2461}
2462
2463
2464/**
2465 * Gets a pointer to the array of standard CPUID leafs.
2466 *
2467 * CPUMR3GetGuestCpuIdStdMax() give the size of the array.
2468 *
2469 * @returns Pointer to the standard CPUID leafs (read-only).
2470 * @param pVM The VM handle.
2471 * @remark Intended for PATM.
2472 */
2473VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdStdRCPtr(PVM pVM)
2474{
2475 return RCPTRTYPE(PCCPUMCPUID)VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdStd[0]);
2476}
2477
2478
2479/**
2480 * Gets a pointer to the array of extended CPUID leafs.
2481 *
2482 * CPUMGetGuestCpuIdExtMax() give the size of the array.
2483 *
2484 * @returns Pointer to the extended CPUID leafs (read-only).
2485 * @param pVM The VM handle.
2486 * @remark Intended for PATM.
2487 */
2488VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdExtRCPtr(PVM pVM)
2489{
2490 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdExt[0]);
2491}
2492
2493
2494/**
2495 * Gets a pointer to the array of centaur CPUID leafs.
2496 *
2497 * CPUMGetGuestCpuIdCentaurMax() give the size of the array.
2498 *
2499 * @returns Pointer to the centaur CPUID leafs (read-only).
2500 * @param pVM The VM handle.
2501 * @remark Intended for PATM.
2502 */
2503VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdCentaurRCPtr(PVM pVM)
2504{
2505 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.aGuestCpuIdCentaur[0]);
2506}
2507
2508
2509/**
2510 * Gets a pointer to the default CPUID leaf.
2511 *
2512 * @returns Pointer to the default CPUID leaf (read-only).
2513 * @param pVM The VM handle.
2514 * @remark Intended for PATM.
2515 */
2516VMMR3DECL(RCPTRTYPE(PCCPUMCPUID)) CPUMR3GetGuestCpuIdDefRCPtr(PVM pVM)
2517{
2518 return (RCPTRTYPE(PCCPUMCPUID))VM_RC_ADDR(pVM, &pVM->cpum.s.GuestCpuIdDef);
2519}
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette