VirtualBox

source: vbox/trunk/src/VBox/VMM/CPUM.cpp@ 5232

Last change on this file since 5232 was 5054, checked in by vboxsync, 17 years ago

PGMPhysIsPageMappingLockValid won't work on uninitialized data.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 77.5 KB
Line 
1/* $Id: CPUM.cpp 5054 2007-09-26 15:54:23Z vboxsync $ */
2/** @file
3 * CPUM - CPU Monitor(/Manager)
4 */
5
6/*
7 * Copyright (C) 2006-2007 innotek GmbH
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License as published by the Free Software Foundation,
13 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14 * distribution. VirtualBox OSE is distributed in the hope that it will
15 * be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18
19/*******************************************************************************
20* Header Files *
21*******************************************************************************/
22#define LOG_GROUP LOG_GROUP_CPUM
23#include <VBox/cpum.h>
24#include <VBox/cpumdis.h>
25#include <VBox/pgm.h>
26#include <VBox/mm.h>
27#include <VBox/selm.h>
28#include <VBox/dbgf.h>
29#include <VBox/patm.h>
30#include <VBox/ssm.h>
31#include "CPUMInternal.h"
32#include <VBox/vm.h>
33
34#include <VBox/param.h>
35#include <VBox/dis.h>
36#include <VBox/err.h>
37#include <VBox/log.h>
38#include <iprt/assert.h>
39#include <iprt/asm.h>
40#include <iprt/string.h>
41#include <iprt/system.h>
42
43
44/*******************************************************************************
45* Defined Constants And Macros *
46*******************************************************************************/
47/** The saved state version. */
48#define CPUM_SAVED_STATE_VERSION 3
49
50
51/*******************************************************************************
52* Structures and Typedefs *
53*******************************************************************************/
54
55/**
56 * What kind of cpu info dump to performe.
57 */
58typedef enum CPUMDUMPTYPE
59{
60 CPUMDUMPTYPE_TERSE,
61 CPUMDUMPTYPE_DEFAULT,
62 CPUMDUMPTYPE_VERBOSE
63
64} CPUMDUMPTYPE, *PCPUMDUMPTYPE;
65
66
67/*******************************************************************************
68* Internal Functions *
69*******************************************************************************/
70static int cpumR3CpuIdInit(PVM pVM);
71static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM);
72static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
73static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
74static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
75static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
76static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
77static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
78
79
80/**
81 * Initializes the CPUM.
82 *
83 * @returns VBox status code.
84 * @param pVM The VM to operate on.
85 */
86CPUMR3DECL(int) CPUMR3Init(PVM pVM)
87{
88 LogFlow(("CPUMR3Init\n"));
89
90 /*
91 * Assert alignment and sizes.
92 */
93 AssertRelease(!(RT_OFFSETOF(VM, cpum.s) & 31));
94 AssertRelease(sizeof(pVM->cpum.s) <= sizeof(pVM->cpum.padding));
95
96 /*
97 * Setup any fixed pointers and offsets.
98 */
99 pVM->cpum.s.offVM = RT_OFFSETOF(VM, cpum);
100 pVM->cpum.s.pCPUMHC = &pVM->cpum.s;
101 pVM->cpum.s.pHyperCoreR3 = CPUMCTX2CORE(&pVM->cpum.s.Hyper);
102 pVM->cpum.s.pHyperCoreR0 = VM_R0_ADDR(pVM, CPUMCTX2CORE(&pVM->cpum.s.Hyper));
103
104 /* Hidden selector registers are invalid by default. */
105 pVM->cpum.s.fValidHiddenSelRegs = false;
106
107 /*
108 * Check that the CPU supports the minimum features we require.
109 */
110 /** @todo check the contract! */
111 if (!ASMHasCpuId())
112 {
113 Log(("The CPU doesn't support CPUID!\n"));
114 return VERR_UNSUPPORTED_CPU;
115 }
116 ASMCpuId_ECX_EDX(1, &pVM->cpum.s.CPUFeatures.ecx, &pVM->cpum.s.CPUFeatures.edx);
117
118 /* Setup the CR4 AND and OR masks used in the switcher */
119 /* Depends on the presence of FXSAVE(SSE) support on the host CPU */
120 if (!pVM->cpum.s.CPUFeatures.edx.u1FXSR)
121 {
122 Log(("The CPU doesn't support FXSAVE/FXRSTOR!\n"));
123 /* No FXSAVE implies no SSE */
124 pVM->cpum.s.CR4.AndMask = X86_CR4_PVI | X86_CR4_VME;
125 pVM->cpum.s.CR4.OrMask = 0;
126 }
127 else
128 {
129 pVM->cpum.s.CR4.AndMask = X86_CR4_OSXMMEEXCPT | X86_CR4_PVI | X86_CR4_VME;
130 pVM->cpum.s.CR4.OrMask = X86_CR4_OSFSXR;
131 }
132
133 if (!pVM->cpum.s.CPUFeatures.edx.u1MMX)
134 {
135 Log(("The CPU doesn't support MMX!\n"));
136 return VERR_UNSUPPORTED_CPU;
137 }
138 if (!pVM->cpum.s.CPUFeatures.edx.u1TSC)
139 {
140 Log(("The CPU doesn't support TSC!\n"));
141 return VERR_UNSUPPORTED_CPU;
142 }
143 /* Bogus on AMD? */
144 if (!pVM->cpum.s.CPUFeatures.edx.u1SEP)
145 {
146 Log(("The CPU doesn't support SYSENTER/SYSEXIT!\n"));
147 }
148
149 /*
150 * Setup hypervisor startup values.
151 */
152
153 /*
154 * Register saved state data item.
155 */
156 int rc = SSMR3RegisterInternal(pVM, "cpum", 1, CPUM_SAVED_STATE_VERSION, sizeof(CPUM),
157 NULL, cpumR3Save, NULL,
158 NULL, cpumR3Load, NULL);
159 if (VBOX_FAILURE(rc))
160 return rc;
161
162 /*
163 * Register info handlers.
164 */
165 DBGFR3InfoRegisterInternal(pVM, "cpum", "Displays the all the cpu states.", &cpumR3InfoAll);
166 DBGFR3InfoRegisterInternal(pVM, "cpumguest", "Displays the guest cpu state.", &cpumR3InfoGuest);
167 DBGFR3InfoRegisterInternal(pVM, "cpumhyper", "Displays the hypervisor cpu state.", &cpumR3InfoHyper);
168 DBGFR3InfoRegisterInternal(pVM, "cpumhost", "Displays the host cpu state.", &cpumR3InfoHost);
169 DBGFR3InfoRegisterInternal(pVM, "cpuid", "Displays the guest cpuid leaves.", &cpumR3CpuIdInfo);
170
171 /*
172 * Initialize the Guest CPU state.
173 */
174 rc = cpumR3CpuIdInit(pVM);
175 if (VBOX_FAILURE(rc))
176 return rc;
177 CPUMR3Reset(pVM);
178 return VINF_SUCCESS;
179}
180
181
182/**
183 * Initializes the emulated CPU's cpuid information.
184 *
185 * @returns VBox status code.
186 * @param pVM The VM to operate on.
187 */
188static int cpumR3CpuIdInit(PVM pVM)
189{
190 PCPUM pCPUM = &pVM->cpum.s;
191 uint32_t i;
192
193 /*
194 * Get the host CPUIDs.
195 */
196 for (i = 0; i < ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
197 ASMCpuId(i,
198 &pCPUM->aGuestCpuIdStd[i].eax, &pCPUM->aGuestCpuIdStd[i].ebx,
199 &pCPUM->aGuestCpuIdStd[i].ecx, &pCPUM->aGuestCpuIdStd[i].edx);
200 for (i = 0; i < ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
201 ASMCpuId(0x80000000 + i,
202 &pCPUM->aGuestCpuIdExt[i].eax, &pCPUM->aGuestCpuIdExt[i].ebx,
203 &pCPUM->aGuestCpuIdExt[i].ecx, &pCPUM->aGuestCpuIdExt[i].edx);
204
205 /*
206 * Only report features we can support.
207 */
208 pCPUM->aGuestCpuIdStd[1].edx &= X86_CPUID_FEATURE_EDX_FPU
209 | X86_CPUID_FEATURE_EDX_VME
210 | X86_CPUID_FEATURE_EDX_DE
211 | X86_CPUID_FEATURE_EDX_PSE
212 | X86_CPUID_FEATURE_EDX_TSC
213 | X86_CPUID_FEATURE_EDX_MSR
214 //| X86_CPUID_FEATURE_EDX_PAE - not implemented yet.
215 | X86_CPUID_FEATURE_EDX_MCE
216 | X86_CPUID_FEATURE_EDX_CX8
217 //| X86_CPUID_FEATURE_EDX_APIC - set by the APIC device if present.
218 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
219 //| X86_CPUID_FEATURE_EDX_SEP
220 //| X86_CPUID_FEATURE_EDX_MTRR - no MTRRs.
221 | X86_CPUID_FEATURE_EDX_PGE
222 //| X86_CPUID_FEATURE_EDX_MCA - not virtualized.
223 | X86_CPUID_FEATURE_EDX_CMOV
224 //| X86_CPUID_FEATURE_EDX_PAT - not virtualized.
225 //| X86_CPUID_FEATURE_EDX_PSE36 - not virtualized.
226 //| X86_CPUID_FEATURE_EDX_PSN - no serial number.
227 | X86_CPUID_FEATURE_EDX_CLFSH
228 //| X86_CPUID_FEATURE_EDX_DS - no debug store.
229 //| X86_CPUID_FEATURE_EDX_ACPI - not virtualized yet.
230 | X86_CPUID_FEATURE_EDX_MMX
231 | X86_CPUID_FEATURE_EDX_FXSR
232 | X86_CPUID_FEATURE_EDX_SSE
233 | X86_CPUID_FEATURE_EDX_SSE2
234 //| X86_CPUID_FEATURE_EDX_SS - no self snoop.
235 //| X86_CPUID_FEATURE_EDX_HTT - no hyperthreading.
236 //| X86_CPUID_FEATURE_EDX_TM - no thermal monitor.
237 //| X86_CPUID_FEATURE_EDX_PBE - no pneding break enabled.
238 | 0;
239 pCPUM->aGuestCpuIdStd[1].ecx &= 0//X86_CPUID_FEATURE_ECX_SSE3 - not supported by the recompiler yet.
240 | X86_CPUID_FEATURE_ECX_MONITOR
241 //| X86_CPUID_FEATURE_ECX_CPLDS - no CPL qualified debug store.
242 //| X86_CPUID_FEATURE_ECX_VMX - not virtualized.
243 //| X86_CPUID_FEATURE_ECX_EST - no extended speed step.
244 //| X86_CPUID_FEATURE_ECX_TM2 - no thermal monitor 2.
245 //| X86_CPUID_FEATURE_ECX_CNTXID - no L1 context id (MSR++).
246 | 0;
247
248#if 1 /* we didn't used to do this, but I guess we should */
249 /* ASSUMES that this is ALWAYS the AMD define feature set if present. */
250 pCPUM->aGuestCpuIdExt[1].edx &= X86_CPUID_AMD_FEATURE_EDX_FPU
251 | X86_CPUID_AMD_FEATURE_EDX_VME
252 | X86_CPUID_AMD_FEATURE_EDX_DE
253 | X86_CPUID_AMD_FEATURE_EDX_PSE
254 | X86_CPUID_AMD_FEATURE_EDX_TSC
255 | X86_CPUID_AMD_FEATURE_EDX_MSR //?? this means AMD MSRs..
256 //| X86_CPUID_AMD_FEATURE_EDX_PAE - not implemented yet.
257 //| X86_CPUID_AMD_FEATURE_EDX_MCE - not virtualized yet.
258 | X86_CPUID_AMD_FEATURE_EDX_CX8
259 //| X86_CPUID_AMD_FEATURE_EDX_APIC - set by the APIC device if present.
260 /** @note we don't report sysenter/sysexit support due to our inability to keep the IOPL part of eflags in sync while in ring 1 (see #1757) */
261 //| X86_CPUID_AMD_FEATURE_EDX_SEP
262 //| X86_CPUID_AMD_FEATURE_EDX_MTRR - not virtualized.
263 | X86_CPUID_AMD_FEATURE_EDX_PGE
264 //| X86_CPUID_AMD_FEATURE_EDX_MCA - not virtualized.
265 | X86_CPUID_AMD_FEATURE_EDX_CMOV
266 | X86_CPUID_AMD_FEATURE_EDX_PAT
267 //| X86_CPUID_AMD_FEATURE_EDX_PSE36 - not virtualized.
268 //| X86_CPUID_AMD_FEATURE_EDX_NX - not virtualized, requires PAE.
269 | X86_CPUID_AMD_FEATURE_EDX_MMX
270 | X86_CPUID_AMD_FEATURE_EDX_FXSR
271 | X86_CPUID_AMD_FEATURE_EDX_FFXSR
272 //| X86_CPUID_AMD_FEATURE_EDX_LONG_MODE - definitely not.
273 | X86_CPUID_AMD_FEATURE_EDX_3DNOW_EX
274 | X86_CPUID_AMD_FEATURE_EDX_3DNOW
275 | 0;
276 pCPUM->aGuestCpuIdExt[1].ecx &= 0//X86_CPUID_AMD_FEATURE_ECX_SVM - not virtualized.
277 | 0;
278#endif
279
280#if 0 /* this is what we used to do. */
281 /*
282 * Set BrandIndex=0, CLFLUSH-line-size=0, Num-Logical-Cpus=0 and APIC-ID=0.
283 */
284 pCPUM->aGuestCpuIdStd[1].ebx = 0;
285
286 /*
287 * Set the max standard index to 2.
288 */
289 pCPUM->aGuestCpuIdStd[0].eax = 2;
290 pCPUM->GuestCpuIdDef = pCPUM->aGuestCpuIdStd[2]; /** @todo this default is *NOT* right for AMD, only Intel CPUs. (see tstInlineAsm) */
291
292#else /* this is what we probably should do */
293 /*
294 * Hide HTT, multicode, SMP, whatever.
295 * (APIC-ID := 0 and #LogCpus := 0)
296 */
297 pCPUM->aGuestCpuIdStd[1].ebx &= 0x0000ffff;
298
299 /*
300 * Determin the default value and limit it the number of entries.
301 * Intel returns values of the highest standard function, while AMD returns zeros.
302 */
303 ASMCpuId(pCPUM->aGuestCpuIdStd[0].eax + 10,
304 &pCPUM->GuestCpuIdDef.eax, &pCPUM->GuestCpuIdDef.ebx,
305 &pCPUM->GuestCpuIdDef.ecx, &pCPUM->GuestCpuIdDef.edx);
306
307 if (pCPUM->aGuestCpuIdStd[0].eax > 2)
308 pCPUM->aGuestCpuIdStd[0].eax = 2;
309
310 if (pCPUM->aGuestCpuIdExt[0].eax > 0x80000004)
311 pCPUM->aGuestCpuIdExt[0].eax = 0x80000004;
312
313#endif
314
315 /*
316 * Assign defaults to the entries we chopped off.
317 */
318 for (i = pCPUM->aGuestCpuIdStd[0].eax + 1; i < ELEMENTS(pCPUM->aGuestCpuIdStd); i++)
319 pCPUM->aGuestCpuIdStd[i] = pCPUM->GuestCpuIdDef;
320 for (i = pCPUM->aGuestCpuIdExt[0].eax - 0x80000000 + 1; i < ELEMENTS(pCPUM->aGuestCpuIdExt); i++)
321 pCPUM->aGuestCpuIdExt[i] = pCPUM->GuestCpuIdDef;
322
323 /*
324 * Load CPUID overrides from configuration.
325 */
326 PCPUMCPUID pCpuId = &pCPUM->aGuestCpuIdStd[0];
327 uint32_t cElements = ELEMENTS(pCPUM->aGuestCpuIdStd);
328 for (;;)
329 {
330 while (cElements-- < 0)
331 {
332 PCFGMNODE pNode = CFGMR3GetChildF(CFGMR3GetRoot(pVM), "CPUM/CPUID/%RX32", i);
333 if (pNode)
334 {
335 uint32_t u32;
336 int rc = CFGMR3QueryU32(pNode, "eax", &u32);
337 if (VBOX_SUCCESS(rc))
338 pCpuId->eax = u32;
339 else
340 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
341
342 rc = CFGMR3QueryU32(pNode, "ebx", &u32);
343 if (VBOX_SUCCESS(rc))
344 pCpuId->ebx = u32;
345 else
346 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
347
348 rc = CFGMR3QueryU32(pNode, "ecx", &u32);
349 if (VBOX_SUCCESS(rc))
350 pCpuId->ecx = u32;
351 else
352 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
353
354 rc = CFGMR3QueryU32(pNode, "edx", &u32);
355 if (VBOX_SUCCESS(rc))
356 pCpuId->edx = u32;
357 else
358 AssertReturn(rc == VERR_CFGM_VALUE_NOT_FOUND, rc);
359 }
360 }
361
362 /* next */
363 if (i & 0x80000000)
364 break;
365 pCpuId = &pCPUM->aGuestCpuIdExt[0];
366 cElements = ELEMENTS(pCPUM->aGuestCpuIdExt);
367 i = 0x80000000;
368 }
369
370 /*
371 * Log the cpuid and we're good.
372 */
373 LogRel(("Logical host processors: %d, processor active mask: %08x\n",
374 RTSystemProcessorGetCount(), RTSystemProcessorGetActiveMask()));
375 LogRel(("************************* CPUID dump ************************\n"));
376 DBGFR3Info(pVM, "cpuid", "verbose", DBGFR3InfoLogRelHlp());
377 LogRel(("\n"));
378 DBGFR3InfoLog(pVM, "cpuid", "verbose"); /* macro */
379 LogRel(("******************** End of CPUID dump **********************\n"));
380 return VINF_SUCCESS;
381}
382
383
384
385
386/**
387 * Applies relocations to data and code managed by this
388 * component. This function will be called at init and
389 * whenever the VMM need to relocate it self inside the GC.
390 *
391 * The CPUM will update the addresses used by the switcher.
392 *
393 * @param pVM The VM.
394 */
395CPUMR3DECL(void) CPUMR3Relocate(PVM pVM)
396{
397 LogFlow(("CPUMR3Relocate\n"));
398 /*
399 * Switcher pointers.
400 */
401 pVM->cpum.s.pCPUMGC = VM_GUEST_ADDR(pVM, &pVM->cpum.s);
402 pVM->cpum.s.pHyperCoreGC = MMHyperCCToGC(pVM, pVM->cpum.s.pHyperCoreR3);
403 Assert(pVM->cpum.s.pHyperCoreGC != NIL_RTGCPTR);
404}
405
406
407/**
408 * Queries the pointer to the internal CPUMCTX structure
409 *
410 * @returns VBox status code.
411 * @param pVM Handle to the virtual machine.
412 * @param ppCtx Receives the CPUMCTX GC pointer when successful.
413 */
414CPUMR3DECL(int) CPUMR3QueryGuestCtxGCPtr(PVM pVM, GCPTRTYPE(PCPUMCTX) *ppCtx)
415{
416 LogFlow(("CPUMR3QueryGuestCtxGCPtr\n"));
417 /*
418 * Store the address. (Later we might check how's calling, thus the RC.)
419 */
420 *ppCtx = VM_GUEST_ADDR(pVM, &pVM->cpum.s.Guest);
421 return VINF_SUCCESS;
422}
423
424
425/**
426 * Terminates the CPUM.
427 *
428 * Termination means cleaning up and freeing all resources,
429 * the VM it self is at this point powered off or suspended.
430 *
431 * @returns VBox status code.
432 * @param pVM The VM to operate on.
433 */
434CPUMR3DECL(int) CPUMR3Term(PVM pVM)
435{
436 /** @todo */
437 return 0;
438}
439
440
441/**
442 * Resets the CPU.
443 *
444 * @returns VINF_SUCCESS.
445 * @param pVM The VM handle.
446 */
447CPUMR3DECL(void) CPUMR3Reset(PVM pVM)
448{
449 PCPUMCTX pCtx = &pVM->cpum.s.Guest;
450
451 /*
452 * Initialize everything to ZERO first.
453 */
454 uint32_t fUseFlags = pVM->cpum.s.fUseFlags & ~CPUM_USED_FPU_SINCE_REM;
455 memset(pCtx, 0, sizeof(*pCtx));
456 pVM->cpum.s.fUseFlags = fUseFlags;
457
458 pCtx->cr0 = X86_CR0_CD | X86_CR0_NW | X86_CR0_ET; //0x60000010
459 pCtx->eip = 0x0000fff0;
460 pCtx->edx = 0x00000600; /* P6 processor */
461 pCtx->eflags.Bits.u1Reserved0 = 1;
462
463 pCtx->cs = 0xf000;
464 pCtx->csHid.u32Base = 0xffff0000;
465 pCtx->csHid.u32Limit = 0x0000ffff;
466 pCtx->csHid.Attr.n.u1DescType = 1; /* code/data segment */
467 pCtx->csHid.Attr.n.u1Present = 1;
468 pCtx->csHid.Attr.n.u4Type = X86_SEL_TYPE_READ | X86_SEL_TYPE_CODE;
469
470 pCtx->dsHid.u32Limit = 0x0000ffff;
471 pCtx->dsHid.Attr.n.u1DescType = 1; /* code/data segment */
472 pCtx->dsHid.Attr.n.u1Present = 1;
473 pCtx->dsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
474
475 pCtx->esHid.u32Limit = 0x0000ffff;
476 pCtx->esHid.Attr.n.u1DescType = 1; /* code/data segment */
477 pCtx->esHid.Attr.n.u1Present = 1;
478 pCtx->esHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
479
480 pCtx->fsHid.u32Limit = 0x0000ffff;
481 pCtx->fsHid.Attr.n.u1DescType = 1; /* code/data segment */
482 pCtx->fsHid.Attr.n.u1Present = 1;
483 pCtx->fsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
484
485 pCtx->gsHid.u32Limit = 0x0000ffff;
486 pCtx->gsHid.Attr.n.u1DescType = 1; /* code/data segment */
487 pCtx->gsHid.Attr.n.u1Present = 1;
488 pCtx->gsHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
489
490 pCtx->ssHid.u32Limit = 0x0000ffff;
491 pCtx->ssHid.Attr.n.u1Present = 1;
492 pCtx->ssHid.Attr.n.u1DescType = 1; /* code/data segment */
493 pCtx->ssHid.Attr.n.u4Type = X86_SEL_TYPE_RW;
494
495 pCtx->idtr.cbIdt = 0xffff;
496 pCtx->gdtr.cbGdt = 0xffff;
497
498 pCtx->ldtrHid.u32Limit = 0xffff;
499 pCtx->ldtrHid.Attr.n.u1Present = 1;
500 pCtx->ldtrHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_LDT;
501
502 pCtx->trHid.u32Limit = 0xffff;
503 pCtx->trHid.Attr.n.u1Present = 1;
504 pCtx->trHid.Attr.n.u4Type = X86_SEL_TYPE_SYS_286_TSS_BUSY;
505
506 pCtx->dr6 = 0xFFFF0FF0;
507 pCtx->dr7 = 0x400;
508
509 pCtx->fpu.FTW = 0xff; /* All tags are set, i.e. the regs are empty. */
510 pCtx->fpu.FCW = 0x37f;
511}
512
513
514
515/**
516 * Execute state save operation.
517 *
518 * @returns VBox status code.
519 * @param pVM VM Handle.
520 * @param pSSM SSM operation handle.
521 */
522static DECLCALLBACK(int) cpumR3Save(PVM pVM, PSSMHANDLE pSSM)
523{
524 /*
525 * Save.
526 */
527 SSMR3PutMem(pSSM, &pVM->cpum.s.Hyper, sizeof(pVM->cpum.s.Hyper));
528 SSMR3PutMem(pSSM, &pVM->cpum.s.Guest, sizeof(pVM->cpum.s.Guest));
529 SSMR3PutU32(pSSM, pVM->cpum.s.fUseFlags);
530 SSMR3PutU32(pSSM, pVM->cpum.s.fChanged);
531
532 SSMR3PutU32(pSSM, ELEMENTS(pVM->cpum.s.aGuestCpuIdStd));
533 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
534
535 SSMR3PutU32(pSSM, ELEMENTS(pVM->cpum.s.aGuestCpuIdExt));
536 SSMR3PutMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
537
538 SSMR3PutMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
539
540 /* Add the cpuid for checking that the cpu is unchanged. */
541 uint32_t au32CpuId[8] = {0};
542 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
543 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
544 return SSMR3PutMem(pSSM, &au32CpuId[0], sizeof(au32CpuId));
545}
546
547
548/**
549 * Execute state load operation.
550 *
551 * @returns VBox status code.
552 * @param pVM VM Handle.
553 * @param pSSM SSM operation handle.
554 * @param u32Version Data layout version.
555 */
556static DECLCALLBACK(int) cpumR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
557{
558 /*
559 * Validate version.
560 */
561 if (u32Version != CPUM_SAVED_STATE_VERSION)
562 {
563 Log(("cpuR3Load: Invalid version u32Version=%d!\n", u32Version));
564 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
565 }
566
567 /*
568 * Restore.
569 */
570 uint32_t uCR3 = pVM->cpum.s.Hyper.cr3;
571 uint32_t uESP = pVM->cpum.s.Hyper.esp; /* see VMMR3Relocate(). */
572 SSMR3GetMem(pSSM, &pVM->cpum.s.Hyper, sizeof(pVM->cpum.s.Hyper));
573 pVM->cpum.s.Hyper.cr3 = uCR3;
574 pVM->cpum.s.Hyper.esp = uESP;
575 SSMR3GetMem(pSSM, &pVM->cpum.s.Guest, sizeof(pVM->cpum.s.Guest));
576 SSMR3GetU32(pSSM, &pVM->cpum.s.fUseFlags);
577 SSMR3GetU32(pSSM, &pVM->cpum.s.fChanged);
578
579 uint32_t cElements;
580 int rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
581 if (cElements != ELEMENTS(pVM->cpum.s.aGuestCpuIdStd))
582 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
583 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdStd[0], sizeof(pVM->cpum.s.aGuestCpuIdStd));
584
585 rc = SSMR3GetU32(pSSM, &cElements); AssertRCReturn(rc, rc);
586 if (cElements != ELEMENTS(pVM->cpum.s.aGuestCpuIdExt))
587 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
588 SSMR3GetMem(pSSM, &pVM->cpum.s.aGuestCpuIdExt[0], sizeof(pVM->cpum.s.aGuestCpuIdExt));
589
590 SSMR3GetMem(pSSM, &pVM->cpum.s.GuestCpuIdDef, sizeof(pVM->cpum.s.GuestCpuIdDef));
591
592 /*
593 * Check that the basic cpuid id information is unchanged.
594 */
595 uint32_t au32CpuId[8] = {0};
596 ASMCpuId(0, &au32CpuId[0], &au32CpuId[1], &au32CpuId[2], &au32CpuId[3]);
597 ASMCpuId(1, &au32CpuId[4], &au32CpuId[5], &au32CpuId[6], &au32CpuId[7]);
598 uint32_t au32CpuIdSaved[8];
599 rc = SSMR3GetMem(pSSM, &au32CpuIdSaved[0], sizeof(au32CpuIdSaved));
600 if (VBOX_SUCCESS(rc))
601 {
602 /* Ignore APIC ID (AMD specs). */
603 au32CpuId[5] &= ~0xff000000;
604 au32CpuIdSaved[5] &= ~0xff000000;
605 /* Ignore the number of Logical CPUs (AMD specs). */
606 au32CpuId[5] &= ~0x00ff0000;
607 au32CpuIdSaved[5] &= ~0x00ff0000;
608
609 /* do the compare */
610 if (memcmp(au32CpuIdSaved, au32CpuId, sizeof(au32CpuIdSaved)))
611 {
612 if (SSMR3HandleGetAfter(pSSM) == SSMAFTER_DEBUG_IT)
613 LogRel(("cpumR3Load: CpuId mismatch! (ignored due to SSMAFTER_DEBUG_IT)\n"
614 "Saved=%.*Vhxs\n"
615 "Real =%.*Vhxs\n",
616 sizeof(au32CpuIdSaved), au32CpuIdSaved,
617 sizeof(au32CpuId), au32CpuId));
618 else
619 {
620 LogRel(("cpumR3Load: CpuId mismatch!\n"
621 "Saved=%.*Vhxs\n"
622 "Real =%.*Vhxs\n",
623 sizeof(au32CpuIdSaved), au32CpuIdSaved,
624 sizeof(au32CpuId), au32CpuId));
625 rc = VERR_SSM_LOAD_CPUID_MISMATCH;
626 }
627 }
628 }
629
630 return rc;
631}
632
633
634/**
635 * Formats the EFLAGS value into mnemonics.
636 *
637 * @param pszEFlags Where to write the mnemonics. (Assumes sufficient buffer space.)
638 * @param efl The EFLAGS value.
639 */
640static void cpumR3InfoFormatFlags(char *pszEFlags, uint32_t efl)
641{
642 /*
643 * Format the flags.
644 */
645 static struct
646 {
647 const char *pszSet; const char *pszClear; uint32_t fFlag;
648 } s_aFlags[] =
649 {
650 { "vip",NULL, X86_EFL_VIP },
651 { "vif",NULL, X86_EFL_VIF },
652 { "ac", NULL, X86_EFL_AC },
653 { "vm", NULL, X86_EFL_VM },
654 { "rf", NULL, X86_EFL_RF },
655 { "nt", NULL, X86_EFL_NT },
656 { "ov", "nv", X86_EFL_OF },
657 { "dn", "up", X86_EFL_DF },
658 { "ei", "di", X86_EFL_IF },
659 { "tf", NULL, X86_EFL_TF },
660 { "nt", "pl", X86_EFL_SF },
661 { "nz", "zr", X86_EFL_ZF },
662 { "ac", "na", X86_EFL_AF },
663 { "po", "pe", X86_EFL_PF },
664 { "cy", "nc", X86_EFL_CF },
665 };
666 char *psz = pszEFlags;
667 for (unsigned i = 0; i < ELEMENTS(s_aFlags); i++)
668 {
669 const char *pszAdd = s_aFlags[i].fFlag & efl ? s_aFlags[i].pszSet : s_aFlags[i].pszClear;
670 if (pszAdd)
671 {
672 strcpy(psz, pszAdd);
673 psz += strlen(pszAdd);
674 *psz++ = ' ';
675 }
676 }
677 psz[-1] = '\0';
678}
679
680
681/**
682 * Formats a full register dump.
683 *
684 * @param pCtx The context to format.
685 * @param pCtxCore The context core to format.
686 * @param pHlp Output functions.
687 * @param enmType The dump type.
688 * @param pszPrefix Register name prefix.
689 */
690static void cpumR3InfoOne(PCPUMCTX pCtx, PCCPUMCTXCORE pCtxCore, PCDBGFINFOHLP pHlp, CPUMDUMPTYPE enmType, const char *pszPrefix)
691{
692 /*
693 * Format the EFLAGS.
694 */
695 uint32_t efl = pCtxCore->eflags.u32;
696 char szEFlags[80];
697 cpumR3InfoFormatFlags(&szEFlags[0], efl);
698
699 /*
700 * Format the registers.
701 */
702 switch (enmType)
703 {
704 case CPUMDUMPTYPE_TERSE:
705 pHlp->pfnPrintf(pHlp,
706 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
707 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
708 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
709 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
710 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
711 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
712 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, efl);
713 break;
714
715 case CPUMDUMPTYPE_DEFAULT:
716 pHlp->pfnPrintf(pHlp,
717 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
718 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
719 "%scs=%04x %sss=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %str=%04x %seflags=%08x\n"
720 "%scr0=%08x %scr2=%08x %scr3=%08x %scr4=%08x %sgdtr=%08x:%04x %sldtr=%04x\n"
721 ,
722 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
723 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
724 pszPrefix, (RTSEL)pCtxCore->cs, pszPrefix, (RTSEL)pCtxCore->ss, pszPrefix, (RTSEL)pCtxCore->ds, pszPrefix, (RTSEL)pCtxCore->es,
725 pszPrefix, (RTSEL)pCtxCore->fs, pszPrefix, (RTSEL)pCtxCore->gs, pszPrefix, (RTSEL)pCtx->tr, pszPrefix, efl,
726 pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
727 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, (RTSEL)pCtx->ldtr);
728 break;
729
730 case CPUMDUMPTYPE_VERBOSE:
731 pHlp->pfnPrintf(pHlp,
732 "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
733 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
734 "%scs={%04x base=%08x limit=%08x flags=%08x} %sdr0=%08x %sdr1=%08x\n"
735 "%sds={%04x base=%08x limit=%08x flags=%08x} %sdr2=%08x %sdr3=%08x\n"
736 "%ses={%04x base=%08x limit=%08x flags=%08x} %sdr4=%08x %sdr5=%08x\n"
737 "%sfs={%04x base=%08x limit=%08x flags=%08x} %sdr6=%08x %sdr7=%08x\n"
738 "%sgs={%04x base=%08x limit=%08x flags=%08x} %scr0=%08x %scr2=%08x\n"
739 "%sss={%04x base=%08x limit=%08x flags=%08x} %scr3=%08x %scr4=%08x\n"
740 "%sgdtr=%08x:%04x %sidtr=%08x:%04x %seflags=%08x\n"
741 "%sldtr={%04x base=%08x limit=%08x flags=%08x}\n"
742 "%str ={%04x base=%08x limit=%08x flags=%08x}\n"
743 "%sSysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
744 ,
745 pszPrefix, pCtxCore->eax, pszPrefix, pCtxCore->ebx, pszPrefix, pCtxCore->ecx, pszPrefix, pCtxCore->edx, pszPrefix, pCtxCore->esi, pszPrefix, pCtxCore->edi,
746 pszPrefix, pCtxCore->eip, pszPrefix, pCtxCore->esp, pszPrefix, pCtxCore->ebp, pszPrefix, X86_EFL_GET_IOPL(efl), *pszPrefix ? 33 : 31, szEFlags,
747 pszPrefix, (RTSEL)pCtxCore->cs, pCtx->csHid.u32Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u, pszPrefix, pCtx->dr0, pszPrefix, pCtx->dr1,
748 pszPrefix, (RTSEL)pCtxCore->ds, pCtx->dsHid.u32Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u, pszPrefix, pCtx->dr2, pszPrefix, pCtx->dr3,
749 pszPrefix, (RTSEL)pCtxCore->es, pCtx->esHid.u32Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u, pszPrefix, pCtx->dr4, pszPrefix, pCtx->dr5,
750 pszPrefix, (RTSEL)pCtxCore->fs, pCtx->fsHid.u32Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u, pszPrefix, pCtx->dr6, pszPrefix, pCtx->dr7,
751 pszPrefix, (RTSEL)pCtxCore->gs, pCtx->gsHid.u32Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u, pszPrefix, pCtx->cr0, pszPrefix, pCtx->cr2,
752 pszPrefix, (RTSEL)pCtxCore->ss, pCtx->ssHid.u32Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u, pszPrefix, pCtx->cr3, pszPrefix, pCtx->cr4,
753 pszPrefix, pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pszPrefix, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, pszPrefix, efl,
754 pszPrefix, (RTSEL)pCtx->ldtr, pCtx->ldtrHid.u32Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
755 pszPrefix, (RTSEL)pCtx->tr, pCtx->trHid.u32Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
756 pszPrefix, pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
757
758 pHlp->pfnPrintf(pHlp,
759 "FPU:\n"
760 "%sFCW=%04x %sFSW=%04x %sFTW=%02x\n"
761 "%sres1=%02x %sFOP=%04x %sFPUIP=%08x %sCS=%04x %sRsvrd1=%04x\n"
762 "%sFPUDP=%04x %sDS=%04x %sRsvrd2=%04x %sMXCSR=%08x %sMXCSR_MASK=%08x\n"
763 ,
764 pszPrefix, pCtx->fpu.FCW, pszPrefix, pCtx->fpu.FSW, pszPrefix, pCtx->fpu.FTW,
765 pszPrefix, pCtx->fpu.huh1, pszPrefix, pCtx->fpu.FOP, pszPrefix, pCtx->fpu.FPUIP, pszPrefix, pCtx->fpu.CS, pszPrefix, pCtx->fpu.Rsvrd1,
766 pszPrefix, pCtx->fpu.FPUDP, pszPrefix, pCtx->fpu.DS, pszPrefix, pCtx->fpu.Rsrvd2,
767 pszPrefix, pCtx->fpu.MXCSR, pszPrefix, pCtx->fpu.MXCSR_MASK);
768
769
770 break;
771 }
772}
773
774
775/**
776 * Display all cpu states and any other cpum info.
777 *
778 * @param pVM VM Handle.
779 * @param pHlp The info helper functions.
780 * @param pszArgs Arguments, ignored.
781 */
782static DECLCALLBACK(void) cpumR3InfoAll(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
783{
784 cpumR3InfoGuest(pVM, pHlp, pszArgs);
785 cpumR3InfoHyper(pVM, pHlp, pszArgs);
786 cpumR3InfoHost(pVM, pHlp, pszArgs);
787}
788
789
790/**
791 * Parses the info argument.
792 *
793 * The argument starts with 'verbose', 'terse' or 'default' and then
794 * continues with the comment string.
795 *
796 * @param pszArgs The pointer to the argument string.
797 * @param penmType Where to store the dump type request.
798 * @param ppszComment Where to store the pointer to the comment string.
799 */
800static void cpumR3InfoParseArg(const char *pszArgs, CPUMDUMPTYPE *penmType, const char **ppszComment)
801{
802 if (!pszArgs)
803 {
804 *penmType = CPUMDUMPTYPE_DEFAULT;
805 *ppszComment = "";
806 }
807 else
808 {
809 if (!strncmp(pszArgs, "verbose", sizeof("verbose") - 1))
810 {
811 pszArgs += 5;
812 *penmType = CPUMDUMPTYPE_VERBOSE;
813 }
814 else if (!strncmp(pszArgs, "terse", sizeof("terse") - 1))
815 {
816 pszArgs += 5;
817 *penmType = CPUMDUMPTYPE_TERSE;
818 }
819 else if (!strncmp(pszArgs, "default", sizeof("default") - 1))
820 {
821 pszArgs += 7;
822 *penmType = CPUMDUMPTYPE_DEFAULT;
823 }
824 else
825 *penmType = CPUMDUMPTYPE_DEFAULT;
826 *ppszComment = RTStrStripL(pszArgs);
827 }
828}
829
830
831/**
832 * Display the guest cpu state.
833 *
834 * @param pVM VM Handle.
835 * @param pHlp The info helper functions.
836 * @param pszArgs Arguments, ignored.
837 */
838static DECLCALLBACK(void) cpumR3InfoGuest(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
839{
840 CPUMDUMPTYPE enmType;
841 const char *pszComment;
842 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
843 pHlp->pfnPrintf(pHlp, "Guest CPUM state: %s\n", pszComment);
844 cpumR3InfoOne(&pVM->cpum.s.Guest, CPUMCTX2CORE(&pVM->cpum.s.Guest), pHlp, enmType, "");
845}
846
847
848/**
849 * Display the hypervisor cpu state.
850 *
851 * @param pVM VM Handle.
852 * @param pHlp The info helper functions.
853 * @param pszArgs Arguments, ignored.
854 */
855static DECLCALLBACK(void) cpumR3InfoHyper(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
856{
857 CPUMDUMPTYPE enmType;
858 const char *pszComment;
859 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
860 pHlp->pfnPrintf(pHlp, "Hypervisor CPUM state: %s\n", pszComment);
861 cpumR3InfoOne(&pVM->cpum.s.Hyper, pVM->cpum.s.pHyperCoreR3, pHlp, enmType, ".");
862 pHlp->pfnPrintf(pHlp, "CR4OrMask=%#x CR4AndMask=%#x\n", pVM->cpum.s.CR4.OrMask, pVM->cpum.s.CR4.AndMask);
863}
864
865
866/**
867 * Display the host cpu state.
868 *
869 * @param pVM VM Handle.
870 * @param pHlp The info helper functions.
871 * @param pszArgs Arguments, ignored.
872 */
873static DECLCALLBACK(void) cpumR3InfoHost(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
874{
875 CPUMDUMPTYPE enmType;
876 const char *pszComment;
877 cpumR3InfoParseArg(pszArgs, &enmType, &pszComment);
878 pHlp->pfnPrintf(pHlp, "Host CPUM state: %s\n", pszComment);
879
880 /*
881 * Format the EFLAGS.
882 */
883 PCPUMHOSTCTX pCtx = &pVM->cpum.s.Host;
884#if HC_ARCH_BITS == 32
885 uint32_t efl = pCtx->eflags.u32;
886#else
887 uint64_t efl = pCtx->rflags;
888#endif
889 char szEFlags[80];
890 cpumR3InfoFormatFlags(&szEFlags[0], efl);
891
892 /*
893 * Format the registers.
894 */
895#if HC_ARCH_BITS == 32
896# ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
897 if (!(pCtx->efer & MSR_K6_EFER_LMA))
898# endif
899 {
900 pHlp->pfnPrintf(pHlp,
901 "eax=xxxxxxxx ebx=%08x ecx=xxxxxxxx edx=xxxxxxxx esi=%08x edi=%08x\n"
902 "eip=xxxxxxxx esp=%08x ebp=%08x iopl=%d %31s\n"
903 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08x\n"
904 "cr0=%08x cr2=xxxxxxxx cr3=%08x cr4=%08x gdtr=%08x:%04x ldtr=%04x\n"
905 "dr0=%08x dr1=%08x dr2=%08x dr3=%08x dr6=%08x dr7=%08x\n"
906 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
907 ,
908 /*pCtx->eax,*/ pCtx->ebx, /*pCtx->ecx, pCtx->edx,*/ pCtx->esi, pCtx->edi,
909 /*pCtx->eip,*/ pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), szEFlags,
910 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
911 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3, pCtx->cr4,
912 pCtx->dr0, pCtx->dr1, pCtx->dr2, pCtx->dr3, pCtx->dr6, pCtx->dr7,
913 (uint32_t)pCtx->gdtr.uAddr, pCtx->gdtr.cb, (RTSEL)pCtx->ldtr,
914 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp);
915 }
916# ifdef VBOX_WITH_HYBIRD_32BIT_KERNEL
917 else
918# endif
919#endif
920#if HC_ARCH_BITS == 64 || defined(VBOX_WITH_HYBIRD_32BIT_KERNEL)
921 {
922 pHlp->pfnPrintf(pHlp,
923 "rax=xxxxxxxxxxxxxxxx rbx=%016RX64 rcx=xxxxxxxxxxxxxxxx\n"
924 "rdx=xxxxxxxxxxxxxxxx rsi=%016RX64 rdi=%016RX64\n"
925 "rip=xxxxxxxxxxxxxxxx rsp=%016RX64 rbp=%016RX64\n"
926 " r8=xxxxxxxxxxxxxxxx r9=xxxxxxxxxxxxxxxx r10=%016RX64\n"
927 "r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
928 "r14=%016RX64 r15=%016RX64\n"
929 "iopl=%d %31s\n"
930 "cs=%04x ds=%04x es=%04x fs=%04x gs=%04x eflags=%08RX64\n"
931 "cr0=%016RX64 cr2=xxxxxxxxxxxxxxxx cr3=%016RX64\n"
932 "cr4=%016RX64 cr8=%016RX64 ldtr=%04x tr=%04x\n"
933 "dr0=%016RX64 dr1=%016RX64 dr2=%016RX64\n"
934 "dr3=%016RX64 dr6=%016RX64 dr7=%016RX64\n"
935 "gdtr=%016RX64:%04x idtr=%016RX64:%04x\n"
936 "SysEnter={cs=%04x eip=%08x esp=%08x}\n"
937 "FSbase=%016RX64 GSbase=%016RX64 efer=%08RX64\n"
938 ,
939 /*pCtx->rax,*/ pCtx->rbx, /*pCtx->rcx,
940 pCtx->rdx,*/ pCtx->rsi, pCtx->rdi,
941 /*pCtx->rip,*/ pCtx->rsp, pCtx->rbp,
942 /*pCtx->r8, pCtx->r9,*/ pCtx->r10,
943 pCtx->r11, pCtx->r12, pCtx->r13,
944 pCtx->r14, pCtx->r15,
945 X86_EFL_GET_IOPL(efl), szEFlags,
946 (RTSEL)pCtx->cs, (RTSEL)pCtx->ds, (RTSEL)pCtx->es, (RTSEL)pCtx->fs, (RTSEL)pCtx->gs, efl,
947 pCtx->cr0, /*pCtx->cr2,*/ pCtx->cr3,
948 pCtx->cr4, pCtx->cr8, pCtx->ldtr, pCtx->tr,
949 pCtx->dr0, pCtx->dr1, pCtx->dr2,
950 pCtx->dr3, pCtx->dr6, pCtx->dr7,
951 pCtx->gdtr.uAddr, pCtx->gdtr.cb, pCtx->idtr.uAddr, pCtx->idtr.cb,
952 pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp,
953 pCtx->FSbase, pCtx->GSbase, pCtx->efer);
954 }
955#endif
956}
957
958/**
959 * Get L1 cache / TLS associativity.
960 */
961static const char *getCacheAss(unsigned u, char *pszBuf)
962{
963 if (u == 0)
964 return "res0 ";
965 if (u == 1)
966 return "direct";
967 if (u >= 256)
968 return "???";
969
970 RTStrPrintf(pszBuf, 16, "%d way", u);
971 return pszBuf;
972}
973
974
975/**
976 * Get L2 cache soociativity.
977 */
978const char *getL2CacheAss(unsigned u)
979{
980 switch (u)
981 {
982 case 0: return "off ";
983 case 1: return "direct";
984 case 2: return "2 way ";
985 case 3: return "res3 ";
986 case 4: return "4 way ";
987 case 5: return "res5 ";
988 case 6: return "8 way ";
989 case 7: return "res7 ";
990 case 8: return "16 way";
991 case 9: return "res9 ";
992 case 10: return "res10 ";
993 case 11: return "res11 ";
994 case 12: return "res12 ";
995 case 13: return "res13 ";
996 case 14: return "res14 ";
997 case 15: return "fully ";
998 default:
999 return "????";
1000 }
1001}
1002
1003
1004/**
1005 * Display the guest CpuId leaves.
1006 *
1007 * @param pVM VM Handle.
1008 * @param pHlp The info helper functions.
1009 * @param pszArgs "terse", "default" or "verbose".
1010 */
1011static DECLCALLBACK(void) cpumR3CpuIdInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
1012{
1013 /*
1014 * Parse the argument.
1015 */
1016 unsigned iVerbosity = 1;
1017 if (pszArgs)
1018 {
1019 pszArgs = RTStrStripL(pszArgs);
1020 if (!strcmp(pszArgs, "terse"))
1021 iVerbosity--;
1022 else if (!strcmp(pszArgs, "verbose"))
1023 iVerbosity++;
1024 }
1025
1026 /*
1027 * Start cracking.
1028 */
1029 CPUMCPUID Host;
1030 CPUMCPUID Guest;
1031 unsigned cStdMax = pVM->cpum.s.aGuestCpuIdStd[0].eax;
1032
1033 pHlp->pfnPrintf(pHlp,
1034 " RAW Standard CPUIDs\n"
1035 " Function eax ebx ecx edx\n");
1036 for (unsigned i = 0; i <= ELEMENTS(pVM->cpum.s.aGuestCpuIdStd); i++)
1037 {
1038 Guest = pVM->cpum.s.aGuestCpuIdStd[i];
1039 ASMCpuId(i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1040
1041 pHlp->pfnPrintf(pHlp,
1042 "Gst: %08x %08x %08x %08x %08x%s\n"
1043 "Hst: %08x %08x %08x %08x\n",
1044 i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1045 i <= cStdMax ? "" : "*",
1046 Host.eax, Host.ebx, Host.ecx, Host.edx);
1047 }
1048
1049 /*
1050 * If verbose, decode it.
1051 */
1052 if (iVerbosity)
1053 {
1054 Guest = pVM->cpum.s.aGuestCpuIdStd[0];
1055 pHlp->pfnPrintf(pHlp,
1056 "Name: %.04s%.04s%.04s\n"
1057 "Supports: 0-%x\n",
1058 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1059 }
1060
1061 /*
1062 * Get Features.
1063 */
1064 if (cStdMax >= 1 && iVerbosity)
1065 {
1066 Guest = pVM->cpum.s.aGuestCpuIdStd[1];
1067 uint32_t uEAX = Guest.eax;
1068
1069 pHlp->pfnPrintf(pHlp,
1070 "Family: %d \tExtended: %d \tEffectiv: %d\n"
1071 "Model: %d \tExtended: %d \tEffectiv: %d\n"
1072 "Stepping: %d\n"
1073 "APIC ID: %#04x\n"
1074 "Logical CPUs: %d\n"
1075 "CLFLUSH Size: %d\n"
1076 "Brand ID: %#04x\n",
1077 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ((uEAX >> 8) & 0xf) + (((uEAX >> 8) & 0xf) == 0xf ? (uEAX >> 20) & 0x7f : 0),
1078 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ((uEAX >> 4) & 0xf) | (((uEAX >> 4) & 0xf) == 0xf ? (uEAX >> 16) & 0x0f : 0),
1079 (uEAX >> 0) & 0xf,
1080 (Guest.ebx >> 24) & 0xff,
1081 (Guest.ebx >> 16) & 0xff,
1082 (Guest.ebx >> 8) & 0xff,
1083 (Guest.ebx >> 0) & 0xff);
1084 if (iVerbosity == 1)
1085 {
1086 uint32_t uEDX = Guest.edx;
1087 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1088 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1089 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1090 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1091 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1092 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1093 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1094 if (uEDX & BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1095 if (uEDX & BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1096 if (uEDX & BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1097 if (uEDX & BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1098 if (uEDX & BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1099 if (uEDX & BIT(11)) pHlp->pfnPrintf(pHlp, " SEP");
1100 if (uEDX & BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1101 if (uEDX & BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1102 if (uEDX & BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1103 if (uEDX & BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1104 if (uEDX & BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1105 if (uEDX & BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1106 if (uEDX & BIT(18)) pHlp->pfnPrintf(pHlp, " PSN");
1107 if (uEDX & BIT(19)) pHlp->pfnPrintf(pHlp, " CLFSH");
1108 if (uEDX & BIT(20)) pHlp->pfnPrintf(pHlp, " 20");
1109 if (uEDX & BIT(21)) pHlp->pfnPrintf(pHlp, " DS");
1110 if (uEDX & BIT(22)) pHlp->pfnPrintf(pHlp, " ACPI");
1111 if (uEDX & BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1112 if (uEDX & BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1113 if (uEDX & BIT(25)) pHlp->pfnPrintf(pHlp, " SSE");
1114 if (uEDX & BIT(26)) pHlp->pfnPrintf(pHlp, " SSE2");
1115 if (uEDX & BIT(27)) pHlp->pfnPrintf(pHlp, " SS");
1116 if (uEDX & BIT(28)) pHlp->pfnPrintf(pHlp, " HTT");
1117 if (uEDX & BIT(29)) pHlp->pfnPrintf(pHlp, " TM");
1118 if (uEDX & BIT(30)) pHlp->pfnPrintf(pHlp, " 30");
1119 if (uEDX & BIT(31)) pHlp->pfnPrintf(pHlp, " PBE");
1120 pHlp->pfnPrintf(pHlp, "\n");
1121
1122 uint32_t uECX = Guest.ecx;
1123 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1124 if (uECX & BIT(0)) pHlp->pfnPrintf(pHlp, " SSE3");
1125 if (uECX & BIT(1)) pHlp->pfnPrintf(pHlp, " 1");
1126 if (uECX & BIT(2)) pHlp->pfnPrintf(pHlp, " 2");
1127 if (uECX & BIT(3)) pHlp->pfnPrintf(pHlp, " MONITOR");
1128 if (uECX & BIT(4)) pHlp->pfnPrintf(pHlp, " DS-CPL");
1129 if (uECX & BIT(5)) pHlp->pfnPrintf(pHlp, " VMX");
1130 if (uECX & BIT(6)) pHlp->pfnPrintf(pHlp, " 6");
1131 if (uECX & BIT(7)) pHlp->pfnPrintf(pHlp, " EST");
1132 if (uECX & BIT(8)) pHlp->pfnPrintf(pHlp, " TM2");
1133 if (uECX & BIT(9)) pHlp->pfnPrintf(pHlp, " 9");
1134 if (uECX & BIT(10)) pHlp->pfnPrintf(pHlp, " CNXT-ID");
1135 if (uECX & BIT(11)) pHlp->pfnPrintf(pHlp, " 11");
1136 if (uECX & BIT(12)) pHlp->pfnPrintf(pHlp, " 12");
1137 if (uECX & BIT(13)) pHlp->pfnPrintf(pHlp, " CX16");
1138 for (unsigned iBit = 14; iBit < 32; iBit++)
1139 if (uECX & BIT(iBit))
1140 pHlp->pfnPrintf(pHlp, " %d", iBit);
1141 pHlp->pfnPrintf(pHlp, "\n");
1142 }
1143 else
1144 {
1145 ASMCpuId(1, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1146
1147 X86CPUIDFEATEDX EdxHost = *(PX86CPUIDFEATEDX)&Host.edx;
1148 X86CPUIDFEATECX EcxHost = *(PX86CPUIDFEATECX)&Host.ecx;
1149 X86CPUIDFEATEDX EdxGuest = *(PX86CPUIDFEATEDX)&Guest.edx;
1150 X86CPUIDFEATECX EcxGuest = *(PX86CPUIDFEATECX)&Guest.ecx;
1151
1152 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1153 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", EdxGuest.u1FPU, EdxHost.u1FPU);
1154 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", EdxGuest.u1VME, EdxHost.u1VME);
1155 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", EdxGuest.u1DE, EdxHost.u1DE);
1156 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", EdxGuest.u1PSE, EdxHost.u1PSE);
1157 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", EdxGuest.u1TSC, EdxHost.u1TSC);
1158 pHlp->pfnPrintf(pHlp, "MSR - Model Specific Registers = %d (%d)\n", EdxGuest.u1MSR, EdxHost.u1MSR);
1159 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", EdxGuest.u1PAE, EdxHost.u1PAE);
1160 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", EdxGuest.u1MCE, EdxHost.u1MCE);
1161 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", EdxGuest.u1CX8, EdxHost.u1CX8);
1162 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", EdxGuest.u1APIC, EdxHost.u1APIC);
1163 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved1, EdxHost.u1Reserved1);
1164 pHlp->pfnPrintf(pHlp, "SEP - SYSENTER and SYSEXIT = %d (%d)\n", EdxGuest.u1SEP, EdxHost.u1SEP);
1165 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", EdxGuest.u1MTRR, EdxHost.u1MTRR);
1166 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", EdxGuest.u1PGE, EdxHost.u1PGE);
1167 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", EdxGuest.u1MCA, EdxHost.u1MCA);
1168 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", EdxGuest.u1CMOV, EdxHost.u1CMOV);
1169 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", EdxGuest.u1PAT, EdxHost.u1PAT);
1170 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", EdxGuest.u1PSE36, EdxHost.u1PSE36);
1171 pHlp->pfnPrintf(pHlp, "PSN - Processor Serial Number = %d (%d)\n", EdxGuest.u1PSN, EdxHost.u1PSN);
1172 pHlp->pfnPrintf(pHlp, "CLFSH - CLFLUSH Instruction. = %d (%d)\n", EdxGuest.u1CLFSH, EdxHost.u1CLFSH);
1173 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EdxGuest.u1Reserved2, EdxHost.u1Reserved2);
1174 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", EdxGuest.u1DS, EdxHost.u1DS);
1175 pHlp->pfnPrintf(pHlp, "ACPI - Thermal Mon. & Soft. Clock Ctrl.= %d (%d)\n", EdxGuest.u1ACPI, EdxHost.u1ACPI);
1176 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", EdxGuest.u1MMX, EdxHost.u1MMX);
1177 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", EdxGuest.u1FXSR, EdxHost.u1FXSR);
1178 pHlp->pfnPrintf(pHlp, "SSE - SSE Support = %d (%d)\n", EdxGuest.u1SSE, EdxHost.u1SSE);
1179 pHlp->pfnPrintf(pHlp, "SSE2 - SSE2 Support = %d (%d)\n", EdxGuest.u1SSE2, EdxHost.u1SSE2);
1180 pHlp->pfnPrintf(pHlp, "SS - Self Snoop = %d (%d)\n", EdxGuest.u1SS, EdxHost.u1SS);
1181 pHlp->pfnPrintf(pHlp, "HTT - Hyper-Threading Technolog = %d (%d)\n", EdxGuest.u1HTT, EdxHost.u1HTT);
1182 pHlp->pfnPrintf(pHlp, "TM - Thermal Monitor = %d (%d)\n", EdxGuest.u1TM, EdxHost.u1TM);
1183 pHlp->pfnPrintf(pHlp, "30 - Reserved = %d (%d)\n", EdxGuest.u1Reserved3, EdxHost.u1Reserved3);
1184 pHlp->pfnPrintf(pHlp, "PBE - Pending Break Enable = %d (%d)\n", EdxGuest.u1PBE, EdxHost.u1PBE);
1185
1186 pHlp->pfnPrintf(pHlp, "Supports SSE3 or not = %d (%d)\n", EcxGuest.u1SSE3, EcxHost.u1SSE3);
1187 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u2Reserved1, EcxHost.u2Reserved1);
1188 pHlp->pfnPrintf(pHlp, "Supports MONITOR/MWAIT = %d (%d)\n", EcxGuest.u1Monitor, EcxHost.u1Monitor);
1189 pHlp->pfnPrintf(pHlp, "CPL-DS - CPL Qualified Debug Store = %d (%d)\n", EcxGuest.u1CPLDS, EcxHost.u1CPLDS);
1190 pHlp->pfnPrintf(pHlp, "VMX - Virtual Machine Technology = %d (%d)\n", EcxGuest.u1VMX, EcxHost.u1VMX);
1191 pHlp->pfnPrintf(pHlp, "Reserved = %d (%d)\n", EcxGuest.u1Reserved2, EcxHost.u1Reserved2);
1192 pHlp->pfnPrintf(pHlp, "Enhanced SpeedStep Technology = %d (%d)\n", EcxGuest.u1EST, EcxHost.u1EST);
1193 pHlp->pfnPrintf(pHlp, "Terminal Monitor 2 = %d (%d)\n", EcxGuest.u1TM2, EcxHost.u1TM2);
1194 pHlp->pfnPrintf(pHlp, "Supports Supplemental SSE3 or not = %d (%d)\n", EcxGuest.u1SSSE3, EcxHost.u1SSSE3);
1195 pHlp->pfnPrintf(pHlp, "L1 Context ID = %d (%d)\n", EcxGuest.u1CNTXID, EcxHost.u1CNTXID);
1196 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u2Reserved4, EcxHost.u2Reserved4);
1197 pHlp->pfnPrintf(pHlp, "CMPXCHG16B = %d (%d)\n", EcxGuest.u1CX16, EcxHost.u1CX16);
1198 pHlp->pfnPrintf(pHlp, "xTPR Update Control = %d (%d)\n", EcxGuest.u1TPRUpdate, EcxHost.u1TPRUpdate);
1199 pHlp->pfnPrintf(pHlp, "Reserved = %#x (%#x)\n",EcxGuest.u17Reserved5, EcxHost.u17Reserved5);
1200 }
1201 }
1202 if (cStdMax >= 2 && iVerbosity)
1203 {
1204 /** @todo */
1205 }
1206
1207 /*
1208 * Extended.
1209 * Implemented after AMD specs.
1210 */
1211 unsigned cExtMax = pVM->cpum.s.aGuestCpuIdExt[0].eax & 0xffff;
1212
1213 pHlp->pfnPrintf(pHlp,
1214 "\n"
1215 " RAW Extended CPUIDs\n"
1216 " Function eax ebx ecx edx\n");
1217 for (unsigned i = 0; i <= ELEMENTS(pVM->cpum.s.aGuestCpuIdExt); i++)
1218 {
1219 Guest = pVM->cpum.s.aGuestCpuIdExt[i];
1220 ASMCpuId(0x80000000 | i, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1221
1222 pHlp->pfnPrintf(pHlp,
1223 "Gst: %08x %08x %08x %08x %08x%s\n"
1224 "Hst: %08x %08x %08x %08x\n",
1225 0x80000000 | i, Guest.eax, Guest.ebx, Guest.ecx, Guest.edx,
1226 i <= cExtMax ? "" : "*",
1227 Host.eax, Host.ebx, Host.ecx, Host.edx);
1228 }
1229
1230 /*
1231 * Understandable output
1232 */
1233 if (iVerbosity && cExtMax >= 0)
1234 {
1235 Guest = pVM->cpum.s.aGuestCpuIdExt[0];
1236 pHlp->pfnPrintf(pHlp,
1237 "Ext Name: %.4s%.4s%.4s\n"
1238 "Ext Supports: 0x80000000-%#010x\n",
1239 &Guest.ebx, &Guest.edx, &Guest.ecx, Guest.eax);
1240 }
1241
1242 if (iVerbosity && cExtMax >= 1)
1243 {
1244 Guest = pVM->cpum.s.aGuestCpuIdExt[1];
1245 uint32_t uEAX = Guest.eax;
1246 pHlp->pfnPrintf(pHlp,
1247 "Family: %d \tExtended: %d \tEffectiv: %d\n"
1248 "Model: %d \tExtended: %d \tEffectiv: %d\n"
1249 "Stepping: %d\n"
1250 "Brand ID: %#05x\n",
1251 (uEAX >> 8) & 0xf, (uEAX >> 20) & 0x7f, ((uEAX >> 8) & 0xf) + (((uEAX >> 8) & 0xf) == 0xf ? (uEAX >> 20) & 0x7f : 0),
1252 (uEAX >> 4) & 0xf, (uEAX >> 16) & 0x0f, ((uEAX >> 4) & 0xf) | (((uEAX >> 4) & 0xf) == 0xf ? (uEAX >> 16) & 0x0f : 0),
1253 (uEAX >> 0) & 0xf,
1254 Guest.ebx & 0xfff);
1255
1256 if (iVerbosity == 1)
1257 {
1258 uint32_t uEDX = Guest.edx;
1259 pHlp->pfnPrintf(pHlp, "Features EDX: ");
1260 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " FPU");
1261 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " VME");
1262 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " DE");
1263 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " PSE");
1264 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TSC");
1265 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " MSR");
1266 if (uEDX & BIT(6)) pHlp->pfnPrintf(pHlp, " PAE");
1267 if (uEDX & BIT(7)) pHlp->pfnPrintf(pHlp, " MCE");
1268 if (uEDX & BIT(8)) pHlp->pfnPrintf(pHlp, " CX8");
1269 if (uEDX & BIT(9)) pHlp->pfnPrintf(pHlp, " APIC");
1270 if (uEDX & BIT(10)) pHlp->pfnPrintf(pHlp, " 10");
1271 if (uEDX & BIT(11)) pHlp->pfnPrintf(pHlp, " SCR");
1272 if (uEDX & BIT(12)) pHlp->pfnPrintf(pHlp, " MTRR");
1273 if (uEDX & BIT(13)) pHlp->pfnPrintf(pHlp, " PGE");
1274 if (uEDX & BIT(14)) pHlp->pfnPrintf(pHlp, " MCA");
1275 if (uEDX & BIT(15)) pHlp->pfnPrintf(pHlp, " CMOV");
1276 if (uEDX & BIT(16)) pHlp->pfnPrintf(pHlp, " PAT");
1277 if (uEDX & BIT(17)) pHlp->pfnPrintf(pHlp, " PSE36");
1278 if (uEDX & BIT(18)) pHlp->pfnPrintf(pHlp, " 18");
1279 if (uEDX & BIT(19)) pHlp->pfnPrintf(pHlp, " 19");
1280 if (uEDX & BIT(20)) pHlp->pfnPrintf(pHlp, " NX");
1281 if (uEDX & BIT(21)) pHlp->pfnPrintf(pHlp, " 21");
1282 if (uEDX & BIT(22)) pHlp->pfnPrintf(pHlp, " ExtMMX");
1283 if (uEDX & BIT(23)) pHlp->pfnPrintf(pHlp, " MMX");
1284 if (uEDX & BIT(24)) pHlp->pfnPrintf(pHlp, " FXSR");
1285 if (uEDX & BIT(25)) pHlp->pfnPrintf(pHlp, " FastFXSR");
1286 if (uEDX & BIT(26)) pHlp->pfnPrintf(pHlp, " Page1GB");
1287 if (uEDX & BIT(27)) pHlp->pfnPrintf(pHlp, " RDTSCP");
1288 if (uEDX & BIT(28)) pHlp->pfnPrintf(pHlp, " 28");
1289 if (uEDX & BIT(29)) pHlp->pfnPrintf(pHlp, " LongMode");
1290 if (uEDX & BIT(30)) pHlp->pfnPrintf(pHlp, " Ext3DNow");
1291 if (uEDX & BIT(31)) pHlp->pfnPrintf(pHlp, " 3DNow");
1292 pHlp->pfnPrintf(pHlp, "\n");
1293
1294 uint32_t uECX = Guest.ecx;
1295 pHlp->pfnPrintf(pHlp, "Features ECX: ");
1296 if (uECX & BIT(0)) pHlp->pfnPrintf(pHlp, " LAHF/SAHF");
1297 if (uECX & BIT(1)) pHlp->pfnPrintf(pHlp, " CMPL");
1298 if (uECX & BIT(2)) pHlp->pfnPrintf(pHlp, " SVM");
1299 if (uECX & BIT(3)) pHlp->pfnPrintf(pHlp, " ExtAPIC");
1300 if (uECX & BIT(4)) pHlp->pfnPrintf(pHlp, " CR8L");
1301 if (uECX & BIT(5)) pHlp->pfnPrintf(pHlp, " ABM");
1302 if (uECX & BIT(6)) pHlp->pfnPrintf(pHlp, " SSE4A");
1303 if (uECX & BIT(7)) pHlp->pfnPrintf(pHlp, " MISALNSSE");
1304 if (uECX & BIT(8)) pHlp->pfnPrintf(pHlp, " 3DNOWPRF");
1305 if (uECX & BIT(9)) pHlp->pfnPrintf(pHlp, " OSVW");
1306 if (uECX & BIT(12)) pHlp->pfnPrintf(pHlp, " SKINIT");
1307 if (uECX & BIT(13)) pHlp->pfnPrintf(pHlp, " WDT");
1308 for (unsigned iBit = 5; iBit < 32; iBit++)
1309 if (uECX & BIT(iBit))
1310 pHlp->pfnPrintf(pHlp, " %d", iBit);
1311 pHlp->pfnPrintf(pHlp, "\n");
1312 }
1313 else
1314 {
1315 ASMCpuId(0x80000001, &Host.eax, &Host.ebx, &Host.ecx, &Host.edx);
1316
1317 uint32_t uEdxGst = Guest.edx;
1318 uint32_t uEdxHst = Host.edx;
1319 pHlp->pfnPrintf(pHlp, "Mnemonic - Description = guest (host)\n");
1320 pHlp->pfnPrintf(pHlp, "FPU - x87 FPU on Chip = %d (%d)\n", !!(uEdxGst & BIT( 0)), !!(uEdxHst & BIT( 0)));
1321 pHlp->pfnPrintf(pHlp, "VME - Virtual 8086 Mode Enhancements = %d (%d)\n", !!(uEdxGst & BIT( 1)), !!(uEdxHst & BIT( 1)));
1322 pHlp->pfnPrintf(pHlp, "DE - Debugging extensions = %d (%d)\n", !!(uEdxGst & BIT( 2)), !!(uEdxHst & BIT( 2)));
1323 pHlp->pfnPrintf(pHlp, "PSE - Page Size Extension = %d (%d)\n", !!(uEdxGst & BIT( 3)), !!(uEdxHst & BIT( 3)));
1324 pHlp->pfnPrintf(pHlp, "TSC - Time Stamp Counter = %d (%d)\n", !!(uEdxGst & BIT( 4)), !!(uEdxHst & BIT( 4)));
1325 pHlp->pfnPrintf(pHlp, "MSR - K86 Model Specific Registers = %d (%d)\n", !!(uEdxGst & BIT( 5)), !!(uEdxHst & BIT( 5)));
1326 pHlp->pfnPrintf(pHlp, "PAE - Physical Address Extension = %d (%d)\n", !!(uEdxGst & BIT( 6)), !!(uEdxHst & BIT( 6)));
1327 pHlp->pfnPrintf(pHlp, "MCE - Machine Check Exception = %d (%d)\n", !!(uEdxGst & BIT( 7)), !!(uEdxHst & BIT( 7)));
1328 pHlp->pfnPrintf(pHlp, "CX8 - CMPXCHG8B instruction = %d (%d)\n", !!(uEdxGst & BIT( 8)), !!(uEdxHst & BIT( 8)));
1329 pHlp->pfnPrintf(pHlp, "APIC - APIC On-Chip = %d (%d)\n", !!(uEdxGst & BIT( 9)), !!(uEdxHst & BIT( 9)));
1330 pHlp->pfnPrintf(pHlp, "10 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(10)), !!(uEdxHst & BIT(10)));
1331 pHlp->pfnPrintf(pHlp, "SEP - SYSCALL and SYSRET = %d (%d)\n", !!(uEdxGst & BIT(11)), !!(uEdxHst & BIT(11)));
1332 pHlp->pfnPrintf(pHlp, "MTRR - Memory Type Range Registers = %d (%d)\n", !!(uEdxGst & BIT(12)), !!(uEdxHst & BIT(12)));
1333 pHlp->pfnPrintf(pHlp, "PGE - PTE Global Bit = %d (%d)\n", !!(uEdxGst & BIT(13)), !!(uEdxHst & BIT(13)));
1334 pHlp->pfnPrintf(pHlp, "MCA - Machine Check Architecture = %d (%d)\n", !!(uEdxGst & BIT(14)), !!(uEdxHst & BIT(14)));
1335 pHlp->pfnPrintf(pHlp, "CMOV - Conditional Move Instructions = %d (%d)\n", !!(uEdxGst & BIT(15)), !!(uEdxHst & BIT(15)));
1336 pHlp->pfnPrintf(pHlp, "PAT - Page Attribute Table = %d (%d)\n", !!(uEdxGst & BIT(16)), !!(uEdxHst & BIT(16)));
1337 pHlp->pfnPrintf(pHlp, "PSE-36 - 36-bit Page Size Extention = %d (%d)\n", !!(uEdxGst & BIT(17)), !!(uEdxHst & BIT(17)));
1338 pHlp->pfnPrintf(pHlp, "18 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(18)), !!(uEdxHst & BIT(18)));
1339 pHlp->pfnPrintf(pHlp, "19 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(19)), !!(uEdxHst & BIT(19)));
1340 pHlp->pfnPrintf(pHlp, "NX - No-Execute Page Protection = %d (%d)\n", !!(uEdxGst & BIT(20)), !!(uEdxHst & BIT(20)));
1341 pHlp->pfnPrintf(pHlp, "DS - Debug Store = %d (%d)\n", !!(uEdxGst & BIT(21)), !!(uEdxHst & BIT(21)));
1342 pHlp->pfnPrintf(pHlp, "AXMMX - AMD Extensions to MMX Instr. = %d (%d)\n", !!(uEdxGst & BIT(22)), !!(uEdxHst & BIT(22)));
1343 pHlp->pfnPrintf(pHlp, "MMX - Intel MMX Technology = %d (%d)\n", !!(uEdxGst & BIT(23)), !!(uEdxHst & BIT(23)));
1344 pHlp->pfnPrintf(pHlp, "FXSR - FXSAVE and FXRSTOR Instructions = %d (%d)\n", !!(uEdxGst & BIT(24)), !!(uEdxHst & BIT(24)));
1345 pHlp->pfnPrintf(pHlp, "25 - AMD fast FXSAVE and FXRSTOR Instr.= %d (%d)\n", !!(uEdxGst & BIT(25)), !!(uEdxHst & BIT(25)));
1346 pHlp->pfnPrintf(pHlp, "26 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(26)), !!(uEdxHst & BIT(26)));
1347 pHlp->pfnPrintf(pHlp, "27 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(27)), !!(uEdxHst & BIT(27)));
1348 pHlp->pfnPrintf(pHlp, "28 - Reserved = %d (%d)\n", !!(uEdxGst & BIT(28)), !!(uEdxHst & BIT(28)));
1349 pHlp->pfnPrintf(pHlp, "29 - AMD Long Mode = %d (%d)\n", !!(uEdxGst & BIT(29)), !!(uEdxHst & BIT(29)));
1350 pHlp->pfnPrintf(pHlp, "30 - AMD Extensions to 3DNow = %d (%d)\n", !!(uEdxGst & BIT(30)), !!(uEdxHst & BIT(30)));
1351 pHlp->pfnPrintf(pHlp, "31 - AMD 3DNow = %d (%d)\n", !!(uEdxGst & BIT(31)), !!(uEdxHst & BIT(31)));
1352
1353 uint32_t uEcxGst = Guest.ecx;
1354 uint32_t uEcxHst = Host.ecx;
1355 pHlp->pfnPrintf(pHlp, "LahfSahf - LAHF/SAHF in 64-bit mode = %d (%d)\n", !!(uEcxGst & BIT( 0)), !!(uEcxHst & BIT( 0)));
1356 pHlp->pfnPrintf(pHlp, "CmpLegacy - Core MP legacy mode (depr) = %d (%d)\n", !!(uEcxGst & BIT( 1)), !!(uEcxHst & BIT( 1)));
1357 pHlp->pfnPrintf(pHlp, "SVM - AMD VM Extensions = %d (%d)\n", !!(uEcxGst & BIT( 2)), !!(uEcxHst & BIT( 2)));
1358 pHlp->pfnPrintf(pHlp, "APIC registers starting at 0x400 = %d (%d)\n", !!(uEcxGst & BIT( 3)), !!(uEcxHst & BIT( 3)));
1359 pHlp->pfnPrintf(pHlp, "AltMovCR8 - LOCK MOV CR0 means MOV CR8 = %d (%d)\n", !!(uEcxGst & BIT( 4)), !!(uEcxHst & BIT( 4)));
1360 pHlp->pfnPrintf(pHlp, "Advanced bit manipulation = %d (%d)\n", !!(uEcxGst & BIT( 5)), !!(uEcxHst & BIT( 5)));
1361 pHlp->pfnPrintf(pHlp, "SSE4A instruction support = %d (%d)\n", !!(uEcxGst & BIT( 6)), !!(uEcxHst & BIT( 6)));
1362 pHlp->pfnPrintf(pHlp, "Misaligned SSE mode = %d (%d)\n", !!(uEcxGst & BIT( 7)), !!(uEcxHst & BIT( 7)));
1363 pHlp->pfnPrintf(pHlp, "PREFETCH and PREFETCHW instruction = %d (%d)\n", !!(uEcxGst & BIT( 8)), !!(uEcxHst & BIT( 8)));
1364 pHlp->pfnPrintf(pHlp, "OS visible workaround = %d (%d)\n", !!(uEcxGst & BIT( 9)), !!(uEcxHst & BIT( 9)));
1365 pHlp->pfnPrintf(pHlp, "11:10 - Reserved = %#x (%#x)\n", (uEcxGst >> 10) & 3, (uEcxHst >> 10) & 3);
1366 pHlp->pfnPrintf(pHlp, "SKINIT, STGI, and DEV support = %d (%d)\n", !!(uEcxGst & BIT(12)), !!(uEcxHst & BIT(12)));
1367 pHlp->pfnPrintf(pHlp, "Watchdog timer support. = %d (%d)\n", !!(uEcxGst & BIT(13)), !!(uEcxHst & BIT(13)));
1368 pHlp->pfnPrintf(pHlp, "31:14 - Reserved = %#x (%#x)\n", uEcxGst >> 14, uEcxHst >> 14);
1369 }
1370 }
1371
1372 if (iVerbosity && cExtMax >= 2)
1373 {
1374 char szString[4*4*3+1] = {0};
1375 uint32_t *pu32 = (uint32_t *)szString;
1376 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].eax;
1377 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ebx;
1378 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].ecx;
1379 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[2].edx;
1380 if (cExtMax >= 3)
1381 {
1382 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].eax;
1383 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ebx;
1384 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].ecx;
1385 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[3].edx;
1386 }
1387 if (cExtMax >= 4)
1388 {
1389 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].eax;
1390 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ebx;
1391 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].ecx;
1392 *pu32++ = pVM->cpum.s.aGuestCpuIdExt[4].edx;
1393 }
1394 pHlp->pfnPrintf(pHlp, "Full Name: %s\n", szString);
1395 }
1396
1397 if (iVerbosity && cExtMax >= 5)
1398 {
1399 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[5].eax;
1400 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[5].ebx;
1401 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[5].ecx;
1402 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[5].edx;
1403 char sz1[32];
1404 char sz2[32];
1405
1406 pHlp->pfnPrintf(pHlp,
1407 "TLB 2/4M Instr/Uni: %s %3d entries\n"
1408 "TLB 2/4M Data: %s %3d entries\n",
1409 getCacheAss((uEAX >> 8) & 0xff, sz1), (uEAX >> 0) & 0xff,
1410 getCacheAss((uEAX >> 24) & 0xff, sz2), (uEAX >> 16) & 0xff);
1411 pHlp->pfnPrintf(pHlp,
1412 "TLB 4K Instr/Uni: %s %3d entries\n"
1413 "TLB 4K Data: %s %3d entries\n",
1414 getCacheAss((uEBX >> 8) & 0xff, sz1), (uEBX >> 0) & 0xff,
1415 getCacheAss((uEBX >> 24) & 0xff, sz2), (uEBX >> 16) & 0xff);
1416 pHlp->pfnPrintf(pHlp, "L1 Instr Cache Line Size: %d bytes\n"
1417 "L1 Instr Cache Lines Per Tag: %d\n"
1418 "L1 Instr Cache Associativity: %s\n"
1419 "L1 Instr Cache Size: %d KB\n",
1420 (uEDX >> 0) & 0xff,
1421 (uEDX >> 8) & 0xff,
1422 getCacheAss((uEDX >> 16) & 0xff, sz1),
1423 (uEDX >> 24) & 0xff);
1424 pHlp->pfnPrintf(pHlp,
1425 "L1 Data Cache Line Size: %d bytes\n"
1426 "L1 Data Cache Lines Per Tag: %d\n"
1427 "L1 Data Cache Associativity: %s\n"
1428 "L1 Data Cache Size: %d KB\n",
1429 (uECX >> 0) & 0xff,
1430 (uECX >> 8) & 0xff,
1431 getCacheAss((uECX >> 16) & 0xff, sz1),
1432 (uECX >> 24) & 0xff);
1433 }
1434
1435 if (iVerbosity && cExtMax >= 6)
1436 {
1437 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[6].eax;
1438 uint32_t uEBX = pVM->cpum.s.aGuestCpuIdExt[6].ebx;
1439 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[6].edx;
1440
1441 pHlp->pfnPrintf(pHlp,
1442 "L2 TLB 2/4M Instr/Uni: %s %4d entries\n"
1443 "L2 TLB 2/4M Data: %s %4d entries\n",
1444 getL2CacheAss((uEAX >> 12) & 0xf), (uEAX >> 0) & 0xfff,
1445 getL2CacheAss((uEAX >> 28) & 0xf), (uEAX >> 16) & 0xfff);
1446 pHlp->pfnPrintf(pHlp,
1447 "L2 TLB 4K Instr/Uni: %s %4d entries\n"
1448 "L2 TLB 4K Data: %s %4d entries\n",
1449 getL2CacheAss((uEBX >> 12) & 0xf), (uEBX >> 0) & 0xfff,
1450 getL2CacheAss((uEBX >> 28) & 0xf), (uEBX >> 16) & 0xfff);
1451 pHlp->pfnPrintf(pHlp,
1452 "L2 Cache Line Size: %d bytes\n"
1453 "L2 Cache Lines Per Tag: %d\n"
1454 "L2 Cache Associativity: %s\n"
1455 "L2 Cache Size: %d KB\n",
1456 (uEDX >> 0) & 0xff,
1457 (uEDX >> 8) & 0xf,
1458 getL2CacheAss((uEDX >> 12) & 0xf),
1459 (uEDX >> 16) & 0xffff);
1460 }
1461
1462 if (iVerbosity && cExtMax >= 7)
1463 {
1464 uint32_t uEDX = pVM->cpum.s.aGuestCpuIdExt[7].edx;
1465
1466 pHlp->pfnPrintf(pHlp, "APM Features: ");
1467 if (uEDX & BIT(0)) pHlp->pfnPrintf(pHlp, " TS");
1468 if (uEDX & BIT(1)) pHlp->pfnPrintf(pHlp, " FID");
1469 if (uEDX & BIT(2)) pHlp->pfnPrintf(pHlp, " VID");
1470 if (uEDX & BIT(3)) pHlp->pfnPrintf(pHlp, " TTP");
1471 if (uEDX & BIT(4)) pHlp->pfnPrintf(pHlp, " TM");
1472 if (uEDX & BIT(5)) pHlp->pfnPrintf(pHlp, " STC");
1473 for (unsigned iBit = 6; iBit < 32; iBit++)
1474 if (uEDX & BIT(iBit))
1475 pHlp->pfnPrintf(pHlp, " %d", iBit);
1476 pHlp->pfnPrintf(pHlp, "\n");
1477 }
1478
1479 if (iVerbosity && cExtMax >= 8)
1480 {
1481 uint32_t uEAX = pVM->cpum.s.aGuestCpuIdExt[8].eax;
1482 uint32_t uECX = pVM->cpum.s.aGuestCpuIdExt[8].ecx;
1483
1484 pHlp->pfnPrintf(pHlp,
1485 "Physical Address Width: %d bits\n"
1486 "Virtual Address Width: %d bits\n",
1487 (uEAX >> 0) & 0xff,
1488 (uEAX >> 8) & 0xff);
1489 pHlp->pfnPrintf(pHlp,
1490 "Physical Core Count: %d\n",
1491 (uECX >> 0) & 0xff);
1492 }
1493}
1494
1495
1496/**
1497 * Structure used when disassembling and instructions in DBGF.
1498 * This is used so the reader function can get the stuff it needs.
1499 */
1500typedef struct CPUMDISASSTATE
1501{
1502 /** Pointer to the CPU structure. */
1503 PDISCPUSTATE pCpu;
1504 /** The VM handle. */
1505 PVM pVM;
1506 /** Pointer to the first byte in the segemnt. */
1507 RTGCUINTPTR GCPtrSegBase;
1508 /** Pointer to the byte after the end of the segment. (might have wrapped!) */
1509 RTGCUINTPTR GCPtrSegEnd;
1510 /** The size of the segment minus 1. */
1511 RTGCUINTPTR cbSegLimit;
1512 /** Pointer to the current page - HC Ptr. */
1513 void *pvPageHC;
1514 /** Pointer to the current page - GC Ptr. */
1515 RTGCPTR pvPageGC;
1516 /** The lock information that PGMPhysReleasePageMappingLock needs. */
1517 PGMPAGEMAPLOCK PageMapLock;
1518 /** Whether the PageMapLock is valid or not. */
1519 bool fLocked;
1520} CPUMDISASSTATE, *PCPUMDISASSTATE;
1521
1522
1523/**
1524 * Instruction reader.
1525 *
1526 * @returns VBox status code.
1527 * @param PtrSrc Address to read from.
1528 * In our case this is relative to the selector pointed to by the 2nd user argument of uDisCpu.
1529 * @param pu8Dst Where to store the bytes.
1530 * @param cbRead Number of bytes to read.
1531 * @param uDisCpu Pointer to the disassembler cpu state.
1532 * In this context it's always pointer to the Core of a DBGFDISASSTATE.
1533 */
1534static DECLCALLBACK(int) cpumR3DisasInstrRead(RTHCUINTPTR PtrSrc, uint8_t *pu8Dst, uint32_t cbRead, void *uDisCpu)
1535{
1536 PDISCPUSTATE pCpu = (PDISCPUSTATE)uDisCpu;
1537 PCPUMDISASSTATE pState = (PCPUMDISASSTATE)pCpu->apvUserData[0];
1538 Assert(cbRead > 0);
1539 for (;;)
1540 {
1541 RTGCUINTPTR GCPtr = PtrSrc + pState->GCPtrSegBase;
1542
1543 /* Need to update the page translation? */
1544 if ( !pState->pvPageHC
1545 || (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
1546 {
1547 int rc = VINF_SUCCESS;
1548
1549 /* translate the address */
1550 pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
1551 if (MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
1552 {
1553 pState->pvPageHC = MMHyperGC2HC(pState->pVM, pState->pvPageGC);
1554 if (!pState->pvPageHC)
1555 rc = VERR_INVALID_POINTER;
1556 }
1557 else
1558 {
1559 /* Release mapping lock previously acquired. */
1560 if (pState->fLocked)
1561 PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
1562 rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVM, pState->pvPageGC, &pState->pvPageHC, &pState->PageMapLock);
1563 pState->fLocked = RT_SUCCESS_NP(rc);
1564 }
1565 if (VBOX_FAILURE(rc))
1566 {
1567 pState->pvPageHC = NULL;
1568 return rc;
1569 }
1570 }
1571
1572 /* check the segemnt limit */
1573 if (PtrSrc > pState->cbSegLimit)
1574 return VERR_OUT_OF_SELECTOR_BOUNDS;
1575
1576 /* calc how much we can read */
1577 uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
1578 RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
1579 if (cb > cbSeg && !cbSeg)
1580 cb = cbSeg;
1581 if (cb > cbRead)
1582 cb = cbRead;
1583
1584 /* read and advance */
1585 memcpy(pu8Dst, (char *)pState->pvPageHC + (GCPtr & PAGE_OFFSET_MASK), cb);
1586 cbRead -= cb;
1587 if (!cbRead)
1588 return VINF_SUCCESS;
1589 pu8Dst += cb;
1590 PtrSrc += cb;
1591 }
1592}
1593
1594
1595/**
1596 * Disassemble an instruction and return the information in the provided structure.
1597 *
1598 * @returns VBox status code.
1599 * @param pVM VM Handle
1600 * @param pCtx CPU context
1601 * @param GCPtrPC Program counter (relative to CS) to disassemble from.
1602 * @param pCpu Disassembly state
1603 * @param pszPrefix String prefix for logging (debug only)
1604 *
1605 */
1606CPUMR3DECL(int) CPUMR3DisasmInstrCPU(PVM pVM, PCPUMCTX pCtx, RTGCPTR GCPtrPC, PDISCPUSTATE pCpu, const char *pszPrefix)
1607{
1608 CPUMDISASSTATE State;
1609 int rc;
1610
1611 State.pCpu = pCpu;
1612 State.pvPageGC = 0;
1613 State.pvPageHC = NULL;
1614 State.pVM = pVM;
1615 State.fLocked = false;
1616
1617 /*
1618 * Get selector information.
1619 */
1620 if ( (pCtx->cr0 & X86_CR0_PE)
1621 && pCtx->eflags.Bits.u1VM == 0)
1622 {
1623 if (CPUMAreHiddenSelRegsValid(pVM))
1624 {
1625 State.GCPtrSegBase = pCtx->csHid.u32Base;
1626 State.GCPtrSegEnd = pCtx->csHid.u32Limit + 1 + (RTGCUINTPTR)pCtx->csHid.u32Base;
1627 State.cbSegLimit = pCtx->csHid.u32Limit;
1628 pCpu->mode = pCtx->csHid.Attr.n.u1DefBig ? CPUMODE_32BIT : CPUMODE_16BIT;
1629 }
1630 else
1631 {
1632 SELMSELINFO SelInfo;
1633
1634 rc = SELMR3GetShadowSelectorInfo(pVM, pCtx->cs, &SelInfo);
1635 if (!VBOX_SUCCESS(rc))
1636 {
1637 AssertMsgFailed(("SELMR3GetShadowSelectorInfo failed for %04X:%VGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
1638 return rc;
1639 }
1640
1641 /*
1642 * Validate the selector.
1643 */
1644 rc = SELMSelInfoValidateCS(&SelInfo, pCtx->ss);
1645 if (!VBOX_SUCCESS(rc))
1646 {
1647 AssertMsgFailed(("SELMSelInfoValidateCS failed for %04X:%VGv rc=%d\n", pCtx->cs, GCPtrPC, rc));
1648 return rc;
1649 }
1650 State.GCPtrSegBase = SelInfo.GCPtrBase;
1651 State.GCPtrSegEnd = SelInfo.cbLimit + 1 + (RTGCUINTPTR)SelInfo.GCPtrBase;
1652 State.cbSegLimit = SelInfo.cbLimit;
1653 pCpu->mode = SelInfo.Raw.Gen.u1DefBig ? CPUMODE_32BIT : CPUMODE_16BIT;
1654 }
1655 }
1656 else
1657 {
1658 /* real or V86 mode */
1659 pCpu->mode = CPUMODE_16BIT;
1660 State.GCPtrSegBase = pCtx->cs * 16;
1661 State.GCPtrSegEnd = 0xFFFFFFFF;
1662 State.cbSegLimit = 0xFFFFFFFF;
1663 }
1664
1665 /*
1666 * Disassemble the instruction.
1667 */
1668 pCpu->pfnReadBytes = cpumR3DisasInstrRead;
1669 pCpu->apvUserData[0] = &State;
1670
1671 uint32_t cbInstr;
1672#ifdef LOG_ENABLED
1673 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, NULL);
1674 if (VBOX_SUCCESS(rc))
1675 {
1676#else
1677 char szOutput[160];
1678 rc = DISInstr(pCpu, GCPtrPC, 0, &cbInstr, &szOutput[0]);
1679 if (VBOX_SUCCESS(rc))
1680 {
1681 /* log it */
1682 if (pszPrefix)
1683 Log(("%s: %s", pszPrefix, szOutput));
1684 else
1685 Log(("%s", szOutput));
1686#endif
1687 rc = VINF_SUCCESS;
1688 }
1689 else
1690 Log(("CPUMR3DisasmInstrCPU: DISInstr failed for %04X:%VGv rc=%Vrc\n", pCtx->cs, GCPtrPC, rc));
1691
1692 /* Release mapping lock acquired in cpumR3DisasInstrRead. */
1693 if (State.fLocked)
1694 PGMPhysReleasePageMappingLock(pVM, &State.PageMapLock);
1695
1696 return rc;
1697}
1698
1699
1700#ifdef DEBUG
1701/**
1702 * Disassemble an instruction and dump it to the log
1703 *
1704 * @returns VBox status code.
1705 * @param pVM VM Handle
1706 * @param pCtx CPU context
1707 * @param pc GC instruction pointer
1708 * @param prefix String prefix for logging
1709 * @deprecated Use DBGFR3DisasInstrCurrentLog().
1710 *
1711 */
1712CPUMR3DECL(void) CPUMR3DisasmInstr(PVM pVM, PCPUMCTX pCtx, RTGCPTR pc, char *prefix)
1713{
1714 DISCPUSTATE cpu;
1715
1716 CPUMR3DisasmInstrCPU(pVM, pCtx, pc, &cpu, prefix);
1717}
1718
1719/**
1720 * Disassemble an instruction and dump it to the log
1721 *
1722 * @returns VBox status code.
1723 * @param pVM VM Handle
1724 * @param pCtx CPU context
1725 * @param pc GC instruction pointer
1726 * @param prefix String prefix for logging
1727 * @param nrInstructions
1728 *
1729 */
1730CPUMR3DECL(void) CPUMR3DisasmBlock(PVM pVM, PCPUMCTX pCtx, RTGCPTR pc, char *prefix, int nrInstructions)
1731{
1732 for(int i=0;i<nrInstructions;i++)
1733 {
1734 DISCPUSTATE cpu;
1735
1736 CPUMR3DisasmInstrCPU(pVM, pCtx, pc, &cpu, prefix);
1737 pc += cpu.opsize;
1738 }
1739}
1740
1741#endif
1742
1743#ifdef DEBUG
1744/**
1745 * Debug helper - Saves guest context on raw mode entry (for fatal dump)
1746 *
1747 * @internal
1748 */
1749CPUMR3DECL(void) CPUMR3SaveEntryCtx(PVM pVM)
1750{
1751 pVM->cpum.s.GuestEntry = pVM->cpum.s.Guest;
1752}
1753#endif
1754
1755
1756/**
1757 * API for controlling a few of the CPU features found in CR4.
1758 *
1759 * Currently only X86_CR4_TSD is accepted as input.
1760 *
1761 * @returns VBox status code.
1762 *
1763 * @param pVM The VM handle.
1764 * @param fOr The CR4 OR mask.
1765 * @param fAnd The CR4 AND mask.
1766 */
1767CPUMR3DECL(int) CPUMR3SetCR4Feature(PVM pVM, RTHCUINTREG fOr, RTHCUINTREG fAnd)
1768{
1769 AssertMsgReturn(!(fOr & ~(X86_CR4_TSD)), ("%#x\n", fOr), VERR_INVALID_PARAMETER);
1770 AssertMsgReturn((fAnd & ~(X86_CR4_TSD)) == ~(X86_CR4_TSD), ("%#x\n", fAnd), VERR_INVALID_PARAMETER);
1771
1772 pVM->cpum.s.CR4.OrMask &= fAnd;
1773 pVM->cpum.s.CR4.OrMask |= fOr;
1774
1775 return VINF_SUCCESS;
1776}
1777
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette