DBGFDisas.cpp@ 20774

Last change on this file since 20774 was 19642, checked in by vboxsync, 16 years ago
Fix
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 23.6 KB

Line
1	/* $Id: DBGFDisas.cpp 19642 2009-05-12 15:27:05Z vboxsync $ */
2	/** @file
3	* DBGF - Debugger Facility, Disassembler.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	/*******************************************************************************
23	* Header Files *
24	*******************************************************************************/
25	#define LOG_GROUP LOG_GROUP_DBGF
26	#include <VBox/dbgf.h>
27	#include <VBox/selm.h>
28	#include <VBox/mm.h>
29	#include <VBox/pgm.h>
30	#include <VBox/cpum.h>
31	#include "DBGFInternal.h"
32	#include <VBox/dis.h>
33	#include <VBox/err.h>
34	#include <VBox/param.h>
35	#include <VBox/vm.h>
36
37	#include <VBox/log.h>
38	#include <iprt/assert.h>
39	#include <iprt/string.h>
40	#include <iprt/alloca.h>
41	#include <iprt/ctype.h>
42
43
44	/*******************************************************************************
45	* Structures and Typedefs *
46	*******************************************************************************/
47	/**
48	* Structure used when disassembling and instructions in DBGF.
49	* This is used so the reader function can get the stuff it needs.
50	*/
51	typedef struct
52	{
53	/** The core structure. */
54	DISCPUSTATE Cpu;
55	/** The VM handle. */
56	PVM pVM;
57	/** The VMCPU handle. */
58	PVMCPU pVCpu;
59	/** Pointer to the first byte in the segemnt. */
60	RTGCUINTPTR GCPtrSegBase;
61	/** Pointer to the byte after the end of the segment. (might have wrapped!) */
62	RTGCUINTPTR GCPtrSegEnd;
63	/** The size of the segment minus 1. */
64	RTGCUINTPTR cbSegLimit;
65	/** The guest paging mode. */
66	PGMMODE enmMode;
67	/** Pointer to the current page - R3 Ptr. */
68	void const *pvPageR3;
69	/** Pointer to the current page - GC Ptr. */
70	RTGCPTR pvPageGC;
71	/** Pointer to the next instruction (relative to GCPtrSegBase). */
72	RTGCUINTPTR GCPtrNext;
73	/** The lock information that PGMPhysReleasePageMappingLock needs. */
74	PGMPAGEMAPLOCK PageMapLock;
75	/** Whether the PageMapLock is valid or not. */
76	bool fLocked;
77	/** 64 bits mode or not. */
78	bool f64Bits;
79	} DBGFDISASSTATE, *PDBGFDISASSTATE;
80
81
82	/*******************************************************************************
83	* Internal Functions *
84	*******************************************************************************/
85	static DECLCALLBACK(int) dbgfR3DisasInstrRead(RTUINTPTR pSrc, uint8_t pDest, uint32_t size, void pvUserdata);
86
87
88
89	/**
90	* Calls the dissassembler with the proper reader functions and such for disa
91	*
92	* @returns VBox status code.
93	* @param pVM VM handle
94	* @param pVCpu VMCPU handle
95	* @param pSelInfo The selector info.
96	* @param enmMode The guest paging mode.
97	* @param GCPtr The GC pointer (selector offset).
98	* @param pState The disas CPU state.
99	*/
100	static int dbgfR3DisasInstrFirst(PVM pVM, PVMCPU pVCpu, PDBGFSELINFO pSelInfo, PGMMODE enmMode, RTGCPTR GCPtr, PDBGFDISASSTATE pState)
101	{
102	pState->GCPtrSegBase = pSelInfo->GCPtrBase;
103	pState->GCPtrSegEnd = pSelInfo->cbLimit + 1 + (RTGCUINTPTR)pSelInfo->GCPtrBase;
104	pState->cbSegLimit = pSelInfo->cbLimit;
105	pState->enmMode = enmMode;
106	pState->pvPageGC = 0;
107	pState->pvPageR3 = NULL;
108	pState->pVM = pVM;
109	pState->pVCpu = pVCpu;
110	pState->fLocked = false;
111	pState->f64Bits = enmMode >= PGMMODE_AMD64 && pSelInfo->u.Raw.Gen.u1Long;
112	uint32_t cbInstr;
113	int rc = DISCoreOneEx(GCPtr,
114	pState->f64Bits
115	? CPUMODE_64BIT
116	: pSelInfo->u.Raw.Gen.u1DefBig
117	? CPUMODE_32BIT
118	: CPUMODE_16BIT,
119	dbgfR3DisasInstrRead,
120	&pState->Cpu,
121	&pState->Cpu,
122	&cbInstr);
123	if (RT_SUCCESS(rc))
124	{
125	pState->GCPtrNext = GCPtr + cbInstr;
126	return VINF_SUCCESS;
127	}
128
129	/* cleanup */
130	if (pState->fLocked)
131	{
132	PGMPhysReleasePageMappingLock(pVM, &pState->PageMapLock);
133	pState->fLocked = false;
134	}
135	return rc;
136	}
137
138
139	#if 0
140	/**
141	* Calls the dissassembler for disassembling the next instruction.
142	*
143	* @returns VBox status code.
144	* @param pState The disas CPU state.
145	*/
146	static int dbgfR3DisasInstrNext(PDBGFDISASSTATE pState)
147	{
148	uint32_t cbInstr;
149	int rc = DISInstr(&pState->Cpu, (void *)pState->GCPtrNext, 0, &cbInstr, NULL);
150	if (RT_SUCCESS(rc))
151	{
152	pState->GCPtrNext = GCPtr + cbInstr;
153	return VINF_SUCCESS;
154	}
155	return rc;
156	}
157	#endif
158
159
160	/**
161	* Done with the dissassembler state, free associated resources.
162	*
163	* @param pState The disas CPU state ++.
164	*/
165	static void dbgfR3DisasInstrDone(PDBGFDISASSTATE pState)
166	{
167	if (pState->fLocked)
168	{
169	PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
170	pState->fLocked = false;
171	}
172	}
173
174
175	/**
176	* Instruction reader.
177	*
178	* @returns VBox status code. (Why this is a int32_t and not just an int is also beyond me.)
179	* @param PtrSrc Address to read from.
180	* In our case this is relative to the selector pointed to by the 2nd user argument of uDisCpu.
181	* @param pu8Dst Where to store the bytes.
182	* @param cbRead Number of bytes to read.
183	* @param uDisCpu Pointer to the disassembler cpu state. (Why this is a VBOXHUINTPTR is beyond me...)
184	* In this context it's always pointer to the Core of a DBGFDISASSTATE.
185	*/
186	static DECLCALLBACK(int) dbgfR3DisasInstrRead(RTUINTPTR PtrSrc, uint8_t pu8Dst, uint32_t cbRead, void pvDisCpu)
187	{
188	PDBGFDISASSTATE pState = (PDBGFDISASSTATE)pvDisCpu;
189	Assert(cbRead > 0);
190	for (;;)
191	{
192	RTGCUINTPTR GCPtr = PtrSrc + pState->GCPtrSegBase;
193
194	/* Need to update the page translation? */
195	if ( !pState->pvPageR3
196	\|\| (GCPtr >> PAGE_SHIFT) != (pState->pvPageGC >> PAGE_SHIFT))
197	{
198	int rc = VINF_SUCCESS;
199
200	/* translate the address */
201	pState->pvPageGC = GCPtr & PAGE_BASE_GC_MASK;
202	if (MMHyperIsInsideArea(pState->pVM, pState->pvPageGC))
203	{
204	pState->pvPageR3 = MMHyperRCToR3(pState->pVM, (RTRCPTR)pState->pvPageGC);
205	if (!pState->pvPageR3)
206	rc = VERR_INVALID_POINTER;
207	}
208	else
209	{
210	if (pState->fLocked)
211	PGMPhysReleasePageMappingLock(pState->pVM, &pState->PageMapLock);
212
213	if (pState->enmMode <= PGMMODE_PROTECTED)
214	rc = PGMPhysGCPhys2CCPtrReadOnly(pState->pVM, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
215	else
216	rc = PGMPhysGCPtr2CCPtrReadOnly(pState->pVCpu, pState->pvPageGC, &pState->pvPageR3, &pState->PageMapLock);
217	pState->fLocked = RT_SUCCESS_NP(rc);
218	}
219	if (RT_FAILURE(rc))
220	{
221	pState->pvPageR3 = NULL;
222	return rc;
223	}
224	}
225
226	/* check the segemnt limit */
227	if (!pState->f64Bits && PtrSrc > pState->cbSegLimit)
228	return VERR_OUT_OF_SELECTOR_BOUNDS;
229
230	/* calc how much we can read */
231	uint32_t cb = PAGE_SIZE - (GCPtr & PAGE_OFFSET_MASK);
232	if (!pState->f64Bits)
233	{
234	RTGCUINTPTR cbSeg = pState->GCPtrSegEnd - GCPtr;
235	if (cb > cbSeg && cbSeg)
236	cb = cbSeg;
237	}
238	if (cb > cbRead)
239	cb = cbRead;
240
241	/* read and advance */
242	memcpy(pu8Dst, (char *)pState->pvPageR3 + (GCPtr & PAGE_OFFSET_MASK), cb);
243	cbRead -= cb;
244	if (!cbRead)
245	return VINF_SUCCESS;
246	pu8Dst += cb;
247	PtrSrc += cb;
248	}
249	}
250
251
252	/**
253	* @copydoc FNDISGETSYMBOL
254	*/
255	static DECLCALLBACK(int) dbgfR3DisasGetSymbol(PCDISCPUSTATE pCpu, uint32_t u32Sel, RTUINTPTR uAddress, char pszBuf, size_t cchBuf, RTINTPTR poff, void *pvUser)
256	{
257	PDBGFDISASSTATE pState = (PDBGFDISASSTATE)pCpu;
258	PCDBGFSELINFO pSelInfo = (PCDBGFSELINFO)pvUser;
259	DBGFSYMBOL Sym;
260	RTGCINTPTR off;
261	int rc;
262
263	if (DIS_FMT_SEL_IS_REG(u32Sel))
264	{
265	if (DIS_FMT_SEL_GET_REG(u32Sel) == DIS_SELREG_CS)
266	rc = DBGFR3SymbolByAddr(pState->pVM, uAddress + pSelInfo->GCPtrBase, &off, &Sym);
267	else
268	rc = VERR_SYMBOL_NOT_FOUND; /** @todo implement this */
269	}
270	else
271	{
272	if (pSelInfo->Sel == DIS_FMT_SEL_GET_VALUE(u32Sel))
273	rc = DBGFR3SymbolByAddr(pState->pVM, uAddress + pSelInfo->GCPtrBase, &off, &Sym);
274	else
275	rc = VERR_SYMBOL_NOT_FOUND; /** @todo implement this */
276	}
277
278	if (RT_SUCCESS(rc))
279	{
280	size_t cchName = strlen(Sym.szName);
281	if (cchName >= cchBuf)
282	cchName = cchBuf - 1;
283	memcpy(pszBuf, Sym.szName, cchName);
284	pszBuf[cchName] = '\0';
285
286	*poff = off;
287	}
288
289	return rc;
290	}
291
292
293	/**
294	* Disassembles the one instruction according to the specified flags and
295	* address, internal worker executing on the EMT of the specified virtual CPU.
296	*
297	* @returns VBox status code.
298	* @param pVM The VM handle.
299	* @param pVCpu The virtual CPU handle.
300	* @param Sel The code selector. This used to determin the 32/16 bit ness and
301	* calculation of the actual instruction address.
302	* @param pGCPtr Pointer to the variable holding the code address
303	* relative to the base of Sel.
304	* @param fFlags Flags controlling where to start and how to format.
305	* A combination of the DBGF_DISAS_FLAGS_* \#defines.
306	* @param pszOutput Output buffer.
307	* @param cchOutput Size of the output buffer.
308	* @param pcbInstr Where to return the size of the instruction.
309	*/
310	static DECLCALLBACK(int)
311	dbgfR3DisasInstrExOnVCpu(PVM pVM, PVMCPU pVCpu, RTSEL Sel, PRTGCPTR pGCPtr, unsigned fFlags,
312	char pszOutput, uint32_t cchOutput, uint32_t pcbInstr)
313	{
314	VMCPU_ASSERT_EMT(pVCpu);
315	RTGCPTR GCPtr = *pGCPtr;
316
317	/*
318	* Get the Sel and GCPtr if fFlags requests that.
319	*/
320	PCCPUMCTXCORE pCtxCore = NULL;
321	CPUMSELREGHID *pHiddenSel = NULL;
322	int rc;
323	if (fFlags & (DBGF_DISAS_FLAGS_CURRENT_GUEST \| DBGF_DISAS_FLAGS_CURRENT_HYPER))
324	{
325	if (fFlags & DBGF_DISAS_FLAGS_CURRENT_GUEST)
326	pCtxCore = CPUMGetGuestCtxCore(pVCpu);
327	else
328	pCtxCore = CPUMGetHyperCtxCore(pVCpu);
329	Sel = pCtxCore->cs;
330	pHiddenSel = (CPUMSELREGHID *)&pCtxCore->csHid;
331	GCPtr = pCtxCore->rip;
332	}
333
334	/*
335	* Read the selector info - assume no stale selectors and nasty stuff like that.
336	* Since the selector flags in the CPUMCTX structures aren't up to date unless
337	* we recently visited REM, we'll not search for the selector there.
338	*/
339	DBGFSELINFO SelInfo;
340	const PGMMODE enmMode = PGMGetGuestMode(pVCpu);
341	bool fRealModeAddress = false;
342
343	if ( pHiddenSel
344	&& CPUMAreHiddenSelRegsValid(pVM))
345	{
346	SelInfo.Sel = Sel;
347	SelInfo.SelGate = 0;
348	SelInfo.GCPtrBase = pHiddenSel->u64Base;
349	SelInfo.cbLimit = pHiddenSel->u32Limit;
350	SelInfo.fFlags = PGMMODE_IS_LONG_MODE(enmMode)
351	? DBGFSELINFO_FLAGS_LONG_MODE
352	: enmMode != PGMMODE_REAL && (!pCtxCore \|\| !pCtxCore->eflags.Bits.u1VM)
353	? DBGFSELINFO_FLAGS_PROT_MODE
354	: DBGFSELINFO_FLAGS_REAL_MODE;
355
356	SelInfo.u.Raw.au32[0] = 0;
357	SelInfo.u.Raw.au32[1] = 0;
358	SelInfo.u.Raw.Gen.u16LimitLow = 0xffff;
359	SelInfo.u.Raw.Gen.u4LimitHigh = 0xf;
360	SelInfo.u.Raw.Gen.u1Present = pHiddenSel->Attr.n.u1Present;
361	SelInfo.u.Raw.Gen.u1Granularity = pHiddenSel->Attr.n.u1Granularity;;
362	SelInfo.u.Raw.Gen.u1DefBig = pHiddenSel->Attr.n.u1DefBig;
363	SelInfo.u.Raw.Gen.u1Long = pHiddenSel->Attr.n.u1Long;
364	SelInfo.u.Raw.Gen.u1DescType = pHiddenSel->Attr.n.u1DescType;
365	SelInfo.u.Raw.Gen.u4Type = pHiddenSel->Attr.n.u4Type;
366	fRealModeAddress = !!(SelInfo.fFlags & DBGFSELINFO_FLAGS_REAL_MODE);
367	}
368	else if (Sel == DBGF_SEL_FLAT)
369	{
370	SelInfo.Sel = Sel;
371	SelInfo.SelGate = 0;
372	SelInfo.GCPtrBase = 0;
373	SelInfo.cbLimit = ~0;
374	SelInfo.fFlags = PGMMODE_IS_LONG_MODE(enmMode)
375	? DBGFSELINFO_FLAGS_LONG_MODE
376	: enmMode != PGMMODE_REAL
377	? DBGFSELINFO_FLAGS_PROT_MODE
378	: DBGFSELINFO_FLAGS_REAL_MODE;
379	SelInfo.u.Raw.au32[0] = 0;
380	SelInfo.u.Raw.au32[1] = 0;
381	SelInfo.u.Raw.Gen.u16LimitLow = 0xffff;
382	SelInfo.u.Raw.Gen.u4LimitHigh = 0xf;
383
384	if (CPUMAreHiddenSelRegsValid(pVM))
385	{ /* Assume the current CS defines the execution mode. */
386	pCtxCore = CPUMGetGuestCtxCore(pVCpu);
387	pHiddenSel = (CPUMSELREGHID *)&pCtxCore->csHid;
388
389	SelInfo.u.Raw.Gen.u1Present = pHiddenSel->Attr.n.u1Present;
390	SelInfo.u.Raw.Gen.u1Granularity = pHiddenSel->Attr.n.u1Granularity;;
391	SelInfo.u.Raw.Gen.u1DefBig = pHiddenSel->Attr.n.u1DefBig;
392	SelInfo.u.Raw.Gen.u1Long = pHiddenSel->Attr.n.u1Long;
393	SelInfo.u.Raw.Gen.u1DescType = pHiddenSel->Attr.n.u1DescType;
394	SelInfo.u.Raw.Gen.u4Type = pHiddenSel->Attr.n.u4Type;
395	}
396	else
397	{
398	SelInfo.u.Raw.Gen.u1Present = 1;
399	SelInfo.u.Raw.Gen.u1Granularity = 1;
400	SelInfo.u.Raw.Gen.u1DefBig = 1;
401	SelInfo.u.Raw.Gen.u1DescType = 1;
402	SelInfo.u.Raw.Gen.u4Type = X86_SEL_TYPE_EO;
403	}
404	}
405	else if ( !(fFlags & DBGF_DISAS_FLAGS_CURRENT_HYPER)
406	&& ( (pCtxCore && pCtxCore->eflags.Bits.u1VM)
407	\|\| enmMode == PGMMODE_REAL) )
408	{ /* V86 mode or real mode - real mode addressing */
409	SelInfo.Sel = Sel;
410	SelInfo.SelGate = 0;
411	SelInfo.GCPtrBase = Sel * 16;
412	SelInfo.cbLimit = ~0;
413	SelInfo.fFlags = DBGFSELINFO_FLAGS_REAL_MODE;
414	SelInfo.u.Raw.au32[0] = 0;
415	SelInfo.u.Raw.au32[1] = 0;
416	SelInfo.u.Raw.Gen.u16LimitLow = 0xffff;
417	SelInfo.u.Raw.Gen.u4LimitHigh = 0xf;
418	SelInfo.u.Raw.Gen.u1Present = 1;
419	SelInfo.u.Raw.Gen.u1Granularity = 1;
420	SelInfo.u.Raw.Gen.u1DefBig = 0; /* 16 bits */
421	SelInfo.u.Raw.Gen.u1DescType = 1;
422	SelInfo.u.Raw.Gen.u4Type = X86_SEL_TYPE_EO;
423	fRealModeAddress = true;
424	}
425	else
426	{
427	rc = SELMR3GetSelectorInfo(pVM, pVCpu, Sel, &SelInfo);
428	if (RT_FAILURE(rc))
429	{
430	RTStrPrintf(pszOutput, cchOutput, "Sel=%04x -> %Rrc\n", Sel, rc);
431	return rc;
432	}
433	}
434
435	/*
436	* Disassemble it.
437	*/
438	DBGFDISASSTATE State;
439	rc = dbgfR3DisasInstrFirst(pVM, pVCpu, &SelInfo, enmMode, GCPtr, &State);
440	if (RT_FAILURE(rc))
441	{
442	RTStrPrintf(pszOutput, cchOutput, "Disas -> %Rrc\n", rc);
443	return rc;
444	}
445
446	/*
447	* Format it.
448	*/
449	char szBuf[512];
450	DISFormatYasmEx(&State.Cpu, szBuf, sizeof(szBuf),
451	DIS_FMT_FLAGS_RELATIVE_BRANCH,
452	fFlags & DBGF_DISAS_FLAGS_NO_SYMBOLS ? NULL : dbgfR3DisasGetSymbol,
453	&SelInfo);
454
455	/*
456	* Print it to the user specified buffer.
457	*/
458	if (fFlags & DBGF_DISAS_FLAGS_NO_BYTES)
459	{
460	if (fFlags & DBGF_DISAS_FLAGS_NO_ADDRESS)
461	RTStrPrintf(pszOutput, cchOutput, "%s", szBuf);
462	else if (fRealModeAddress)
463	RTStrPrintf(pszOutput, cchOutput, "%04x:%04x %s", Sel, (unsigned)GCPtr, szBuf);
464	else if (Sel == DBGF_SEL_FLAT)
465	{
466	if (enmMode >= PGMMODE_AMD64)
467	RTStrPrintf(pszOutput, cchOutput, "%RGv %s", GCPtr, szBuf);
468	else
469	RTStrPrintf(pszOutput, cchOutput, "%08RX32 %s", (uint32_t)GCPtr, szBuf);
470	}
471	else
472	{
473	if (enmMode >= PGMMODE_AMD64)
474	RTStrPrintf(pszOutput, cchOutput, "%04x:%RGv %s", Sel, GCPtr, szBuf);
475	else
476	RTStrPrintf(pszOutput, cchOutput, "%04x:%08RX32 %s", Sel, (uint32_t)GCPtr, szBuf);
477	}
478	}
479	else
480	{
481	uint32_t cbBits = State.Cpu.opsize;
482	uint8_t pau8Bits = (uint8_t )alloca(cbBits);
483	rc = dbgfR3DisasInstrRead(GCPtr, pau8Bits, cbBits, &State);
484	AssertRC(rc);
485	if (fFlags & DBGF_DISAS_FLAGS_NO_ADDRESS)
486	RTStrPrintf(pszOutput, cchOutput, "%.Rhxs%s %s",
487	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
488	szBuf);
489	else if (fRealModeAddress)
490	RTStrPrintf(pszOutput, cchOutput, "%04x:%04x %.Rhxs%s %s",
491	Sel, (unsigned)GCPtr,
492	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
493	szBuf);
494	else if (Sel == DBGF_SEL_FLAT)
495	{
496	if (enmMode >= PGMMODE_AMD64)
497	RTStrPrintf(pszOutput, cchOutput, "%RGv %.Rhxs%s %s",
498	GCPtr,
499	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
500	szBuf);
501	else
502	RTStrPrintf(pszOutput, cchOutput, "%08RX32 %.Rhxs%s %s",
503	(uint32_t)GCPtr,
504	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
505	szBuf);
506	}
507	else
508	{
509	if (enmMode >= PGMMODE_AMD64)
510	RTStrPrintf(pszOutput, cchOutput, "%04x:%RGv %.Rhxs%s %s",
511	Sel, GCPtr,
512	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
513	szBuf);
514	else
515	RTStrPrintf(pszOutput, cchOutput, "%04x:%08RX32 %.Rhxs%s %s",
516	Sel, (uint32_t)GCPtr,
517	cbBits, pau8Bits, cbBits < 8 ? (8 - cbBits) * 3 : 0, "",
518	szBuf);
519	}
520	}
521
522	if (pcbInstr)
523	*pcbInstr = State.Cpu.opsize;
524
525	dbgfR3DisasInstrDone(&State);
526	return VINF_SUCCESS;
527	}
528
529
530	/**
531	* Disassembles the one instruction according to the specified flags and address.
532	*
533	* @returns VBox status code.
534	* @param pVM VM handle.
535	* @param idCpu The ID of virtual CPU.
536	* @param Sel The code selector. This used to determin the 32/16 bit ness and
537	* calculation of the actual instruction address.
538	* @param GCPtr The code address relative to the base of Sel.
539	* @param fFlags Flags controlling where to start and how to format.
540	* A combination of the DBGF_DISAS_FLAGS_* \#defines.
541	* @param pszOutput Output buffer.
542	* @param cchOutput Size of the output buffer.
543	* @param pcbInstr Where to return the size of the instruction.
544	*
545	* @remarks May have to switch to the EMT of the virtual CPU in order to do
546	* address conversion.
547	*/
548	VMMR3DECL(int) DBGFR3DisasInstrEx(PVM pVM, VMCPUID idCpu, RTSEL Sel, RTGCPTR GCPtr, unsigned fFlags,
549	char pszOutput, uint32_t cchOutput, uint32_t pcbInstr)
550	{
551	VM_ASSERT_VALID_EXT_RETURN(pVM, VERR_INVALID_VM_HANDLE);
552	AssertReturn(idCpu < pVM->cCPUs, VERR_INVALID_CPU_ID);
553
554	/*
555	* Optimize the common case where we're called on the EMT of idCpu since
556	* we're using this all the time when logging.
557	*/
558	int rc;
559	PVMCPU pVCpu = VMMGetCpu(pVM);
560	if ( pVCpu
561	&& pVCpu->idCpu == idCpu)
562	rc = dbgfR3DisasInstrExOnVCpu(pVM, pVCpu, Sel, &GCPtr, fFlags, pszOutput, cchOutput, pcbInstr);
563	else
564	{
565	PVMREQ pReq = NULL;
566	rc = VMR3ReqCall(pVM, idCpu, &pReq, RT_INDEFINITE_WAIT,
567	(PFNRT)dbgfR3DisasInstrExOnVCpu, 8,
568	pVM, VMMGetCpuById(pVM, idCpu), Sel, &GCPtr, fFlags, pszOutput, cchOutput, pcbInstr);
569	if (RT_SUCCESS(rc))
570	{
571	rc = pReq->iStatus;
572	VMR3ReqFree(pReq);
573	}
574	}
575	return rc;
576	}
577
578
579	/**
580	* Disassembles the current guest context instruction.
581	* All registers and data will be displayed. Addresses will be attempted resolved to symbols.
582	*
583	* @returns VBox status code.
584	* @param pVCpu VMCPU handle.
585	* @param pszOutput Output buffer.
586	* @param cchOutput Size of the output buffer.
587	*/
588	VMMR3DECL(int) DBGFR3DisasInstrCurrent(PVMCPU pVCpu, char *pszOutput, uint32_t cchOutput)
589	{
590	*pszOutput = '\0';
591	AssertReturn(pVCpu, VERR_INVALID_CONTEXT);
592	return DBGFR3DisasInstrEx(pVCpu->pVMR3, pVCpu->idCpu, 0, 0, DBGF_DISAS_FLAGS_CURRENT_GUEST,
593	pszOutput, cchOutput, NULL);
594	}
595
596
597	/**
598	* Disassembles the current guest context instruction and writes it to the log.
599	* All registers and data will be displayed. Addresses will be attempted resolved to symbols.
600	*
601	* @returns VBox status code.
602	* @param pVCpu VMCPU handle.
603	* @param pszPrefix Short prefix string to the dissassembly string. (optional)
604	*/
605	VMMR3DECL(int) DBGFR3DisasInstrCurrentLogInternal(PVMCPU pVCpu, const char *pszPrefix)
606	{
607	char szBuf[256];
608	szBuf[0] = '\0';
609	int rc = DBGFR3DisasInstrCurrent(pVCpu, &szBuf[0], sizeof(szBuf));
610	if (RT_FAILURE(rc))
611	RTStrPrintf(szBuf, sizeof(szBuf), "DBGFR3DisasInstrCurrentLog failed with rc=%Rrc\n", rc);
612	if (pszPrefix && *pszPrefix)
613	RTLogPrintf("%s-CPU%d: %s\n", pszPrefix, pVCpu->idCpu, szBuf);
614	else
615	RTLogPrintf("%s\n", szBuf);
616	return rc;
617	}
618
619
620
621	/**
622	* Disassembles the specified guest context instruction and writes it to the log.
623	* Addresses will be attempted resolved to symbols.
624	*
625	* @returns VBox status code.
626	* @param pVM VM handle.
627	* @param pVCpu The virtual CPU handle, defaults to CPU 0 if NULL.
628	* @param Sel The code selector. This used to determin the 32/16 bit-ness and
629	* calculation of the actual instruction address.
630	* @param GCPtr The code address relative to the base of Sel.
631	*/
632	VMMR3DECL(int) DBGFR3DisasInstrLogInternal(PVMCPU pVCpu, RTSEL Sel, RTGCPTR GCPtr)
633	{
634	char szBuf[256];
635	szBuf[0] = '\0';
636	int rc = DBGFR3DisasInstrEx(pVCpu->pVMR3, pVCpu->idCpu, Sel, GCPtr, 0, &szBuf[0], sizeof(szBuf), NULL);
637	if (RT_FAILURE(rc))
638	RTStrPrintf(szBuf, sizeof(szBuf), "DBGFR3DisasInstrLog(, %RTsel, %RGv) failed with rc=%Rrc\n", Sel, GCPtr, rc);
639	RTLogPrintf("%s\n", szBuf);
640	return rc;
641	}
642

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/DBGFDisas.cpp@ 20774

Download in other formats: