VirtualBox

source: vbox/trunk/src/VBox/VMM/EM.cpp@ 23145

Last change on this file since 23145 was 23145, checked in by vboxsync, 15 years ago

VMM: Extended VMMR3EmtRendezvous with TYPE_ASCENDING, TYPE_DESCENDING and STOP_ON_ERROR for use with VM state changes. The return type of the callback was changed so that the callback can feed scheduling info to EM.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Author Date Id Revision
File size: 92.7 KB
Line 
1/* $Id: EM.cpp 23145 2009-09-18 20:58:30Z vboxsync $ */
2/** @file
3 * EM - Execution Monitor / Manager.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22/** @page pg_em EM - The Execution Monitor / Manager
23 *
24 * The Execution Monitor/Manager is responsible for running the VM, scheduling
25 * the right kind of execution (Raw-mode, Hardware Assisted, Recompiled or
26 * Interpreted), and keeping the CPU states in sync. The function
27 * EMR3ExecuteVM() is the 'main-loop' of the VM, while each of the execution
28 * modes has different inner loops (emR3RawExecute, emR3HwAccExecute, and
29 * emR3RemExecute).
30 *
31 * The interpreted execution is only used to avoid switching between
32 * raw-mode/hwaccm and the recompiler when fielding virtualization traps/faults.
33 * The interpretation is thus implemented as part of EM.
34 *
35 * @see grp_em
36 */
37
38/*******************************************************************************
39* Header Files *
40*******************************************************************************/
41#define LOG_GROUP LOG_GROUP_EM
42#include <VBox/em.h>
43#include <VBox/vmm.h>
44#ifdef VBOX_WITH_VMI
45# include <VBox/parav.h>
46#endif
47#include <VBox/patm.h>
48#include <VBox/csam.h>
49#include <VBox/selm.h>
50#include <VBox/trpm.h>
51#include <VBox/iom.h>
52#include <VBox/dbgf.h>
53#include <VBox/pgm.h>
54#include <VBox/rem.h>
55#include <VBox/tm.h>
56#include <VBox/mm.h>
57#include <VBox/ssm.h>
58#include <VBox/pdmapi.h>
59#include <VBox/pdmcritsect.h>
60#include <VBox/pdmqueue.h>
61#include <VBox/hwaccm.h>
62#include <VBox/patm.h>
63#include "EMInternal.h"
64#include <VBox/vm.h>
65#include <VBox/cpumdis.h>
66#include <VBox/dis.h>
67#include <VBox/disopcode.h>
68#include <VBox/dbgf.h>
69
70#include <iprt/string.h>
71#include <iprt/stream.h>
72
73
74/*******************************************************************************
75* Defined Constants And Macros *
76*******************************************************************************/
77#if 0 /* Disabled till after 2.1.0 when we've time to test it. */
78#define EM_NOTIFY_HWACCM
79#endif
80
81
82/*******************************************************************************
83* Internal Functions *
84*******************************************************************************/
85static DECLCALLBACK(int) emR3Save(PVM pVM, PSSMHANDLE pSSM);
86static DECLCALLBACK(int) emR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
87static int emR3Debug(PVM pVM, PVMCPU pVCpu, int rc);
88static int emR3RemStep(PVM pVM, PVMCPU pVCpu);
89static int emR3RemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone);
90DECLINLINE(int) emR3RawExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC = VINF_SUCCESS);
91int emR3HighPriorityPostForcedActions(PVM pVM, PVMCPU pVCpu, int rc);
92
93
94/**
95 * Initializes the EM.
96 *
97 * @returns VBox status code.
98 * @param pVM The VM to operate on.
99 */
100VMMR3DECL(int) EMR3Init(PVM pVM)
101{
102 LogFlow(("EMR3Init\n"));
103 /*
104 * Assert alignment and sizes.
105 */
106 AssertCompileMemberAlignment(VM, em.s, 32);
107 AssertCompile(sizeof(pVM->em.s) <= sizeof(pVM->em.padding));
108 AssertCompile(sizeof(pVM->aCpus[0].em.s.u.FatalLongJump) <= sizeof(pVM->aCpus[0].em.s.u.achPaddingFatalLongJump));
109 AssertCompileMemberAlignment(EM, CritSectREM, sizeof(uintptr_t));
110
111 /*
112 * Init the structure.
113 */
114 pVM->em.s.offVM = RT_OFFSETOF(VM, em.s);
115 int rc = CFGMR3QueryBool(CFGMR3GetRoot(pVM), "RawR3Enabled", &pVM->fRawR3Enabled);
116 if (RT_FAILURE(rc))
117 pVM->fRawR3Enabled = true;
118 rc = CFGMR3QueryBool(CFGMR3GetRoot(pVM), "RawR0Enabled", &pVM->fRawR0Enabled);
119 if (RT_FAILURE(rc))
120 pVM->fRawR0Enabled = true;
121 Log(("EMR3Init: fRawR3Enabled=%d fRawR0Enabled=%d\n", pVM->fRawR3Enabled, pVM->fRawR0Enabled));
122
123 /*
124 * Initialize the REM critical section.
125 */
126 rc = PDMR3CritSectInit(pVM, &pVM->em.s.CritSectREM, "EM-REM");
127 AssertRCReturn(rc, rc);
128
129 /*
130 * Saved state.
131 */
132 rc = SSMR3RegisterInternal(pVM, "em", 0, EM_SAVED_STATE_VERSION, 16,
133 NULL, NULL, NULL,
134 NULL, emR3Save, NULL,
135 NULL, emR3Load, NULL);
136 if (RT_FAILURE(rc))
137 return rc;
138
139 for (VMCPUID i = 0; i < pVM->cCpus; i++)
140 {
141 PVMCPU pVCpu = &pVM->aCpus[i];
142
143 pVCpu->em.s.offVMCPU = RT_OFFSETOF(VMCPU, em.s);
144
145 pVCpu->em.s.enmState = (i == 0) ? EMSTATE_NONE : EMSTATE_WAIT_SIPI;
146 pVCpu->em.s.enmPrevState = EMSTATE_NONE;
147 pVCpu->em.s.fForceRAW = false;
148
149 pVCpu->em.s.pCtx = CPUMQueryGuestCtxPtr(pVCpu);
150 pVCpu->em.s.pPatmGCState = PATMR3QueryGCStateHC(pVM);
151 AssertMsg(pVCpu->em.s.pPatmGCState, ("PATMR3QueryGCStateHC failed!\n"));
152
153# define EM_REG_COUNTER(a, b, c) \
154 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b, i); \
155 AssertRC(rc);
156
157# define EM_REG_COUNTER_USED(a, b, c) \
158 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, c, b, i); \
159 AssertRC(rc);
160
161# define EM_REG_PROFILE(a, b, c) \
162 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, i); \
163 AssertRC(rc);
164
165# define EM_REG_PROFILE_ADV(a, b, c) \
166 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE_ADV, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, i); \
167 AssertRC(rc);
168
169 /*
170 * Statistics.
171 */
172#ifdef VBOX_WITH_STATISTICS
173 PEMSTATS pStats;
174 rc = MMHyperAlloc(pVM, sizeof(*pStats), 0, MM_TAG_EM, (void **)&pStats);
175 if (RT_FAILURE(rc))
176 return rc;
177
178 pVCpu->em.s.pStatsR3 = pStats;
179 pVCpu->em.s.pStatsR0 = MMHyperR3ToR0(pVM, pStats);
180 pVCpu->em.s.pStatsRC = MMHyperR3ToRC(pVM, pStats);
181
182 EM_REG_PROFILE(&pStats->StatRZEmulate, "/EM/CPU%d/RZ/Interpret", "Profiling of EMInterpretInstruction.");
183 EM_REG_PROFILE(&pStats->StatR3Emulate, "/EM/CPU%d/R3/Interpret", "Profiling of EMInterpretInstruction.");
184
185 EM_REG_PROFILE(&pStats->StatRZInterpretSucceeded, "/EM/CPU%d/RZ/Interpret/Success", "The number of times an instruction was successfully interpreted.");
186 EM_REG_PROFILE(&pStats->StatR3InterpretSucceeded, "/EM/CPU%d/R3/Interpret/Success", "The number of times an instruction was successfully interpreted.");
187
188 EM_REG_COUNTER_USED(&pStats->StatRZAnd, "/EM/CPU%d/RZ/Interpret/Success/And", "The number of times AND was successfully interpreted.");
189 EM_REG_COUNTER_USED(&pStats->StatR3And, "/EM/CPU%d/R3/Interpret/Success/And", "The number of times AND was successfully interpreted.");
190 EM_REG_COUNTER_USED(&pStats->StatRZAdd, "/EM/CPU%d/RZ/Interpret/Success/Add", "The number of times ADD was successfully interpreted.");
191 EM_REG_COUNTER_USED(&pStats->StatR3Add, "/EM/CPU%d/R3/Interpret/Success/Add", "The number of times ADD was successfully interpreted.");
192 EM_REG_COUNTER_USED(&pStats->StatRZAdc, "/EM/CPU%d/RZ/Interpret/Success/Adc", "The number of times ADC was successfully interpreted.");
193 EM_REG_COUNTER_USED(&pStats->StatR3Adc, "/EM/CPU%d/R3/Interpret/Success/Adc", "The number of times ADC was successfully interpreted.");
194 EM_REG_COUNTER_USED(&pStats->StatRZSub, "/EM/CPU%d/RZ/Interpret/Success/Sub", "The number of times SUB was successfully interpreted.");
195 EM_REG_COUNTER_USED(&pStats->StatR3Sub, "/EM/CPU%d/R3/Interpret/Success/Sub", "The number of times SUB was successfully interpreted.");
196 EM_REG_COUNTER_USED(&pStats->StatRZCpuId, "/EM/CPU%d/RZ/Interpret/Success/CpuId", "The number of times CPUID was successfully interpreted.");
197 EM_REG_COUNTER_USED(&pStats->StatR3CpuId, "/EM/CPU%d/R3/Interpret/Success/CpuId", "The number of times CPUID was successfully interpreted.");
198 EM_REG_COUNTER_USED(&pStats->StatRZDec, "/EM/CPU%d/RZ/Interpret/Success/Dec", "The number of times DEC was successfully interpreted.");
199 EM_REG_COUNTER_USED(&pStats->StatR3Dec, "/EM/CPU%d/R3/Interpret/Success/Dec", "The number of times DEC was successfully interpreted.");
200 EM_REG_COUNTER_USED(&pStats->StatRZHlt, "/EM/CPU%d/RZ/Interpret/Success/Hlt", "The number of times HLT was successfully interpreted.");
201 EM_REG_COUNTER_USED(&pStats->StatR3Hlt, "/EM/CPU%d/R3/Interpret/Success/Hlt", "The number of times HLT was successfully interpreted.");
202 EM_REG_COUNTER_USED(&pStats->StatRZInc, "/EM/CPU%d/RZ/Interpret/Success/Inc", "The number of times INC was successfully interpreted.");
203 EM_REG_COUNTER_USED(&pStats->StatR3Inc, "/EM/CPU%d/R3/Interpret/Success/Inc", "The number of times INC was successfully interpreted.");
204 EM_REG_COUNTER_USED(&pStats->StatRZInvlPg, "/EM/CPU%d/RZ/Interpret/Success/Invlpg", "The number of times INVLPG was successfully interpreted.");
205 EM_REG_COUNTER_USED(&pStats->StatR3InvlPg, "/EM/CPU%d/R3/Interpret/Success/Invlpg", "The number of times INVLPG was successfully interpreted.");
206 EM_REG_COUNTER_USED(&pStats->StatRZIret, "/EM/CPU%d/RZ/Interpret/Success/Iret", "The number of times IRET was successfully interpreted.");
207 EM_REG_COUNTER_USED(&pStats->StatR3Iret, "/EM/CPU%d/R3/Interpret/Success/Iret", "The number of times IRET was successfully interpreted.");
208 EM_REG_COUNTER_USED(&pStats->StatRZLLdt, "/EM/CPU%d/RZ/Interpret/Success/LLdt", "The number of times LLDT was successfully interpreted.");
209 EM_REG_COUNTER_USED(&pStats->StatR3LLdt, "/EM/CPU%d/R3/Interpret/Success/LLdt", "The number of times LLDT was successfully interpreted.");
210 EM_REG_COUNTER_USED(&pStats->StatRZLIdt, "/EM/CPU%d/RZ/Interpret/Success/LIdt", "The number of times LIDT was successfully interpreted.");
211 EM_REG_COUNTER_USED(&pStats->StatR3LIdt, "/EM/CPU%d/R3/Interpret/Success/LIdt", "The number of times LIDT was successfully interpreted.");
212 EM_REG_COUNTER_USED(&pStats->StatRZLGdt, "/EM/CPU%d/RZ/Interpret/Success/LGdt", "The number of times LGDT was successfully interpreted.");
213 EM_REG_COUNTER_USED(&pStats->StatR3LGdt, "/EM/CPU%d/R3/Interpret/Success/LGdt", "The number of times LGDT was successfully interpreted.");
214 EM_REG_COUNTER_USED(&pStats->StatRZMov, "/EM/CPU%d/RZ/Interpret/Success/Mov", "The number of times MOV was successfully interpreted.");
215 EM_REG_COUNTER_USED(&pStats->StatR3Mov, "/EM/CPU%d/R3/Interpret/Success/Mov", "The number of times MOV was successfully interpreted.");
216 EM_REG_COUNTER_USED(&pStats->StatRZMovCRx, "/EM/CPU%d/RZ/Interpret/Success/MovCRx", "The number of times MOV CRx was successfully interpreted.");
217 EM_REG_COUNTER_USED(&pStats->StatR3MovCRx, "/EM/CPU%d/R3/Interpret/Success/MovCRx", "The number of times MOV CRx was successfully interpreted.");
218 EM_REG_COUNTER_USED(&pStats->StatRZMovDRx, "/EM/CPU%d/RZ/Interpret/Success/MovDRx", "The number of times MOV DRx was successfully interpreted.");
219 EM_REG_COUNTER_USED(&pStats->StatR3MovDRx, "/EM/CPU%d/R3/Interpret/Success/MovDRx", "The number of times MOV DRx was successfully interpreted.");
220 EM_REG_COUNTER_USED(&pStats->StatRZOr, "/EM/CPU%d/RZ/Interpret/Success/Or", "The number of times OR was successfully interpreted.");
221 EM_REG_COUNTER_USED(&pStats->StatR3Or, "/EM/CPU%d/R3/Interpret/Success/Or", "The number of times OR was successfully interpreted.");
222 EM_REG_COUNTER_USED(&pStats->StatRZPop, "/EM/CPU%d/RZ/Interpret/Success/Pop", "The number of times POP was successfully interpreted.");
223 EM_REG_COUNTER_USED(&pStats->StatR3Pop, "/EM/CPU%d/R3/Interpret/Success/Pop", "The number of times POP was successfully interpreted.");
224 EM_REG_COUNTER_USED(&pStats->StatRZRdtsc, "/EM/CPU%d/RZ/Interpret/Success/Rdtsc", "The number of times RDTSC was successfully interpreted.");
225 EM_REG_COUNTER_USED(&pStats->StatR3Rdtsc, "/EM/CPU%d/R3/Interpret/Success/Rdtsc", "The number of times RDTSC was successfully interpreted.");
226 EM_REG_COUNTER_USED(&pStats->StatRZRdpmc, "/EM/CPU%d/RZ/Interpret/Success/Rdpmc", "The number of times RDPMC was successfully interpreted.");
227 EM_REG_COUNTER_USED(&pStats->StatR3Rdpmc, "/EM/CPU%d/R3/Interpret/Success/Rdpmc", "The number of times RDPMC was successfully interpreted.");
228 EM_REG_COUNTER_USED(&pStats->StatRZSti, "/EM/CPU%d/RZ/Interpret/Success/Sti", "The number of times STI was successfully interpreted.");
229 EM_REG_COUNTER_USED(&pStats->StatR3Sti, "/EM/CPU%d/R3/Interpret/Success/Sti", "The number of times STI was successfully interpreted.");
230 EM_REG_COUNTER_USED(&pStats->StatRZXchg, "/EM/CPU%d/RZ/Interpret/Success/Xchg", "The number of times XCHG was successfully interpreted.");
231 EM_REG_COUNTER_USED(&pStats->StatR3Xchg, "/EM/CPU%d/R3/Interpret/Success/Xchg", "The number of times XCHG was successfully interpreted.");
232 EM_REG_COUNTER_USED(&pStats->StatRZXor, "/EM/CPU%d/RZ/Interpret/Success/Xor", "The number of times XOR was successfully interpreted.");
233 EM_REG_COUNTER_USED(&pStats->StatR3Xor, "/EM/CPU%d/R3/Interpret/Success/Xor", "The number of times XOR was successfully interpreted.");
234 EM_REG_COUNTER_USED(&pStats->StatRZMonitor, "/EM/CPU%d/RZ/Interpret/Success/Monitor", "The number of times MONITOR was successfully interpreted.");
235 EM_REG_COUNTER_USED(&pStats->StatR3Monitor, "/EM/CPU%d/R3/Interpret/Success/Monitor", "The number of times MONITOR was successfully interpreted.");
236 EM_REG_COUNTER_USED(&pStats->StatRZMWait, "/EM/CPU%d/RZ/Interpret/Success/MWait", "The number of times MWAIT was successfully interpreted.");
237 EM_REG_COUNTER_USED(&pStats->StatR3MWait, "/EM/CPU%d/R3/Interpret/Success/MWait", "The number of times MWAIT was successfully interpreted.");
238 EM_REG_COUNTER_USED(&pStats->StatRZBtr, "/EM/CPU%d/RZ/Interpret/Success/Btr", "The number of times BTR was successfully interpreted.");
239 EM_REG_COUNTER_USED(&pStats->StatR3Btr, "/EM/CPU%d/R3/Interpret/Success/Btr", "The number of times BTR was successfully interpreted.");
240 EM_REG_COUNTER_USED(&pStats->StatRZBts, "/EM/CPU%d/RZ/Interpret/Success/Bts", "The number of times BTS was successfully interpreted.");
241 EM_REG_COUNTER_USED(&pStats->StatR3Bts, "/EM/CPU%d/R3/Interpret/Success/Bts", "The number of times BTS was successfully interpreted.");
242 EM_REG_COUNTER_USED(&pStats->StatRZBtc, "/EM/CPU%d/RZ/Interpret/Success/Btc", "The number of times BTC was successfully interpreted.");
243 EM_REG_COUNTER_USED(&pStats->StatR3Btc, "/EM/CPU%d/R3/Interpret/Success/Btc", "The number of times BTC was successfully interpreted.");
244 EM_REG_COUNTER_USED(&pStats->StatRZCmpXchg, "/EM/CPU%d/RZ/Interpret/Success/CmpXchg", "The number of times CMPXCHG was successfully interpreted.");
245 EM_REG_COUNTER_USED(&pStats->StatR3CmpXchg, "/EM/CPU%d/R3/Interpret/Success/CmpXchg", "The number of times CMPXCHG was successfully interpreted.");
246 EM_REG_COUNTER_USED(&pStats->StatRZCmpXchg8b, "/EM/CPU%d/RZ/Interpret/Success/CmpXchg8b", "The number of times CMPXCHG8B was successfully interpreted.");
247 EM_REG_COUNTER_USED(&pStats->StatR3CmpXchg8b, "/EM/CPU%d/R3/Interpret/Success/CmpXchg8b", "The number of times CMPXCHG8B was successfully interpreted.");
248 EM_REG_COUNTER_USED(&pStats->StatRZXAdd, "/EM/CPU%d/RZ/Interpret/Success/XAdd", "The number of times XADD was successfully interpreted.");
249 EM_REG_COUNTER_USED(&pStats->StatR3XAdd, "/EM/CPU%d/R3/Interpret/Success/XAdd", "The number of times XADD was successfully interpreted.");
250 EM_REG_COUNTER_USED(&pStats->StatR3Rdmsr, "/EM/CPU%d/R3/Interpret/Success/Rdmsr", "The number of times RDMSR was successfully interpreted.");
251 EM_REG_COUNTER_USED(&pStats->StatRZRdmsr, "/EM/CPU%d/RZ/Interpret/Success/Rdmsr", "The number of times RDMSR was successfully interpreted.");
252 EM_REG_COUNTER_USED(&pStats->StatR3Wrmsr, "/EM/CPU%d/R3/Interpret/Success/Wrmsr", "The number of times WRMSR was successfully interpreted.");
253 EM_REG_COUNTER_USED(&pStats->StatRZWrmsr, "/EM/CPU%d/RZ/Interpret/Success/Wrmsr", "The number of times WRMSR was successfully interpreted.");
254 EM_REG_COUNTER_USED(&pStats->StatR3StosWD, "/EM/CPU%d/R3/Interpret/Success/Stoswd", "The number of times STOSWD was successfully interpreted.");
255 EM_REG_COUNTER_USED(&pStats->StatRZStosWD, "/EM/CPU%d/RZ/Interpret/Success/Stoswd", "The number of times STOSWD was successfully interpreted.");
256 EM_REG_COUNTER_USED(&pStats->StatRZWbInvd, "/EM/CPU%d/RZ/Interpret/Success/WbInvd", "The number of times WBINVD was successfully interpreted.");
257 EM_REG_COUNTER_USED(&pStats->StatR3WbInvd, "/EM/CPU%d/R3/Interpret/Success/WbInvd", "The number of times WBINVD was successfully interpreted.");
258 EM_REG_COUNTER_USED(&pStats->StatRZLmsw, "/EM/CPU%d/RZ/Interpret/Success/Lmsw", "The number of times LMSW was successfully interpreted.");
259 EM_REG_COUNTER_USED(&pStats->StatR3Lmsw, "/EM/CPU%d/R3/Interpret/Success/Lmsw", "The number of times LMSW was successfully interpreted.");
260
261 EM_REG_COUNTER(&pStats->StatRZInterpretFailed, "/EM/CPU%d/RZ/Interpret/Failed", "The number of times an instruction was not interpreted.");
262 EM_REG_COUNTER(&pStats->StatR3InterpretFailed, "/EM/CPU%d/R3/Interpret/Failed", "The number of times an instruction was not interpreted.");
263
264 EM_REG_COUNTER_USED(&pStats->StatRZFailedAnd, "/EM/CPU%d/RZ/Interpret/Failed/And", "The number of times AND was not interpreted.");
265 EM_REG_COUNTER_USED(&pStats->StatR3FailedAnd, "/EM/CPU%d/R3/Interpret/Failed/And", "The number of times AND was not interpreted.");
266 EM_REG_COUNTER_USED(&pStats->StatRZFailedCpuId, "/EM/CPU%d/RZ/Interpret/Failed/CpuId", "The number of times CPUID was not interpreted.");
267 EM_REG_COUNTER_USED(&pStats->StatR3FailedCpuId, "/EM/CPU%d/R3/Interpret/Failed/CpuId", "The number of times CPUID was not interpreted.");
268 EM_REG_COUNTER_USED(&pStats->StatRZFailedDec, "/EM/CPU%d/RZ/Interpret/Failed/Dec", "The number of times DEC was not interpreted.");
269 EM_REG_COUNTER_USED(&pStats->StatR3FailedDec, "/EM/CPU%d/R3/Interpret/Failed/Dec", "The number of times DEC was not interpreted.");
270 EM_REG_COUNTER_USED(&pStats->StatRZFailedHlt, "/EM/CPU%d/RZ/Interpret/Failed/Hlt", "The number of times HLT was not interpreted.");
271 EM_REG_COUNTER_USED(&pStats->StatR3FailedHlt, "/EM/CPU%d/R3/Interpret/Failed/Hlt", "The number of times HLT was not interpreted.");
272 EM_REG_COUNTER_USED(&pStats->StatRZFailedInc, "/EM/CPU%d/RZ/Interpret/Failed/Inc", "The number of times INC was not interpreted.");
273 EM_REG_COUNTER_USED(&pStats->StatR3FailedInc, "/EM/CPU%d/R3/Interpret/Failed/Inc", "The number of times INC was not interpreted.");
274 EM_REG_COUNTER_USED(&pStats->StatRZFailedInvlPg, "/EM/CPU%d/RZ/Interpret/Failed/InvlPg", "The number of times INVLPG was not interpreted.");
275 EM_REG_COUNTER_USED(&pStats->StatR3FailedInvlPg, "/EM/CPU%d/R3/Interpret/Failed/InvlPg", "The number of times INVLPG was not interpreted.");
276 EM_REG_COUNTER_USED(&pStats->StatRZFailedIret, "/EM/CPU%d/RZ/Interpret/Failed/Iret", "The number of times IRET was not interpreted.");
277 EM_REG_COUNTER_USED(&pStats->StatR3FailedIret, "/EM/CPU%d/R3/Interpret/Failed/Iret", "The number of times IRET was not interpreted.");
278 EM_REG_COUNTER_USED(&pStats->StatRZFailedLLdt, "/EM/CPU%d/RZ/Interpret/Failed/LLdt", "The number of times LLDT was not interpreted.");
279 EM_REG_COUNTER_USED(&pStats->StatR3FailedLLdt, "/EM/CPU%d/R3/Interpret/Failed/LLdt", "The number of times LLDT was not interpreted.");
280 EM_REG_COUNTER_USED(&pStats->StatRZFailedLIdt, "/EM/CPU%d/RZ/Interpret/Failed/LIdt", "The number of times LIDT was not interpreted.");
281 EM_REG_COUNTER_USED(&pStats->StatR3FailedLIdt, "/EM/CPU%d/R3/Interpret/Failed/LIdt", "The number of times LIDT was not interpreted.");
282 EM_REG_COUNTER_USED(&pStats->StatRZFailedLGdt, "/EM/CPU%d/RZ/Interpret/Failed/LGdt", "The number of times LGDT was not interpreted.");
283 EM_REG_COUNTER_USED(&pStats->StatR3FailedLGdt, "/EM/CPU%d/R3/Interpret/Failed/LGdt", "The number of times LGDT was not interpreted.");
284 EM_REG_COUNTER_USED(&pStats->StatRZFailedMov, "/EM/CPU%d/RZ/Interpret/Failed/Mov", "The number of times MOV was not interpreted.");
285 EM_REG_COUNTER_USED(&pStats->StatR3FailedMov, "/EM/CPU%d/R3/Interpret/Failed/Mov", "The number of times MOV was not interpreted.");
286 EM_REG_COUNTER_USED(&pStats->StatRZFailedMovCRx, "/EM/CPU%d/RZ/Interpret/Failed/MovCRx", "The number of times MOV CRx was not interpreted.");
287 EM_REG_COUNTER_USED(&pStats->StatR3FailedMovCRx, "/EM/CPU%d/R3/Interpret/Failed/MovCRx", "The number of times MOV CRx was not interpreted.");
288 EM_REG_COUNTER_USED(&pStats->StatRZFailedMovDRx, "/EM/CPU%d/RZ/Interpret/Failed/MovDRx", "The number of times MOV DRx was not interpreted.");
289 EM_REG_COUNTER_USED(&pStats->StatR3FailedMovDRx, "/EM/CPU%d/R3/Interpret/Failed/MovDRx", "The number of times MOV DRx was not interpreted.");
290 EM_REG_COUNTER_USED(&pStats->StatRZFailedOr, "/EM/CPU%d/RZ/Interpret/Failed/Or", "The number of times OR was not interpreted.");
291 EM_REG_COUNTER_USED(&pStats->StatR3FailedOr, "/EM/CPU%d/R3/Interpret/Failed/Or", "The number of times OR was not interpreted.");
292 EM_REG_COUNTER_USED(&pStats->StatRZFailedPop, "/EM/CPU%d/RZ/Interpret/Failed/Pop", "The number of times POP was not interpreted.");
293 EM_REG_COUNTER_USED(&pStats->StatR3FailedPop, "/EM/CPU%d/R3/Interpret/Failed/Pop", "The number of times POP was not interpreted.");
294 EM_REG_COUNTER_USED(&pStats->StatRZFailedSti, "/EM/CPU%d/RZ/Interpret/Failed/Sti", "The number of times STI was not interpreted.");
295 EM_REG_COUNTER_USED(&pStats->StatR3FailedSti, "/EM/CPU%d/R3/Interpret/Failed/Sti", "The number of times STI was not interpreted.");
296 EM_REG_COUNTER_USED(&pStats->StatRZFailedXchg, "/EM/CPU%d/RZ/Interpret/Failed/Xchg", "The number of times XCHG was not interpreted.");
297 EM_REG_COUNTER_USED(&pStats->StatR3FailedXchg, "/EM/CPU%d/R3/Interpret/Failed/Xchg", "The number of times XCHG was not interpreted.");
298 EM_REG_COUNTER_USED(&pStats->StatRZFailedXor, "/EM/CPU%d/RZ/Interpret/Failed/Xor", "The number of times XOR was not interpreted.");
299 EM_REG_COUNTER_USED(&pStats->StatR3FailedXor, "/EM/CPU%d/R3/Interpret/Failed/Xor", "The number of times XOR was not interpreted.");
300 EM_REG_COUNTER_USED(&pStats->StatRZFailedMonitor, "/EM/CPU%d/RZ/Interpret/Failed/Monitor", "The number of times MONITOR was not interpreted.");
301 EM_REG_COUNTER_USED(&pStats->StatR3FailedMonitor, "/EM/CPU%d/R3/Interpret/Failed/Monitor", "The number of times MONITOR was not interpreted.");
302 EM_REG_COUNTER_USED(&pStats->StatRZFailedMWait, "/EM/CPU%d/RZ/Interpret/Failed/MWait", "The number of times MONITOR was not interpreted.");
303 EM_REG_COUNTER_USED(&pStats->StatR3FailedMWait, "/EM/CPU%d/R3/Interpret/Failed/MWait", "The number of times MONITOR was not interpreted.");
304 EM_REG_COUNTER_USED(&pStats->StatRZFailedRdtsc, "/EM/CPU%d/RZ/Interpret/Failed/Rdtsc", "The number of times RDTSC was not interpreted.");
305 EM_REG_COUNTER_USED(&pStats->StatR3FailedRdtsc, "/EM/CPU%d/R3/Interpret/Failed/Rdtsc", "The number of times RDTSC was not interpreted.");
306 EM_REG_COUNTER_USED(&pStats->StatRZFailedRdpmc, "/EM/CPU%d/RZ/Interpret/Failed/Rdpmc", "The number of times RDPMC was not interpreted.");
307 EM_REG_COUNTER_USED(&pStats->StatR3FailedRdpmc, "/EM/CPU%d/R3/Interpret/Failed/Rdpmc", "The number of times RDPMC was not interpreted.");
308 EM_REG_COUNTER_USED(&pStats->StatRZFailedRdmsr, "/EM/CPU%d/RZ/Interpret/Failed/Rdmsr", "The number of times RDMSR was not interpreted.");
309 EM_REG_COUNTER_USED(&pStats->StatR3FailedRdmsr, "/EM/CPU%d/R3/Interpret/Failed/Rdmsr", "The number of times RDMSR was not interpreted.");
310 EM_REG_COUNTER_USED(&pStats->StatRZFailedWrmsr, "/EM/CPU%d/RZ/Interpret/Failed/Wrmsr", "The number of times WRMSR was not interpreted.");
311 EM_REG_COUNTER_USED(&pStats->StatR3FailedWrmsr, "/EM/CPU%d/R3/Interpret/Failed/Wrmsr", "The number of times WRMSR was not interpreted.");
312 EM_REG_COUNTER_USED(&pStats->StatRZFailedLmsw, "/EM/CPU%d/RZ/Interpret/Failed/Lmsw", "The number of times LMSW was not interpreted.");
313 EM_REG_COUNTER_USED(&pStats->StatR3FailedLmsw, "/EM/CPU%d/R3/Interpret/Failed/Lmsw", "The number of times LMSW was not interpreted.");
314
315 EM_REG_COUNTER_USED(&pStats->StatRZFailedMisc, "/EM/CPU%d/RZ/Interpret/Failed/Misc", "The number of times some misc instruction was encountered.");
316 EM_REG_COUNTER_USED(&pStats->StatR3FailedMisc, "/EM/CPU%d/R3/Interpret/Failed/Misc", "The number of times some misc instruction was encountered.");
317 EM_REG_COUNTER_USED(&pStats->StatRZFailedAdd, "/EM/CPU%d/RZ/Interpret/Failed/Add", "The number of times ADD was not interpreted.");
318 EM_REG_COUNTER_USED(&pStats->StatR3FailedAdd, "/EM/CPU%d/R3/Interpret/Failed/Add", "The number of times ADD was not interpreted.");
319 EM_REG_COUNTER_USED(&pStats->StatRZFailedAdc, "/EM/CPU%d/RZ/Interpret/Failed/Adc", "The number of times ADC was not interpreted.");
320 EM_REG_COUNTER_USED(&pStats->StatR3FailedAdc, "/EM/CPU%d/R3/Interpret/Failed/Adc", "The number of times ADC was not interpreted.");
321 EM_REG_COUNTER_USED(&pStats->StatRZFailedBtr, "/EM/CPU%d/RZ/Interpret/Failed/Btr", "The number of times BTR was not interpreted.");
322 EM_REG_COUNTER_USED(&pStats->StatR3FailedBtr, "/EM/CPU%d/R3/Interpret/Failed/Btr", "The number of times BTR was not interpreted.");
323 EM_REG_COUNTER_USED(&pStats->StatRZFailedBts, "/EM/CPU%d/RZ/Interpret/Failed/Bts", "The number of times BTS was not interpreted.");
324 EM_REG_COUNTER_USED(&pStats->StatR3FailedBts, "/EM/CPU%d/R3/Interpret/Failed/Bts", "The number of times BTS was not interpreted.");
325 EM_REG_COUNTER_USED(&pStats->StatRZFailedBtc, "/EM/CPU%d/RZ/Interpret/Failed/Btc", "The number of times BTC was not interpreted.");
326 EM_REG_COUNTER_USED(&pStats->StatR3FailedBtc, "/EM/CPU%d/R3/Interpret/Failed/Btc", "The number of times BTC was not interpreted.");
327 EM_REG_COUNTER_USED(&pStats->StatRZFailedCli, "/EM/CPU%d/RZ/Interpret/Failed/Cli", "The number of times CLI was not interpreted.");
328 EM_REG_COUNTER_USED(&pStats->StatR3FailedCli, "/EM/CPU%d/R3/Interpret/Failed/Cli", "The number of times CLI was not interpreted.");
329 EM_REG_COUNTER_USED(&pStats->StatRZFailedCmpXchg, "/EM/CPU%d/RZ/Interpret/Failed/CmpXchg", "The number of times CMPXCHG was not interpreted.");
330 EM_REG_COUNTER_USED(&pStats->StatR3FailedCmpXchg, "/EM/CPU%d/R3/Interpret/Failed/CmpXchg", "The number of times CMPXCHG was not interpreted.");
331 EM_REG_COUNTER_USED(&pStats->StatRZFailedCmpXchg8b, "/EM/CPU%d/RZ/Interpret/Failed/CmpXchg8b", "The number of times CMPXCHG8B was not interpreted.");
332 EM_REG_COUNTER_USED(&pStats->StatR3FailedCmpXchg8b, "/EM/CPU%d/R3/Interpret/Failed/CmpXchg8b", "The number of times CMPXCHG8B was not interpreted.");
333 EM_REG_COUNTER_USED(&pStats->StatRZFailedXAdd, "/EM/CPU%d/RZ/Interpret/Failed/XAdd", "The number of times XADD was not interpreted.");
334 EM_REG_COUNTER_USED(&pStats->StatR3FailedXAdd, "/EM/CPU%d/R3/Interpret/Failed/XAdd", "The number of times XADD was not interpreted.");
335 EM_REG_COUNTER_USED(&pStats->StatRZFailedMovNTPS, "/EM/CPU%d/RZ/Interpret/Failed/MovNTPS", "The number of times MOVNTPS was not interpreted.");
336 EM_REG_COUNTER_USED(&pStats->StatR3FailedMovNTPS, "/EM/CPU%d/R3/Interpret/Failed/MovNTPS", "The number of times MOVNTPS was not interpreted.");
337 EM_REG_COUNTER_USED(&pStats->StatRZFailedStosWD, "/EM/CPU%d/RZ/Interpret/Failed/StosWD", "The number of times STOSWD was not interpreted.");
338 EM_REG_COUNTER_USED(&pStats->StatR3FailedStosWD, "/EM/CPU%d/R3/Interpret/Failed/StosWD", "The number of times STOSWD was not interpreted.");
339 EM_REG_COUNTER_USED(&pStats->StatRZFailedSub, "/EM/CPU%d/RZ/Interpret/Failed/Sub", "The number of times SUB was not interpreted.");
340 EM_REG_COUNTER_USED(&pStats->StatR3FailedSub, "/EM/CPU%d/R3/Interpret/Failed/Sub", "The number of times SUB was not interpreted.");
341 EM_REG_COUNTER_USED(&pStats->StatRZFailedWbInvd, "/EM/CPU%d/RZ/Interpret/Failed/WbInvd", "The number of times WBINVD was not interpreted.");
342 EM_REG_COUNTER_USED(&pStats->StatR3FailedWbInvd, "/EM/CPU%d/R3/Interpret/Failed/WbInvd", "The number of times WBINVD was not interpreted.");
343
344 EM_REG_COUNTER_USED(&pStats->StatRZFailedUserMode, "/EM/CPU%d/RZ/Interpret/Failed/UserMode", "The number of rejections because of CPL.");
345 EM_REG_COUNTER_USED(&pStats->StatR3FailedUserMode, "/EM/CPU%d/R3/Interpret/Failed/UserMode", "The number of rejections because of CPL.");
346 EM_REG_COUNTER_USED(&pStats->StatRZFailedPrefix, "/EM/CPU%d/RZ/Interpret/Failed/Prefix", "The number of rejections because of prefix .");
347 EM_REG_COUNTER_USED(&pStats->StatR3FailedPrefix, "/EM/CPU%d/R3/Interpret/Failed/Prefix", "The number of rejections because of prefix .");
348
349 EM_REG_COUNTER_USED(&pStats->StatCli, "/EM/CPU%d/R3/PrivInst/Cli", "Number of cli instructions.");
350 EM_REG_COUNTER_USED(&pStats->StatSti, "/EM/CPU%d/R3/PrivInst/Sti", "Number of sli instructions.");
351 EM_REG_COUNTER_USED(&pStats->StatIn, "/EM/CPU%d/R3/PrivInst/In", "Number of in instructions.");
352 EM_REG_COUNTER_USED(&pStats->StatOut, "/EM/CPU%d/R3/PrivInst/Out", "Number of out instructions.");
353 EM_REG_COUNTER_USED(&pStats->StatIoRestarted, "/EM/CPU%d/R3/PrivInst/IoRestarted", "Number of restarted i/o instructions.");
354 EM_REG_COUNTER_USED(&pStats->StatHlt, "/EM/CPU%d/R3/PrivInst/Hlt", "Number of hlt instructions not handled in GC because of PATM.");
355 EM_REG_COUNTER_USED(&pStats->StatInvlpg, "/EM/CPU%d/R3/PrivInst/Invlpg", "Number of invlpg instructions.");
356 EM_REG_COUNTER_USED(&pStats->StatMisc, "/EM/CPU%d/R3/PrivInst/Misc", "Number of misc. instructions.");
357 EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[0], "/EM/CPU%d/R3/PrivInst/Mov CR0, X", "Number of mov CR0 read instructions.");
358 EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[1], "/EM/CPU%d/R3/PrivInst/Mov CR1, X", "Number of mov CR1 read instructions.");
359 EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[2], "/EM/CPU%d/R3/PrivInst/Mov CR2, X", "Number of mov CR2 read instructions.");
360 EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[3], "/EM/CPU%d/R3/PrivInst/Mov CR3, X", "Number of mov CR3 read instructions.");
361 EM_REG_COUNTER_USED(&pStats->StatMovWriteCR[4], "/EM/CPU%d/R3/PrivInst/Mov CR4, X", "Number of mov CR4 read instructions.");
362 EM_REG_COUNTER_USED(&pStats->StatMovReadCR[0], "/EM/CPU%d/R3/PrivInst/Mov X, CR0", "Number of mov CR0 write instructions.");
363 EM_REG_COUNTER_USED(&pStats->StatMovReadCR[1], "/EM/CPU%d/R3/PrivInst/Mov X, CR1", "Number of mov CR1 write instructions.");
364 EM_REG_COUNTER_USED(&pStats->StatMovReadCR[2], "/EM/CPU%d/R3/PrivInst/Mov X, CR2", "Number of mov CR2 write instructions.");
365 EM_REG_COUNTER_USED(&pStats->StatMovReadCR[3], "/EM/CPU%d/R3/PrivInst/Mov X, CR3", "Number of mov CR3 write instructions.");
366 EM_REG_COUNTER_USED(&pStats->StatMovReadCR[4], "/EM/CPU%d/R3/PrivInst/Mov X, CR4", "Number of mov CR4 write instructions.");
367 EM_REG_COUNTER_USED(&pStats->StatMovDRx, "/EM/CPU%d/R3/PrivInst/MovDRx", "Number of mov DRx instructions.");
368 EM_REG_COUNTER_USED(&pStats->StatIret, "/EM/CPU%d/R3/PrivInst/Iret", "Number of iret instructions.");
369 EM_REG_COUNTER_USED(&pStats->StatMovLgdt, "/EM/CPU%d/R3/PrivInst/Lgdt", "Number of lgdt instructions.");
370 EM_REG_COUNTER_USED(&pStats->StatMovLidt, "/EM/CPU%d/R3/PrivInst/Lidt", "Number of lidt instructions.");
371 EM_REG_COUNTER_USED(&pStats->StatMovLldt, "/EM/CPU%d/R3/PrivInst/Lldt", "Number of lldt instructions.");
372 EM_REG_COUNTER_USED(&pStats->StatSysEnter, "/EM/CPU%d/R3/PrivInst/Sysenter", "Number of sysenter instructions.");
373 EM_REG_COUNTER_USED(&pStats->StatSysExit, "/EM/CPU%d/R3/PrivInst/Sysexit", "Number of sysexit instructions.");
374 EM_REG_COUNTER_USED(&pStats->StatSysCall, "/EM/CPU%d/R3/PrivInst/Syscall", "Number of syscall instructions.");
375 EM_REG_COUNTER_USED(&pStats->StatSysRet, "/EM/CPU%d/R3/PrivInst/Sysret", "Number of sysret instructions.");
376
377 EM_REG_COUNTER(&pVCpu->em.s.StatTotalClis, "/EM/CPU%d/Cli/Total", "Total number of cli instructions executed.");
378 pVCpu->em.s.pCliStatTree = 0;
379
380 /* these should be considered for release statistics. */
381 EM_REG_COUNTER(&pVCpu->em.s.StatIOEmu, "/PROF/CPU%d/EM/Emulation/IO", "Profiling of emR3RawExecuteIOInstruction.");
382 EM_REG_COUNTER(&pVCpu->em.s.StatPrivEmu, "/PROF/CPU%d/EM/Emulation/Priv", "Profiling of emR3RawPrivileged.");
383 EM_REG_COUNTER(&pVCpu->em.s.StatMiscEmu, "/PROF/CPU%d/EM/Emulation/Misc", "Profiling of emR3RawExecuteInstruction.");
384 EM_REG_PROFILE(&pVCpu->em.s.StatHwAccEntry, "/PROF/CPU%d/EM/HwAccEnter", "Profiling Hardware Accelerated Mode entry overhead.");
385 EM_REG_PROFILE(&pVCpu->em.s.StatHwAccExec, "/PROF/CPU%d/EM/HwAccExec", "Profiling Hardware Accelerated Mode execution.");
386 EM_REG_PROFILE(&pVCpu->em.s.StatREMEmu, "/PROF/CPU%d/EM/REMEmuSingle", "Profiling single instruction REM execution.");
387 EM_REG_PROFILE(&pVCpu->em.s.StatREMExec, "/PROF/CPU%d/EM/REMExec", "Profiling REM execution.");
388 EM_REG_PROFILE(&pVCpu->em.s.StatREMSync, "/PROF/CPU%d/EM/REMSync", "Profiling REM context syncing.");
389 EM_REG_PROFILE(&pVCpu->em.s.StatRAWEntry, "/PROF/CPU%d/EM/RAWEnter", "Profiling Raw Mode entry overhead.");
390 EM_REG_PROFILE(&pVCpu->em.s.StatRAWExec, "/PROF/CPU%d/EM/RAWExec", "Profiling Raw Mode execution.");
391 EM_REG_PROFILE(&pVCpu->em.s.StatRAWTail, "/PROF/CPU%d/EM/RAWTail", "Profiling Raw Mode tail overhead.");
392
393#endif /* VBOX_WITH_STATISTICS */
394
395 EM_REG_COUNTER(&pVCpu->em.s.StatForcedActions, "/PROF/CPU%d/EM/ForcedActions", "Profiling forced action execution.");
396 EM_REG_COUNTER(&pVCpu->em.s.StatHalted, "/PROF/CPU%d/EM/Halted", "Profiling halted state (VMR3WaitHalted).");
397 EM_REG_COUNTER(&pVCpu->em.s.StatREMTotal, "/PROF/CPU%d/EM/REMTotal", "Profiling emR3RemExecute (excluding FFs).");
398 EM_REG_COUNTER(&pVCpu->em.s.StatRAWTotal, "/PROF/CPU%d/EM/RAWTotal", "Profiling emR3RawExecute (excluding FFs).");
399
400 EM_REG_PROFILE_ADV(&pVCpu->em.s.StatTotal, "/PROF/CPU%d/EM/Total", "Profiling EMR3ExecuteVM.");
401 }
402
403 return VINF_SUCCESS;
404}
405
406
407/**
408 * Initializes the per-VCPU EM.
409 *
410 * @returns VBox status code.
411 * @param pVM The VM to operate on.
412 */
413VMMR3DECL(int) EMR3InitCPU(PVM pVM)
414{
415 LogFlow(("EMR3InitCPU\n"));
416 return VINF_SUCCESS;
417}
418
419
420/**
421 * Applies relocations to data and code managed by this
422 * component. This function will be called at init and
423 * whenever the VMM need to relocate it self inside the GC.
424 *
425 * @param pVM The VM.
426 */
427VMMR3DECL(void) EMR3Relocate(PVM pVM)
428{
429 LogFlow(("EMR3Relocate\n"));
430 for (VMCPUID i = 0; i < pVM->cCpus; i++)
431 {
432 PVMCPU pVCpu = &pVM->aCpus[i];
433 if (pVCpu->em.s.pStatsR3)
434 pVCpu->em.s.pStatsRC = MMHyperR3ToRC(pVM, pVCpu->em.s.pStatsR3);
435 }
436}
437
438
439/**
440 * Reset notification.
441 *
442 * @param pVM
443 */
444VMMR3DECL(void) EMR3Reset(PVM pVM)
445{
446 LogFlow(("EMR3Reset: \n"));
447 for (VMCPUID i = 0; i < pVM->cCpus; i++)
448 {
449 PVMCPU pVCpu = &pVM->aCpus[i];
450 pVCpu->em.s.fForceRAW = false;
451 }
452}
453
454
455/**
456 * Terminates the EM.
457 *
458 * Termination means cleaning up and freeing all resources,
459 * the VM it self is at this point powered off or suspended.
460 *
461 * @returns VBox status code.
462 * @param pVM The VM to operate on.
463 */
464VMMR3DECL(int) EMR3Term(PVM pVM)
465{
466 AssertMsg(pVM->em.s.offVM, ("bad init order!\n"));
467
468 PDMR3CritSectDelete(&pVM->em.s.CritSectREM);
469 return VINF_SUCCESS;
470}
471
472/**
473 * Terminates the per-VCPU EM.
474 *
475 * Termination means cleaning up and freeing all resources,
476 * the VM it self is at this point powered off or suspended.
477 *
478 * @returns VBox status code.
479 * @param pVM The VM to operate on.
480 */
481VMMR3DECL(int) EMR3TermCPU(PVM pVM)
482{
483 return 0;
484}
485
486/**
487 * Execute state save operation.
488 *
489 * @returns VBox status code.
490 * @param pVM VM Handle.
491 * @param pSSM SSM operation handle.
492 */
493static DECLCALLBACK(int) emR3Save(PVM pVM, PSSMHANDLE pSSM)
494{
495 for (VMCPUID i = 0; i < pVM->cCpus; i++)
496 {
497 PVMCPU pVCpu = &pVM->aCpus[i];
498
499 int rc = SSMR3PutBool(pSSM, pVCpu->em.s.fForceRAW);
500 AssertRCReturn(rc, rc);
501
502 Assert(pVCpu->em.s.enmState == EMSTATE_SUSPENDED);
503 Assert(pVCpu->em.s.enmPrevState != EMSTATE_SUSPENDED);
504 rc = SSMR3PutU32(pSSM, pVCpu->em.s.enmPrevState);
505 AssertRCReturn(rc, rc);
506 }
507 return VINF_SUCCESS;
508}
509
510
511/**
512 * Execute state load operation.
513 *
514 * @returns VBox status code.
515 * @param pVM VM Handle.
516 * @param pSSM SSM operation handle.
517 * @param uVersion Data layout version.
518 * @param uPass The data pass.
519 */
520static DECLCALLBACK(int) emR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
521{
522 /*
523 * Validate version.
524 */
525 if ( uVersion != EM_SAVED_STATE_VERSION
526 && uVersion != EM_SAVED_STATE_VERSION_PRE_SMP)
527 {
528 AssertMsgFailed(("emR3Load: Invalid version uVersion=%d (current %d)!\n", uVersion, EM_SAVED_STATE_VERSION));
529 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
530 }
531 Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
532
533 /*
534 * Load the saved state.
535 */
536 for (VMCPUID i = 0; i < pVM->cCpus; i++)
537 {
538 PVMCPU pVCpu = &pVM->aCpus[i];
539
540 int rc = SSMR3GetBool(pSSM, &pVCpu->em.s.fForceRAW);
541 if (RT_FAILURE(rc))
542 pVCpu->em.s.fForceRAW = false;
543 AssertRCReturn(rc, rc);
544
545 if (uVersion > EM_SAVED_STATE_VERSION_PRE_SMP)
546 {
547 AssertCompile(sizeof(pVCpu->em.s.enmPrevState) == sizeof(uint32_t));
548 rc = SSMR3GetU32(pSSM, (uint32_t *)&pVCpu->em.s.enmPrevState);
549 AssertRCReturn(rc, rc);
550 Assert(pVCpu->em.s.enmPrevState != EMSTATE_SUSPENDED);
551
552 pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
553 }
554 Assert(!pVCpu->em.s.pCliStatTree);
555 }
556 return VINF_SUCCESS;
557}
558
559
560/**
561 * Raise a fatal error.
562 *
563 * Safely terminate the VM with full state report and stuff. This function
564 * will naturally never return.
565 *
566 * @param pVCpu VMCPU handle.
567 * @param rc VBox status code.
568 */
569VMMR3DECL(void) EMR3FatalError(PVMCPU pVCpu, int rc)
570{
571 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
572 longjmp(pVCpu->em.s.u.FatalLongJump, rc);
573 AssertReleaseMsgFailed(("longjmp returned!\n"));
574}
575
576
577/**
578 * Gets the EM state name.
579 *
580 * @returns pointer to read only state name,
581 * @param enmState The state.
582 */
583VMMR3DECL(const char *) EMR3GetStateName(EMSTATE enmState)
584{
585 switch (enmState)
586 {
587 case EMSTATE_NONE: return "EMSTATE_NONE";
588 case EMSTATE_RAW: return "EMSTATE_RAW";
589 case EMSTATE_HWACC: return "EMSTATE_HWACC";
590 case EMSTATE_REM: return "EMSTATE_REM";
591 case EMSTATE_PARAV: return "EMSTATE_PARAV";
592 case EMSTATE_HALTED: return "EMSTATE_HALTED";
593 case EMSTATE_WAIT_SIPI: return "EMSTATE_WAIT_SIPI";
594 case EMSTATE_SUSPENDED: return "EMSTATE_SUSPENDED";
595 case EMSTATE_TERMINATING: return "EMSTATE_TERMINATING";
596 case EMSTATE_DEBUG_GUEST_RAW: return "EMSTATE_DEBUG_GUEST_RAW";
597 case EMSTATE_DEBUG_GUEST_REM: return "EMSTATE_DEBUG_GUEST_REM";
598 case EMSTATE_DEBUG_HYPER: return "EMSTATE_DEBUG_HYPER";
599 case EMSTATE_GURU_MEDITATION: return "EMSTATE_GURU_MEDITATION";
600 default: return "Unknown!";
601 }
602}
603
604
605#ifdef VBOX_WITH_STATISTICS
606/**
607 * Just a braindead function to keep track of cli addresses.
608 * @param pVM VM handle.
609 * @param pVMCPU VMCPU handle.
610 * @param GCPtrInstr The EIP of the cli instruction.
611 */
612static void emR3RecordCli(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtrInstr)
613{
614 PCLISTAT pRec;
615
616 pRec = (PCLISTAT)RTAvlPVGet(&pVCpu->em.s.pCliStatTree, (AVLPVKEY)GCPtrInstr);
617 if (!pRec)
618 {
619 /* New cli instruction; insert into the tree. */
620 pRec = (PCLISTAT)MMR3HeapAllocZ(pVM, MM_TAG_EM, sizeof(*pRec));
621 Assert(pRec);
622 if (!pRec)
623 return;
624 pRec->Core.Key = (AVLPVKEY)GCPtrInstr;
625
626 char szCliStatName[32];
627 RTStrPrintf(szCliStatName, sizeof(szCliStatName), "/EM/Cli/0x%RGv", GCPtrInstr);
628 STAM_REG(pVM, &pRec->Counter, STAMTYPE_COUNTER, szCliStatName, STAMUNIT_OCCURENCES, "Number of times cli was executed.");
629
630 bool fRc = RTAvlPVInsert(&pVCpu->em.s.pCliStatTree, &pRec->Core);
631 Assert(fRc); NOREF(fRc);
632 }
633 STAM_COUNTER_INC(&pRec->Counter);
634 STAM_COUNTER_INC(&pVCpu->em.s.StatTotalClis);
635}
636#endif /* VBOX_WITH_STATISTICS */
637
638
639/**
640 * Debug loop.
641 *
642 * @returns VBox status code for EM.
643 * @param pVM VM handle.
644 * @param pVCpu VMCPU handle.
645 * @param rc Current EM VBox status code..
646 */
647static int emR3Debug(PVM pVM, PVMCPU pVCpu, int rc)
648{
649 for (;;)
650 {
651 Log(("emR3Debug: rc=%Rrc\n", rc));
652 const int rcLast = rc;
653
654 /*
655 * Debug related RC.
656 */
657 switch (rc)
658 {
659 /*
660 * Single step an instruction.
661 */
662 case VINF_EM_DBG_STEP:
663 if ( pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_RAW
664 || pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER
665 || pVCpu->em.s.fForceRAW /* paranoia */)
666 rc = emR3RawStep(pVM, pVCpu);
667 else
668 {
669 Assert(pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_REM);
670 rc = emR3RemStep(pVM, pVCpu);
671 }
672 break;
673
674 /*
675 * Simple events: stepped, breakpoint, stop/assertion.
676 */
677 case VINF_EM_DBG_STEPPED:
678 rc = DBGFR3Event(pVM, DBGFEVENT_STEPPED);
679 break;
680
681 case VINF_EM_DBG_BREAKPOINT:
682 rc = DBGFR3EventBreakpoint(pVM, DBGFEVENT_BREAKPOINT);
683 break;
684
685 case VINF_EM_DBG_STOP:
686 rc = DBGFR3EventSrc(pVM, DBGFEVENT_DEV_STOP, NULL, 0, NULL, NULL);
687 break;
688
689 case VINF_EM_DBG_HYPER_STEPPED:
690 rc = DBGFR3Event(pVM, DBGFEVENT_STEPPED_HYPER);
691 break;
692
693 case VINF_EM_DBG_HYPER_BREAKPOINT:
694 rc = DBGFR3EventBreakpoint(pVM, DBGFEVENT_BREAKPOINT_HYPER);
695 break;
696
697 case VINF_EM_DBG_HYPER_ASSERTION:
698 RTPrintf("\nVINF_EM_DBG_HYPER_ASSERTION:\n%s%s\n", VMMR3GetRZAssertMsg1(pVM), VMMR3GetRZAssertMsg2(pVM));
699 rc = DBGFR3EventAssertion(pVM, DBGFEVENT_ASSERTION_HYPER, VMMR3GetRZAssertMsg1(pVM), VMMR3GetRZAssertMsg2(pVM));
700 break;
701
702 /*
703 * Guru meditation.
704 */
705 case VERR_VMM_RING0_ASSERTION: /** @todo Make a guru meditation event! */
706 rc = DBGFR3EventSrc(pVM, DBGFEVENT_FATAL_ERROR, "VERR_VMM_RING0_ASSERTION", 0, NULL, NULL);
707 break;
708 case VERR_REM_TOO_MANY_TRAPS: /** @todo Make a guru meditation event! */
709 rc = DBGFR3EventSrc(pVM, DBGFEVENT_DEV_STOP, "VERR_REM_TOO_MANY_TRAPS", 0, NULL, NULL);
710 break;
711
712 default: /** @todo don't use default for guru, but make special errors code! */
713 rc = DBGFR3Event(pVM, DBGFEVENT_FATAL_ERROR);
714 break;
715 }
716
717 /*
718 * Process the result.
719 */
720 do
721 {
722 switch (rc)
723 {
724 /*
725 * Continue the debugging loop.
726 */
727 case VINF_EM_DBG_STEP:
728 case VINF_EM_DBG_STOP:
729 case VINF_EM_DBG_STEPPED:
730 case VINF_EM_DBG_BREAKPOINT:
731 case VINF_EM_DBG_HYPER_STEPPED:
732 case VINF_EM_DBG_HYPER_BREAKPOINT:
733 case VINF_EM_DBG_HYPER_ASSERTION:
734 break;
735
736 /*
737 * Resuming execution (in some form) has to be done here if we got
738 * a hypervisor debug event.
739 */
740 case VINF_SUCCESS:
741 case VINF_EM_RESUME:
742 case VINF_EM_SUSPEND:
743 case VINF_EM_RESCHEDULE:
744 case VINF_EM_RESCHEDULE_RAW:
745 case VINF_EM_RESCHEDULE_REM:
746 case VINF_EM_HALT:
747 if (pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER)
748 {
749 rc = emR3RawResumeHyper(pVM, pVCpu);
750 if (rc != VINF_SUCCESS && RT_SUCCESS(rc))
751 continue;
752 }
753 if (rc == VINF_SUCCESS)
754 rc = VINF_EM_RESCHEDULE;
755 return rc;
756
757 /*
758 * The debugger isn't attached.
759 * We'll simply turn the thing off since that's the easiest thing to do.
760 */
761 case VERR_DBGF_NOT_ATTACHED:
762 switch (rcLast)
763 {
764 case VINF_EM_DBG_HYPER_STEPPED:
765 case VINF_EM_DBG_HYPER_BREAKPOINT:
766 case VINF_EM_DBG_HYPER_ASSERTION:
767 case VERR_TRPM_PANIC:
768 case VERR_TRPM_DONT_PANIC:
769 case VERR_VMM_RING0_ASSERTION:
770 case VERR_VMM_HYPER_CR3_MISMATCH:
771 case VERR_VMM_RING3_CALL_DISABLED:
772 return rcLast;
773 }
774 return VINF_EM_OFF;
775
776 /*
777 * Status codes terminating the VM in one or another sense.
778 */
779 case VINF_EM_TERMINATE:
780 case VINF_EM_OFF:
781 case VINF_EM_RESET:
782 case VINF_EM_NO_MEMORY:
783 case VINF_EM_RAW_STALE_SELECTOR:
784 case VINF_EM_RAW_IRET_TRAP:
785 case VERR_TRPM_PANIC:
786 case VERR_TRPM_DONT_PANIC:
787 case VERR_VMM_RING0_ASSERTION:
788 case VERR_VMM_HYPER_CR3_MISMATCH:
789 case VERR_VMM_RING3_CALL_DISABLED:
790 case VERR_INTERNAL_ERROR:
791 case VERR_INTERNAL_ERROR_2:
792 case VERR_INTERNAL_ERROR_3:
793 case VERR_INTERNAL_ERROR_4:
794 case VERR_INTERNAL_ERROR_5:
795 case VERR_IPE_UNEXPECTED_STATUS:
796 case VERR_IPE_UNEXPECTED_INFO_STATUS:
797 case VERR_IPE_UNEXPECTED_ERROR_STATUS:
798 return rc;
799
800 /*
801 * The rest is unexpected, and will keep us here.
802 */
803 default:
804 AssertMsgFailed(("Unxpected rc %Rrc!\n", rc));
805 break;
806 }
807 } while (false);
808 } /* debug for ever */
809}
810
811/**
812 * Steps recompiled code.
813 *
814 * @returns VBox status code. The most important ones are: VINF_EM_STEP_EVENT,
815 * VINF_EM_RESCHEDULE, VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
816 *
817 * @param pVM VM handle.
818 * @param pVCpu VMCPU handle.
819 */
820static int emR3RemStep(PVM pVM, PVMCPU pVCpu)
821{
822 LogFlow(("emR3RemStep: cs:eip=%04x:%08x\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
823
824 EMRemLock(pVM);
825
826 /*
827 * Switch to REM, step instruction, switch back.
828 */
829 int rc = REMR3State(pVM, pVCpu);
830 if (RT_SUCCESS(rc))
831 {
832 rc = REMR3Step(pVM, pVCpu);
833 REMR3StateBack(pVM, pVCpu);
834 }
835 EMRemUnlock(pVM);
836
837 LogFlow(("emR3RemStep: returns %Rrc cs:eip=%04x:%08x\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
838 return rc;
839}
840
841
842/**
843 * Executes recompiled code.
844 *
845 * This function contains the recompiler version of the inner
846 * execution loop (the outer loop being in EMR3ExecuteVM()).
847 *
848 * @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE,
849 * VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
850 *
851 * @param pVM VM handle.
852 * @param pVCpu VMCPU handle.
853 * @param pfFFDone Where to store an indicator telling wheter or not
854 * FFs were done before returning.
855 *
856 */
857static int emR3RemExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
858{
859#ifdef LOG_ENABLED
860 PCPUMCTX pCtx = pVCpu->em.s.pCtx;
861 uint32_t cpl = CPUMGetGuestCPL(pVCpu, CPUMCTX2CORE(pCtx));
862
863 if (pCtx->eflags.Bits.u1VM)
864 Log(("EMV86: %04X:%08X IF=%d\n", pCtx->cs, pCtx->eip, pCtx->eflags.Bits.u1IF));
865 else
866 Log(("EMR%d: %04X:%08X ESP=%08X IF=%d CR0=%x\n", cpl, pCtx->cs, pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, (uint32_t)pCtx->cr0));
867#endif
868 STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatREMTotal, a);
869
870#if defined(VBOX_STRICT) && defined(DEBUG_bird)
871 AssertMsg( VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL)
872 || !MMHyperIsInsideArea(pVM, CPUMGetGuestEIP(pVCpu)), /** @todo #1419 - get flat address. */
873 ("cs:eip=%RX16:%RX32\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
874#endif
875
876 /* Big lock, but you are not supposed to own any lock when coming in here. */
877 EMRemLock(pVM);
878
879 /*
880 * Spin till we get a forced action which returns anything but VINF_SUCCESS
881 * or the REM suggests raw-mode execution.
882 */
883 *pfFFDone = false;
884 bool fInREMState = false;
885 int rc = VINF_SUCCESS;
886
887 /* Flush the recompiler TLB if the VCPU has changed. */
888 if (pVM->em.s.idLastRemCpu != pVCpu->idCpu)
889 {
890 REMFlushTBs(pVM);
891 /* Also sync the entire state. */
892 CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_ALL);
893 }
894 pVM->em.s.idLastRemCpu = pVCpu->idCpu;
895
896 for (;;)
897 {
898 /*
899 * Update REM state if not already in sync.
900 */
901 if (!fInREMState)
902 {
903 STAM_PROFILE_START(&pVCpu->em.s.StatREMSync, b);
904 rc = REMR3State(pVM, pVCpu);
905 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMSync, b);
906 if (RT_FAILURE(rc))
907 break;
908 fInREMState = true;
909
910 /*
911 * We might have missed the raising of VMREQ, TIMER and some other
912 * imporant FFs while we were busy switching the state. So, check again.
913 */
914 if ( VM_FF_ISPENDING(pVM, VM_FF_REQUEST | VM_FF_PDM_QUEUES | VM_FF_DBGF | VM_FF_TERMINATE | VM_FF_RESET)
915 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_TIMER | VMCPU_FF_REQUEST))
916 {
917 LogFlow(("emR3RemExecute: Skipping run, because FF is set. %#x\n", pVM->fGlobalForcedActions));
918 goto l_REMDoForcedActions;
919 }
920 }
921
922
923 /*
924 * Execute REM.
925 */
926 STAM_PROFILE_START(&pVCpu->em.s.StatREMExec, c);
927 rc = REMR3Run(pVM, pVCpu);
928 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMExec, c);
929
930
931 /*
932 * Deal with high priority post execution FFs before doing anything else.
933 */
934 if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
935 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
936 rc = emR3HighPriorityPostForcedActions(pVM, pVCpu, rc);
937
938 /*
939 * Process the returned status code.
940 * (Try keep this short! Call functions!)
941 */
942 if (rc != VINF_SUCCESS)
943 {
944 if (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST)
945 break;
946 if (rc != VINF_REM_INTERRUPED_FF)
947 {
948 /*
949 * Anything which is not known to us means an internal error
950 * and the termination of the VM!
951 */
952 AssertMsg(rc == VERR_REM_TOO_MANY_TRAPS, ("Unknown GC return code: %Rra\n", rc));
953 break;
954 }
955 }
956
957
958 /*
959 * Check and execute forced actions.
960 * Sync back the VM state before calling any of these.
961 */
962#ifdef VBOX_HIGH_RES_TIMERS_HACK
963 TMTimerPollVoid(pVM, pVCpu);
964#endif
965 AssertCompile((VMCPU_FF_ALL_BUT_RAW_MASK & ~(VMCPU_FF_CSAM_PENDING_ACTION | VMCPU_FF_CSAM_SCAN_PAGE)) & VMCPU_FF_TIMER);
966 if ( VM_FF_ISPENDING(pVM, VM_FF_ALL_BUT_RAW_MASK)
967 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_ALL_BUT_RAW_MASK & ~(VMCPU_FF_CSAM_PENDING_ACTION | VMCPU_FF_CSAM_SCAN_PAGE)))
968 {
969l_REMDoForcedActions:
970 if (fInREMState)
971 {
972 STAM_PROFILE_START(&pVCpu->em.s.StatREMSync, d);
973 REMR3StateBack(pVM, pVCpu);
974 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMSync, d);
975 fInREMState = false;
976 }
977 STAM_REL_PROFILE_ADV_SUSPEND(&pVCpu->em.s.StatREMTotal, a);
978 rc = emR3ForcedActions(pVM, pVCpu, rc);
979 STAM_REL_PROFILE_ADV_RESUME(&pVCpu->em.s.StatREMTotal, a);
980 if ( rc != VINF_SUCCESS
981 && rc != VINF_EM_RESCHEDULE_REM)
982 {
983 *pfFFDone = true;
984 break;
985 }
986 }
987
988 } /* The Inner Loop, recompiled execution mode version. */
989
990
991 /*
992 * Returning. Sync back the VM state if required.
993 */
994 if (fInREMState)
995 {
996 STAM_PROFILE_START(&pVCpu->em.s.StatREMSync, e);
997 REMR3StateBack(pVM, pVCpu);
998 STAM_PROFILE_STOP(&pVCpu->em.s.StatREMSync, e);
999 }
1000 EMRemUnlock(pVM);
1001
1002 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatREMTotal, a);
1003 return rc;
1004}
1005
1006
1007#ifdef DEBUG
1008
1009int emR3SingleStepExecRem(PVM pVM, PVMCPU pVCpu, uint32_t cIterations)
1010{
1011 EMSTATE enmOldState = pVCpu->em.s.enmState;
1012
1013 pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_REM;
1014
1015 Log(("Single step BEGIN:\n"));
1016 for (uint32_t i = 0; i < cIterations; i++)
1017 {
1018 DBGFR3PrgStep(pVCpu);
1019 DBGFR3DisasInstrCurrentLog(pVCpu, "RSS: ");
1020 emR3RemStep(pVM, pVCpu);
1021 if (emR3Reschedule(pVM, pVCpu, pVCpu->em.s.pCtx) != EMSTATE_REM)
1022 break;
1023 }
1024 Log(("Single step END:\n"));
1025 CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
1026 pVCpu->em.s.enmState = enmOldState;
1027 return VINF_EM_RESCHEDULE;
1028}
1029
1030#endif /* DEBUG */
1031
1032
1033/**
1034 * Decides whether to execute RAW, HWACC or REM.
1035 *
1036 * @returns new EM state
1037 * @param pVM The VM.
1038 * @param pVCpu The VMCPU handle.
1039 * @param pCtx The CPU context.
1040 */
1041EMSTATE emR3Reschedule(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1042{
1043 /*
1044 * When forcing raw-mode execution, things are simple.
1045 */
1046 if (pVCpu->em.s.fForceRAW)
1047 return EMSTATE_RAW;
1048
1049 /*
1050 * We stay in the wait for SIPI state unless explicitly told otherwise.
1051 */
1052 if (pVCpu->em.s.enmState == EMSTATE_WAIT_SIPI)
1053 return EMSTATE_WAIT_SIPI;
1054
1055 /* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1056 /* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1057 /* !!! THIS MUST BE IN SYNC WITH remR3CanExecuteRaw !!! */
1058
1059 X86EFLAGS EFlags = pCtx->eflags;
1060 if (HWACCMIsEnabled(pVM))
1061 {
1062 /* Hardware accelerated raw-mode:
1063 *
1064 * Typically only 32-bits protected mode, with paging enabled, code is allowed here.
1065 */
1066 if (HWACCMR3CanExecuteGuest(pVM, pCtx) == true)
1067 return EMSTATE_HWACC;
1068
1069 /* Note: Raw mode and hw accelerated mode are incompatible. The latter turns
1070 * off monitoring features essential for raw mode! */
1071 return EMSTATE_REM;
1072 }
1073
1074 /*
1075 * Standard raw-mode:
1076 *
1077 * Here we only support 16 & 32 bits protected mode ring 3 code that has no IO privileges
1078 * or 32 bits protected mode ring 0 code
1079 *
1080 * The tests are ordered by the likelyhood of being true during normal execution.
1081 */
1082 if (EFlags.u32 & (X86_EFL_TF /* | HF_INHIBIT_IRQ_MASK*/))
1083 {
1084 Log2(("raw mode refused: EFlags=%#x\n", EFlags.u32));
1085 return EMSTATE_REM;
1086 }
1087
1088#ifndef VBOX_RAW_V86
1089 if (EFlags.u32 & X86_EFL_VM) {
1090 Log2(("raw mode refused: VM_MASK\n"));
1091 return EMSTATE_REM;
1092 }
1093#endif
1094
1095 /** @todo check up the X86_CR0_AM flag in respect to raw mode!!! We're probably not emulating it right! */
1096 uint32_t u32CR0 = pCtx->cr0;
1097 if ((u32CR0 & (X86_CR0_PG | X86_CR0_PE)) != (X86_CR0_PG | X86_CR0_PE))
1098 {
1099 //Log2(("raw mode refused: %s%s%s\n", (u32CR0 & X86_CR0_PG) ? "" : " !PG", (u32CR0 & X86_CR0_PE) ? "" : " !PE", (u32CR0 & X86_CR0_AM) ? "" : " !AM"));
1100 return EMSTATE_REM;
1101 }
1102
1103 if (pCtx->cr4 & X86_CR4_PAE)
1104 {
1105 uint32_t u32Dummy, u32Features;
1106
1107 CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
1108 if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
1109 return EMSTATE_REM;
1110 }
1111
1112 unsigned uSS = pCtx->ss;
1113 if ( pCtx->eflags.Bits.u1VM
1114 || (uSS & X86_SEL_RPL) == 3)
1115 {
1116 if (!EMIsRawRing3Enabled(pVM))
1117 return EMSTATE_REM;
1118
1119 if (!(EFlags.u32 & X86_EFL_IF))
1120 {
1121 Log2(("raw mode refused: IF (RawR3)\n"));
1122 return EMSTATE_REM;
1123 }
1124
1125 if (!(u32CR0 & X86_CR0_WP) && EMIsRawRing0Enabled(pVM))
1126 {
1127 Log2(("raw mode refused: CR0.WP + RawR0\n"));
1128 return EMSTATE_REM;
1129 }
1130 }
1131 else
1132 {
1133 if (!EMIsRawRing0Enabled(pVM))
1134 return EMSTATE_REM;
1135
1136 /* Only ring 0 supervisor code. */
1137 if ((uSS & X86_SEL_RPL) != 0)
1138 {
1139 Log2(("raw r0 mode refused: CPL %d\n", uSS & X86_SEL_RPL));
1140 return EMSTATE_REM;
1141 }
1142
1143 // Let's start with pure 32 bits ring 0 code first
1144 /** @todo What's pure 32-bit mode? flat? */
1145 if ( !(pCtx->ssHid.Attr.n.u1DefBig)
1146 || !(pCtx->csHid.Attr.n.u1DefBig))
1147 {
1148 Log2(("raw r0 mode refused: SS/CS not 32bit\n"));
1149 return EMSTATE_REM;
1150 }
1151
1152 /* Write protection must be turned on, or else the guest can overwrite our hypervisor code and data. */
1153 if (!(u32CR0 & X86_CR0_WP))
1154 {
1155 Log2(("raw r0 mode refused: CR0.WP=0!\n"));
1156 return EMSTATE_REM;
1157 }
1158
1159 if (PATMShouldUseRawMode(pVM, (RTGCPTR)pCtx->eip))
1160 {
1161 Log2(("raw r0 mode forced: patch code\n"));
1162 return EMSTATE_RAW;
1163 }
1164
1165#if !defined(VBOX_ALLOW_IF0) && !defined(VBOX_RUN_INTERRUPT_GATE_HANDLERS)
1166 if (!(EFlags.u32 & X86_EFL_IF))
1167 {
1168 ////Log2(("R0: IF=0 VIF=%d %08X\n", eip, pVMeflags));
1169 //Log2(("RR0: Interrupts turned off; fall back to emulation\n"));
1170 return EMSTATE_REM;
1171 }
1172#endif
1173
1174 /** @todo still necessary??? */
1175 if (EFlags.Bits.u2IOPL != 0)
1176 {
1177 Log2(("raw r0 mode refused: IOPL %d\n", EFlags.Bits.u2IOPL));
1178 return EMSTATE_REM;
1179 }
1180 }
1181
1182 Assert(PGMPhysIsA20Enabled(pVCpu));
1183 return EMSTATE_RAW;
1184}
1185
1186
1187/**
1188 * Executes all high priority post execution force actions.
1189 *
1190 * @returns rc or a fatal status code.
1191 *
1192 * @param pVM VM handle.
1193 * @param pVCpu VMCPU handle.
1194 * @param rc The current rc.
1195 */
1196int emR3HighPriorityPostForcedActions(PVM pVM, PVMCPU pVCpu, int rc)
1197{
1198 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PDM_CRITSECT))
1199 PDMCritSectFF(pVCpu);
1200
1201 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_CSAM_PENDING_ACTION))
1202 CSAMR3DoPendingAction(pVM, pVCpu);
1203
1204 if (VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1205 {
1206 if ( rc > VINF_EM_NO_MEMORY
1207 && rc <= VINF_EM_LAST)
1208 rc = VINF_EM_NO_MEMORY;
1209 }
1210
1211 return rc;
1212}
1213
1214
1215/**
1216 * Executes all pending forced actions.
1217 *
1218 * Forced actions can cause execution delays and execution
1219 * rescheduling. The first we deal with using action priority, so
1220 * that for instance pending timers aren't scheduled and ran until
1221 * right before execution. The rescheduling we deal with using
1222 * return codes. The same goes for VM termination, only in that case
1223 * we exit everything.
1224 *
1225 * @returns VBox status code of equal or greater importance/severity than rc.
1226 * The most important ones are: VINF_EM_RESCHEDULE,
1227 * VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
1228 *
1229 * @param pVM VM handle.
1230 * @param pVCpu VMCPU handle.
1231 * @param rc The current rc.
1232 *
1233 */
1234int emR3ForcedActions(PVM pVM, PVMCPU pVCpu, int rc)
1235{
1236 STAM_REL_PROFILE_START(&pVCpu->em.s.StatForcedActions, a);
1237#ifdef VBOX_STRICT
1238 int rcIrq = VINF_SUCCESS;
1239#endif
1240 int rc2;
1241#define UPDATE_RC() \
1242 do { \
1243 AssertMsg(rc2 <= 0 || (rc2 >= VINF_EM_FIRST && rc2 <= VINF_EM_LAST), ("Invalid FF return code: %Rra\n", rc2)); \
1244 if (rc2 == VINF_SUCCESS || rc < VINF_SUCCESS) \
1245 break; \
1246 if (!rc || rc2 < rc) \
1247 rc = rc2; \
1248 } while (0)
1249
1250 /*
1251 * Post execution chunk first.
1252 */
1253 if ( VM_FF_ISPENDING(pVM, VM_FF_NORMAL_PRIORITY_POST_MASK)
1254 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_NORMAL_PRIORITY_POST_MASK))
1255 {
1256 /*
1257 * EMT Rendezvous (must be serviced before termination).
1258 */
1259 if (VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS))
1260 {
1261 rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
1262 UPDATE_RC();
1263 }
1264
1265 /*
1266 * Termination request.
1267 */
1268 if (VM_FF_ISPENDING(pVM, VM_FF_TERMINATE))
1269 {
1270 Log2(("emR3ForcedActions: returns VINF_EM_TERMINATE\n"));
1271 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1272 return VINF_EM_TERMINATE;
1273 }
1274
1275 /*
1276 * Debugger Facility polling.
1277 */
1278 if (VM_FF_ISPENDING(pVM, VM_FF_DBGF))
1279 {
1280 rc2 = DBGFR3VMMForcedAction(pVM);
1281 UPDATE_RC();
1282 }
1283
1284 /*
1285 * Postponed reset request.
1286 */
1287 if (VM_FF_TESTANDCLEAR(pVM, VM_FF_RESET))
1288 {
1289 rc2 = VMR3Reset(pVM);
1290 UPDATE_RC();
1291 }
1292
1293 /*
1294 * CSAM page scanning.
1295 */
1296 if ( !VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY)
1297 && VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_CSAM_SCAN_PAGE))
1298 {
1299 PCPUMCTX pCtx = pVCpu->em.s.pCtx;
1300
1301 /** @todo: check for 16 or 32 bits code! (D bit in the code selector) */
1302 Log(("Forced action VMCPU_FF_CSAM_SCAN_PAGE\n"));
1303
1304 CSAMR3CheckCodeEx(pVM, CPUMCTX2CORE(pCtx), pCtx->eip);
1305 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_CSAM_SCAN_PAGE);
1306 }
1307
1308 /*
1309 * Out of memory? Putting this after CSAM as it may in theory cause us to run out of memory.
1310 */
1311 if (VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1312 {
1313 rc2 = PGMR3PhysAllocateHandyPages(pVM);
1314 UPDATE_RC();
1315 if (rc == VINF_EM_NO_MEMORY)
1316 return rc;
1317 }
1318
1319 /* check that we got them all */
1320 AssertCompile(VM_FF_NORMAL_PRIORITY_POST_MASK == (VM_FF_TERMINATE | VM_FF_DBGF | VM_FF_RESET | VM_FF_PGM_NO_MEMORY | VM_FF_EMT_RENDEZVOUS));
1321 AssertCompile(VMCPU_FF_NORMAL_PRIORITY_POST_MASK == VMCPU_FF_CSAM_SCAN_PAGE);
1322 }
1323
1324 /*
1325 * Normal priority then.
1326 * (Executed in no particular order.)
1327 */
1328 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_NORMAL_PRIORITY_MASK, VM_FF_PGM_NO_MEMORY))
1329 {
1330 /*
1331 * PDM Queues are pending.
1332 */
1333 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PDM_QUEUES, VM_FF_PGM_NO_MEMORY))
1334 PDMR3QueueFlushAll(pVM);
1335
1336 /*
1337 * PDM DMA transfers are pending.
1338 */
1339 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PDM_DMA, VM_FF_PGM_NO_MEMORY))
1340 PDMR3DmaRun(pVM);
1341
1342 /*
1343 * EMT Rendezvous (make sure they are handled before the requests).
1344 */
1345 if (VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS))
1346 {
1347 rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
1348 UPDATE_RC();
1349 }
1350
1351 /*
1352 * Requests from other threads.
1353 */
1354 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_REQUEST, VM_FF_PGM_NO_MEMORY))
1355 {
1356 rc2 = VMR3ReqProcessU(pVM->pUVM, VMCPUID_ANY);
1357 if (rc2 == VINF_EM_OFF || rc2 == VINF_EM_TERMINATE) /** @todo this shouldn't be necessary */
1358 {
1359 Log2(("emR3ForcedActions: returns %Rrc\n", rc2));
1360 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1361 return rc2;
1362 }
1363 UPDATE_RC();
1364 }
1365
1366 /* Replay the handler notification changes. */
1367 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_REM_HANDLER_NOTIFY, VM_FF_PGM_NO_MEMORY))
1368 {
1369 /* Try not to cause deadlocks. */
1370 if ( pVM->cCpus == 1
1371 || ( !PGMIsLockOwner(pVM)
1372 && !IOMIsLockOwner(pVM))
1373 )
1374 {
1375 EMRemLock(pVM);
1376 REMR3ReplayHandlerNotifications(pVM);
1377 EMRemUnlock(pVM);
1378 }
1379 }
1380
1381 /* check that we got them all */
1382 AssertCompile(VM_FF_NORMAL_PRIORITY_MASK == (VM_FF_REQUEST | VM_FF_PDM_QUEUES | VM_FF_PDM_DMA | VM_FF_REM_HANDLER_NOTIFY | VM_FF_EMT_RENDEZVOUS));
1383 }
1384
1385 /*
1386 * Normal priority then. (per-VCPU)
1387 * (Executed in no particular order.)
1388 */
1389 if ( !VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY)
1390 && VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_NORMAL_PRIORITY_MASK))
1391 {
1392 /*
1393 * Requests from other threads.
1394 */
1395 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_REQUEST))
1396 {
1397 rc2 = VMR3ReqProcessU(pVM->pUVM, pVCpu->idCpu);
1398 if (rc2 == VINF_EM_OFF || rc2 == VINF_EM_TERMINATE || rc2 == VINF_EM_RESET)
1399 {
1400 Log2(("emR3ForcedActions: returns %Rrc\n", rc2));
1401 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1402 return rc2;
1403 }
1404 UPDATE_RC();
1405 }
1406
1407 /* check that we got them all */
1408 Assert(!(VMCPU_FF_NORMAL_PRIORITY_MASK & ~(VMCPU_FF_REQUEST)));
1409 }
1410
1411 /*
1412 * High priority pre execution chunk last.
1413 * (Executed in ascending priority order.)
1414 */
1415 if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_MASK)
1416 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_MASK))
1417 {
1418 /*
1419 * Timers before interrupts.
1420 */
1421 if ( VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_TIMER)
1422 && !VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1423 TMR3TimerQueuesDo(pVM);
1424
1425 /*
1426 * The instruction following an emulated STI should *always* be executed!
1427 */
1428 if ( VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS)
1429 && !VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1430 {
1431 Log(("VM_FF_EMULATED_STI at %RGv successor %RGv\n", (RTGCPTR)CPUMGetGuestRIP(pVCpu), EMGetInhibitInterruptsPC(pVCpu)));
1432 if (CPUMGetGuestEIP(pVCpu) != EMGetInhibitInterruptsPC(pVCpu))
1433 {
1434 /* Note: we intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here if the eip is the same as the inhibited instr address.
1435 * Before we are able to execute this instruction in raw mode (iret to guest code) an external interrupt might
1436 * force a world switch again. Possibly allowing a guest interrupt to be dispatched in the process. This could
1437 * break the guest. Sounds very unlikely, but such timing sensitive problem are not as rare as you might think.
1438 */
1439 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
1440 }
1441 if (HWACCMR3IsActive(pVCpu))
1442 rc2 = VINF_EM_RESCHEDULE_HWACC;
1443 else
1444 rc2 = PATMAreInterruptsEnabled(pVM) ? VINF_EM_RESCHEDULE_RAW : VINF_EM_RESCHEDULE_REM;
1445
1446 UPDATE_RC();
1447 }
1448
1449 /*
1450 * Interrupts.
1451 */
1452 if ( !VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY)
1453 && !VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS)
1454 && (!rc || rc >= VINF_EM_RESCHEDULE_HWACC)
1455 && !TRPMHasTrap(pVCpu) /* an interrupt could already be scheduled for dispatching in the recompiler. */
1456 && PATMAreInterruptsEnabled(pVM)
1457 && !HWACCMR3IsEventPending(pVCpu))
1458 {
1459 Assert(pVCpu->em.s.enmState != EMSTATE_WAIT_SIPI);
1460 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_INTERRUPT_APIC | VMCPU_FF_INTERRUPT_PIC))
1461 {
1462 /* Note: it's important to make sure the return code from TRPMR3InjectEvent isn't ignored! */
1463 /** @todo this really isn't nice, should properly handle this */
1464 rc2 = TRPMR3InjectEvent(pVM, pVCpu, TRPM_HARDWARE_INT);
1465#ifdef VBOX_STRICT
1466 rcIrq = rc2;
1467#endif
1468 UPDATE_RC();
1469 }
1470 /** @todo really ugly; if we entered the hlt state when exiting the recompiler and an interrupt was pending, we previously got stuck in the halted state. */
1471 else if (REMR3QueryPendingInterrupt(pVM, pVCpu) != REM_NO_PENDING_IRQ)
1472 {
1473 rc2 = VINF_EM_RESCHEDULE_REM;
1474 UPDATE_RC();
1475 }
1476 }
1477
1478 /*
1479 * Allocate handy pages.
1480 */
1481 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PGM_NEED_HANDY_PAGES, VM_FF_PGM_NO_MEMORY))
1482 {
1483 rc2 = PGMR3PhysAllocateHandyPages(pVM);
1484 UPDATE_RC();
1485 }
1486
1487 /*
1488 * Debugger Facility request.
1489 */
1490 if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_DBGF, VM_FF_PGM_NO_MEMORY))
1491 {
1492 rc2 = DBGFR3VMMForcedAction(pVM);
1493 UPDATE_RC();
1494 }
1495
1496 /*
1497 * EMT Rendezvous (must be serviced before termination).
1498 */
1499 if (VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS))
1500 {
1501 rc2 = VMMR3EmtRendezvousFF(pVM, pVCpu);
1502 UPDATE_RC();
1503 }
1504
1505 /*
1506 * Termination request.
1507 */
1508 if (VM_FF_ISPENDING(pVM, VM_FF_TERMINATE))
1509 {
1510 Log2(("emR3ForcedActions: returns VINF_EM_TERMINATE\n"));
1511 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1512 return VINF_EM_TERMINATE;
1513 }
1514
1515 /*
1516 * Out of memory? Since most of our fellow high priority actions may cause us
1517 * to run out of memory, we're employing VM_FF_IS_PENDING_EXCEPT and putting this
1518 * at the end rather than the start. Also, VM_FF_TERMINATE has higher priority
1519 * than us since we can terminate without allocating more memory.
1520 */
1521 if (VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1522 {
1523 rc2 = PGMR3PhysAllocateHandyPages(pVM);
1524 UPDATE_RC();
1525 if (rc == VINF_EM_NO_MEMORY)
1526 return rc;
1527 }
1528
1529 /*
1530 * If the virtual sync clock is still stopped, make TM restart it.
1531 */
1532 if (VM_FF_ISPENDING(pVM, VM_FF_TM_VIRTUAL_SYNC))
1533 TMR3VirtualSyncFF(pVM, pVCpu);
1534
1535#ifdef DEBUG
1536 /*
1537 * Debug, pause the VM.
1538 */
1539 if (VM_FF_ISPENDING(pVM, VM_FF_DEBUG_SUSPEND))
1540 {
1541 VM_FF_CLEAR(pVM, VM_FF_DEBUG_SUSPEND);
1542 Log(("emR3ForcedActions: returns VINF_EM_SUSPEND\n"));
1543 return VINF_EM_SUSPEND;
1544 }
1545#endif
1546
1547 /* check that we got them all */
1548 AssertCompile(VM_FF_HIGH_PRIORITY_PRE_MASK == (VM_FF_TM_VIRTUAL_SYNC | VM_FF_DBGF | VM_FF_TERMINATE | VM_FF_DEBUG_SUSPEND | VM_FF_PGM_NEED_HANDY_PAGES | VM_FF_PGM_NO_MEMORY | VM_FF_EMT_RENDEZVOUS));
1549 AssertCompile(VMCPU_FF_HIGH_PRIORITY_PRE_MASK == (VMCPU_FF_TIMER | VMCPU_FF_INTERRUPT_APIC | VMCPU_FF_INTERRUPT_PIC | VMCPU_FF_PGM_SYNC_CR3 | VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL | VMCPU_FF_SELM_SYNC_TSS | VMCPU_FF_TRPM_SYNC_IDT | VMCPU_FF_SELM_SYNC_GDT | VMCPU_FF_SELM_SYNC_LDT | VMCPU_FF_INHIBIT_INTERRUPTS));
1550 }
1551
1552#undef UPDATE_RC
1553 Log2(("emR3ForcedActions: returns %Rrc\n", rc));
1554 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatForcedActions, a);
1555 Assert(rcIrq == VINF_SUCCESS || rcIrq == rc);
1556 return rc;
1557}
1558
1559/**
1560 * Release the IOM lock if owned by the current VCPU
1561 *
1562 * @param pVM The VM to operate on.
1563 */
1564VMMR3DECL(void) EMR3ReleaseOwnedLocks(PVM pVM)
1565{
1566 while (PDMCritSectIsOwner(&pVM->em.s.CritSectREM))
1567 PDMCritSectLeave(&pVM->em.s.CritSectREM);
1568}
1569
1570
1571/**
1572 * Execute VM.
1573 *
1574 * This function is the main loop of the VM. The emulation thread
1575 * calls this function when the VM has been successfully constructed
1576 * and we're ready for executing the VM.
1577 *
1578 * Returning from this function means that the VM is turned off or
1579 * suspended (state already saved) and deconstruction in next in line.
1580 *
1581 * All interaction from other thread are done using forced actions
1582 * and signaling of the wait object.
1583 *
1584 * @returns VBox status code, informational status codes may indicate failure.
1585 * @param pVM The VM to operate on.
1586 * @param pVCpu The VMCPU to operate on.
1587 */
1588VMMR3DECL(int) EMR3ExecuteVM(PVM pVM, PVMCPU pVCpu)
1589{
1590 LogFlow(("EMR3ExecuteVM: pVM=%p enmVMState=%d enmState=%d (%s) fForceRAW=%d\n", pVM, pVM->enmVMState,
1591 pVCpu->em.s.enmState, EMR3GetStateName(pVCpu->em.s.enmState), pVCpu->em.s.fForceRAW));
1592 VM_ASSERT_EMT(pVM);
1593 AssertMsg( pVCpu->em.s.enmState == EMSTATE_NONE
1594 || pVCpu->em.s.enmState == EMSTATE_WAIT_SIPI
1595 || pVCpu->em.s.enmState == EMSTATE_SUSPENDED,
1596 ("%s\n", EMR3GetStateName(pVCpu->em.s.enmState)));
1597
1598 int rc = setjmp(pVCpu->em.s.u.FatalLongJump);
1599 if (rc == 0)
1600 {
1601 /*
1602 * Start the virtual time.
1603 */
1604 TMR3NotifyResume(pVM, pVCpu);
1605
1606 /*
1607 * The Outer Main Loop.
1608 */
1609 bool fFFDone = false;
1610
1611 /* Reschedule right away to start in the right state. */
1612 rc = VINF_SUCCESS;
1613
1614 /* If resuming after a pause or a state load, restore the previous
1615 state or else we'll start executing code. Else, just reschedule. */
1616 if ( pVCpu->em.s.enmState == EMSTATE_SUSPENDED
1617 && ( pVCpu->em.s.enmPrevState == EMSTATE_WAIT_SIPI
1618 || pVCpu->em.s.enmPrevState == EMSTATE_HALTED))
1619 pVCpu->em.s.enmState = pVCpu->em.s.enmPrevState;
1620 else
1621 pVCpu->em.s.enmState = emR3Reschedule(pVM, pVCpu, pVCpu->em.s.pCtx);
1622
1623 STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
1624 for (;;)
1625 {
1626 /*
1627 * Before we can schedule anything (we're here because
1628 * scheduling is required) we must service any pending
1629 * forced actions to avoid any pending action causing
1630 * immediate rescheduling upon entering an inner loop
1631 *
1632 * Do forced actions.
1633 */
1634 if ( !fFFDone
1635 && rc != VINF_EM_TERMINATE
1636 && rc != VINF_EM_OFF
1637 && ( VM_FF_ISPENDING(pVM, VM_FF_ALL_BUT_RAW_MASK)
1638 || VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_ALL_BUT_RAW_MASK)))
1639 {
1640 rc = emR3ForcedActions(pVM, pVCpu, rc);
1641 if ( ( rc == VINF_EM_RESCHEDULE_REM
1642 || rc == VINF_EM_RESCHEDULE_HWACC)
1643 && pVCpu->em.s.fForceRAW)
1644 rc = VINF_EM_RESCHEDULE_RAW;
1645 }
1646 else if (fFFDone)
1647 fFFDone = false;
1648
1649 /*
1650 * Now what to do?
1651 */
1652 Log2(("EMR3ExecuteVM: rc=%Rrc\n", rc));
1653 switch (rc)
1654 {
1655 /*
1656 * Keep doing what we're currently doing.
1657 */
1658 case VINF_SUCCESS:
1659 break;
1660
1661 /*
1662 * Reschedule - to raw-mode execution.
1663 */
1664 case VINF_EM_RESCHEDULE_RAW:
1665 Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_RAW: %d -> %d (EMSTATE_RAW)\n", pVCpu->em.s.enmState, EMSTATE_RAW));
1666 pVCpu->em.s.enmState = EMSTATE_RAW;
1667 break;
1668
1669 /*
1670 * Reschedule - to hardware accelerated raw-mode execution.
1671 */
1672 case VINF_EM_RESCHEDULE_HWACC:
1673 Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_HWACC: %d -> %d (EMSTATE_HWACC)\n", pVCpu->em.s.enmState, EMSTATE_HWACC));
1674 Assert(!pVCpu->em.s.fForceRAW);
1675 pVCpu->em.s.enmState = EMSTATE_HWACC;
1676 break;
1677
1678 /*
1679 * Reschedule - to recompiled execution.
1680 */
1681 case VINF_EM_RESCHEDULE_REM:
1682 Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_REM: %d -> %d (EMSTATE_REM)\n", pVCpu->em.s.enmState, EMSTATE_REM));
1683 pVCpu->em.s.enmState = EMSTATE_REM;
1684 break;
1685
1686#ifdef VBOX_WITH_VMI
1687 /*
1688 * Reschedule - parav call.
1689 */
1690 case VINF_EM_RESCHEDULE_PARAV:
1691 Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE_PARAV: %d -> %d (EMSTATE_PARAV)\n", pVCpu->em.s.enmState, EMSTATE_PARAV));
1692 pVCpu->em.s.enmState = EMSTATE_PARAV;
1693 break;
1694#endif
1695
1696 /*
1697 * Resume.
1698 */
1699 case VINF_EM_RESUME:
1700 Log2(("EMR3ExecuteVM: VINF_EM_RESUME: %d -> VINF_EM_RESCHEDULE\n", pVCpu->em.s.enmState));
1701 /* Don't reschedule in the halted or wait for SIPI case. */
1702 if ( pVCpu->em.s.enmPrevState == EMSTATE_WAIT_SIPI
1703 || pVCpu->em.s.enmPrevState == EMSTATE_HALTED)
1704 break;
1705 /* fall through and get scheduled. */
1706
1707 /*
1708 * Reschedule.
1709 */
1710 case VINF_EM_RESCHEDULE:
1711 {
1712 EMSTATE enmState = emR3Reschedule(pVM, pVCpu, pVCpu->em.s.pCtx);
1713 Log2(("EMR3ExecuteVM: VINF_EM_RESCHEDULE: %d -> %d (%s)\n", pVCpu->em.s.enmState, enmState, EMR3GetStateName(enmState)));
1714 pVCpu->em.s.enmState = enmState;
1715 break;
1716 }
1717
1718 /*
1719 * Halted.
1720 */
1721 case VINF_EM_HALT:
1722 Log2(("EMR3ExecuteVM: VINF_EM_HALT: %d -> %d\n", pVCpu->em.s.enmState, EMSTATE_HALTED));
1723 pVCpu->em.s.enmState = EMSTATE_HALTED;
1724 break;
1725
1726 /*
1727 * Switch to the wait for SIPI state (application processor only)
1728 */
1729 case VINF_EM_WAIT_SIPI:
1730 Assert(pVCpu->idCpu != 0);
1731 Log2(("EMR3ExecuteVM: VINF_EM_WAIT_SIPI: %d -> %d\n", pVCpu->em.s.enmState, EMSTATE_WAIT_SIPI));
1732 pVCpu->em.s.enmState = EMSTATE_WAIT_SIPI;
1733 break;
1734
1735
1736 /*
1737 * Suspend.
1738 */
1739 case VINF_EM_SUSPEND:
1740 Log2(("EMR3ExecuteVM: VINF_EM_SUSPEND: %d -> %d\n", pVCpu->em.s.enmState, EMSTATE_SUSPENDED));
1741 pVCpu->em.s.enmPrevState = pVCpu->em.s.enmState;
1742 pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
1743 break;
1744
1745 /*
1746 * Reset.
1747 * We might end up doing a double reset for now, we'll have to clean up the mess later.
1748 */
1749 case VINF_EM_RESET:
1750 {
1751 if (pVCpu->idCpu == 0)
1752 {
1753 EMSTATE enmState = emR3Reschedule(pVM, pVCpu, pVCpu->em.s.pCtx);
1754 Log2(("EMR3ExecuteVM: VINF_EM_RESET: %d -> %d (%s)\n", pVCpu->em.s.enmState, enmState, EMR3GetStateName(enmState)));
1755 pVCpu->em.s.enmState = enmState;
1756 }
1757 else
1758 {
1759 /* All other VCPUs go into the wait for SIPI state. */
1760 pVCpu->em.s.enmState = EMSTATE_WAIT_SIPI;
1761 }
1762 break;
1763 }
1764
1765 /*
1766 * Power Off.
1767 */
1768 case VINF_EM_OFF:
1769 pVCpu->em.s.enmState = EMSTATE_TERMINATING;
1770 Log2(("EMR3ExecuteVM: returns VINF_EM_OFF (%d -> %d)\n", pVCpu->em.s.enmState, EMSTATE_TERMINATING));
1771 TMR3NotifySuspend(pVM, pVCpu);
1772 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1773 return rc;
1774
1775 /*
1776 * Terminate the VM.
1777 */
1778 case VINF_EM_TERMINATE:
1779 pVCpu->em.s.enmState = EMSTATE_TERMINATING;
1780 Log(("EMR3ExecuteVM returns VINF_EM_TERMINATE (%d -> %d)\n", pVCpu->em.s.enmState, EMSTATE_TERMINATING));
1781 if (pVM->enmVMState < VMSTATE_DESTROYING) /* ugly */
1782 TMR3NotifySuspend(pVM, pVCpu);
1783 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1784 return rc;
1785
1786
1787 /*
1788 * Out of memory, suspend the VM and stuff.
1789 */
1790 case VINF_EM_NO_MEMORY:
1791 Log2(("EMR3ExecuteVM: VINF_EM_NO_MEMORY: %d -> %d\n", pVCpu->em.s.enmState, EMSTATE_SUSPENDED));
1792 pVCpu->em.s.enmState = EMSTATE_SUSPENDED;
1793 TMR3NotifySuspend(pVM, pVCpu);
1794 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1795
1796 rc = VMSetRuntimeError(pVM, VMSETRTERR_FLAGS_SUSPEND, "HostMemoryLow",
1797 N_("Unable to allocate and lock memory. The virtual machine will be paused. Please close applications to free up memory or close the VM"));
1798 if (rc != VINF_EM_SUSPEND)
1799 {
1800 if (RT_SUCCESS_NP(rc))
1801 {
1802 AssertLogRelMsgFailed(("%Rrc\n", rc));
1803 rc = VERR_EM_INTERNAL_ERROR;
1804 }
1805 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
1806 }
1807 return rc;
1808
1809 /*
1810 * Guest debug events.
1811 */
1812 case VINF_EM_DBG_STEPPED:
1813 AssertMsgFailed(("VINF_EM_DBG_STEPPED cannot be here!"));
1814 case VINF_EM_DBG_STOP:
1815 case VINF_EM_DBG_BREAKPOINT:
1816 case VINF_EM_DBG_STEP:
1817 if (pVCpu->em.s.enmState == EMSTATE_RAW)
1818 {
1819 Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, pVCpu->em.s.enmState, EMSTATE_DEBUG_GUEST_RAW));
1820 pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_RAW;
1821 }
1822 else
1823 {
1824 Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, pVCpu->em.s.enmState, EMSTATE_DEBUG_GUEST_REM));
1825 pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_REM;
1826 }
1827 break;
1828
1829 /*
1830 * Hypervisor debug events.
1831 */
1832 case VINF_EM_DBG_HYPER_STEPPED:
1833 case VINF_EM_DBG_HYPER_BREAKPOINT:
1834 case VINF_EM_DBG_HYPER_ASSERTION:
1835 Log2(("EMR3ExecuteVM: %Rrc: %d -> %d\n", rc, pVCpu->em.s.enmState, EMSTATE_DEBUG_HYPER));
1836 pVCpu->em.s.enmState = EMSTATE_DEBUG_HYPER;
1837 break;
1838
1839 /*
1840 * Guru mediations.
1841 */
1842 case VERR_VMM_RING0_ASSERTION:
1843 Log(("EMR3ExecuteVM: %Rrc: %d -> %d (EMSTATE_GURU_MEDITATION)\n", rc, pVCpu->em.s.enmState, EMSTATE_GURU_MEDITATION));
1844 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
1845 break;
1846
1847 /*
1848 * Any error code showing up here other than the ones we
1849 * know and process above are considered to be FATAL.
1850 *
1851 * Unknown warnings and informational status codes are also
1852 * included in this.
1853 */
1854 default:
1855 if (RT_SUCCESS_NP(rc))
1856 {
1857 AssertMsgFailed(("Unexpected warning or informational status code %Rra!\n", rc));
1858 rc = VERR_EM_INTERNAL_ERROR;
1859 }
1860 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
1861 Log(("EMR3ExecuteVM returns %d\n", rc));
1862 break;
1863 }
1864
1865 STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x); /* (skip this in release) */
1866 STAM_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
1867
1868 /*
1869 * Act on the state.
1870 */
1871 switch (pVCpu->em.s.enmState)
1872 {
1873 /*
1874 * Execute raw.
1875 */
1876 case EMSTATE_RAW:
1877 rc = emR3RawExecute(pVM, pVCpu, &fFFDone);
1878 break;
1879
1880 /*
1881 * Execute hardware accelerated raw.
1882 */
1883 case EMSTATE_HWACC:
1884 rc = emR3HwAccExecute(pVM, pVCpu, &fFFDone);
1885 break;
1886
1887 /*
1888 * Execute recompiled.
1889 */
1890 case EMSTATE_REM:
1891 rc = emR3RemExecute(pVM, pVCpu, &fFFDone);
1892 Log2(("EMR3ExecuteVM: emR3RemExecute -> %Rrc\n", rc));
1893 break;
1894
1895#ifdef VBOX_WITH_VMI
1896 /*
1897 * Execute PARAV function.
1898 */
1899 case EMSTATE_PARAV:
1900 rc = PARAVCallFunction(pVM);
1901 pVCpu->em.s.enmState = EMSTATE_REM;
1902 break;
1903#endif
1904
1905 /*
1906 * Application processor execution halted until SIPI.
1907 */
1908 case EMSTATE_WAIT_SIPI:
1909 /* no break */
1910 /*
1911 * hlt - execution halted until interrupt.
1912 */
1913 case EMSTATE_HALTED:
1914 {
1915 STAM_REL_PROFILE_START(&pVCpu->em.s.StatHalted, y);
1916 rc = VMR3WaitHalted(pVM, pVCpu, !(CPUMGetGuestEFlags(pVCpu) & X86_EFL_IF));
1917 STAM_REL_PROFILE_STOP(&pVCpu->em.s.StatHalted, y);
1918 break;
1919 }
1920
1921 /*
1922 * Suspended - return to VM.cpp.
1923 */
1924 case EMSTATE_SUSPENDED:
1925 TMR3NotifySuspend(pVM, pVCpu);
1926 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1927 return VINF_EM_SUSPEND;
1928
1929 /*
1930 * Debugging in the guest.
1931 */
1932 case EMSTATE_DEBUG_GUEST_REM:
1933 case EMSTATE_DEBUG_GUEST_RAW:
1934 TMR3NotifySuspend(pVM, pVCpu);
1935 rc = emR3Debug(pVM, pVCpu, rc);
1936 TMR3NotifyResume(pVM, pVCpu);
1937 Log2(("EMR3ExecuteVM: enmr3Debug -> %Rrc (state %d)\n", rc, pVCpu->em.s.enmState));
1938 break;
1939
1940 /*
1941 * Debugging in the hypervisor.
1942 */
1943 case EMSTATE_DEBUG_HYPER:
1944 {
1945 TMR3NotifySuspend(pVM, pVCpu);
1946 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1947
1948 rc = emR3Debug(pVM, pVCpu, rc);
1949 Log2(("EMR3ExecuteVM: enmr3Debug -> %Rrc (state %d)\n", rc, pVCpu->em.s.enmState));
1950 if (rc != VINF_SUCCESS)
1951 {
1952 /* switch to guru meditation mode */
1953 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
1954 VMMR3FatalDump(pVM, pVCpu, rc);
1955 return rc;
1956 }
1957
1958 STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatTotal, x);
1959 TMR3NotifyResume(pVM, pVCpu);
1960 break;
1961 }
1962
1963 /*
1964 * Guru meditation takes place in the debugger.
1965 */
1966 case EMSTATE_GURU_MEDITATION:
1967 {
1968 TMR3NotifySuspend(pVM, pVCpu);
1969 VMMR3FatalDump(pVM, pVCpu, rc);
1970 emR3Debug(pVM, pVCpu, rc);
1971 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1972 return rc;
1973 }
1974
1975 /*
1976 * The states we don't expect here.
1977 */
1978 case EMSTATE_NONE:
1979 case EMSTATE_TERMINATING:
1980 default:
1981 AssertMsgFailed(("EMR3ExecuteVM: Invalid state %d!\n", pVCpu->em.s.enmState));
1982 pVCpu->em.s.enmState = EMSTATE_GURU_MEDITATION;
1983 TMR3NotifySuspend(pVM, pVCpu);
1984 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1985 return VERR_EM_INTERNAL_ERROR;
1986 }
1987 } /* The Outer Main Loop */
1988 }
1989 else
1990 {
1991 /*
1992 * Fatal error.
1993 */
1994 LogFlow(("EMR3ExecuteVM: returns %Rrc (longjmp / fatal error)\n", rc));
1995 TMR3NotifySuspend(pVM, pVCpu);
1996 VMMR3FatalDump(pVM, pVCpu, rc);
1997 emR3Debug(pVM, pVCpu, rc);
1998 STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatTotal, x);
1999 /** @todo change the VM state! */
2000 return rc;
2001 }
2002
2003 /* (won't ever get here). */
2004 AssertFailed();
2005}
2006
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette