EMRaw.cpp@ 22026

Last change on this file since 22026 was 21222, checked in by vboxsync, 15 years ago
VMM: svn-ps.sh EM*; don't use double underscores.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 58.5 KB

Line
1	/* $Id: EMRaw.cpp 21222 2009-07-05 14:26:09Z vboxsync $ */
2	/** @file
3	* EM - Execution Monitor / Manager - software virtualization
4	*/
5
6	/*
7	* Copyright (C) 2006-2009 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	/** @page pg_em EM - The Execution Monitor / Manager
23	*
24	* The Execution Monitor/Manager is responsible for running the VM, scheduling
25	* the right kind of execution (Raw-mode, Hardware Assisted, Recompiled or
26	* Interpreted), and keeping the CPU states in sync. The function
27	* EMR3ExecuteVM() is the 'main-loop' of the VM, while each of the execution
28	* modes has different inner loops (emR3RawExecute, emR3HwAccExecute, and
29	* emR3RemExecute).
30	*
31	* The interpreted execution is only used to avoid switching between
32	* raw-mode/hwaccm and the recompiler when fielding virtualization traps/faults.
33	* The interpretation is thus implemented as part of EM.
34	*
35	* @see grp_em
36	*/
37
38	/*******************************************************************************
39	* Header Files *
40	*******************************************************************************/
41	#define LOG_GROUP LOG_GROUP_EM
42	#include <VBox/em.h>
43	#include <VBox/vmm.h>
44	#ifdef VBOX_WITH_VMI
45	# include <VBox/parav.h>
46	#endif
47	#include <VBox/patm.h>
48	#include <VBox/csam.h>
49	#include <VBox/selm.h>
50	#include <VBox/trpm.h>
51	#include <VBox/iom.h>
52	#include <VBox/dbgf.h>
53	#include <VBox/pgm.h>
54	#include <VBox/rem.h>
55	#include <VBox/tm.h>
56	#include <VBox/mm.h>
57	#include <VBox/ssm.h>
58	#include <VBox/pdmapi.h>
59	#include <VBox/pdmcritsect.h>
60	#include <VBox/pdmqueue.h>
61	#include <VBox/patm.h>
62	#include "EMInternal.h"
63	#include <VBox/vm.h>
64	#include <VBox/cpumdis.h>
65	#include <VBox/dis.h>
66	#include <VBox/disopcode.h>
67	#include <VBox/dbgf.h>
68
69	#include <VBox/log.h>
70	#include <iprt/string.h>
71	#include <iprt/stream.h>
72
73	/*******************************************************************************
74	* Defined Constants And Macros *
75	*******************************************************************************/
76
77
78	/*******************************************************************************
79	* Internal Functions *
80	*******************************************************************************/
81	static int emR3RawForcedActions(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
82	DECLINLINE(int) emR3ExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC = VINF_SUCCESS);
83	static int emR3RawGuestTrap(PVM pVM, PVMCPU pVCpu);
84	static int emR3PatchTrap(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int gcret);
85	static int emR3SingleStepExecRem(PVM pVM, uint32_t cIterations);
86	static int emR3RawPrivileged(PVM pVM, PVMCPU pVCpu);
87	static int emR3ExecuteIOInstruction(PVM pVM, PVMCPU pVCpu);
88	static int emR3RawRingSwitch(PVM pVM, PVMCPU pVCpu);
89
90	#define EMHANDLERC_WITH_PATM
91	#include "EMHandleRCTmpl.h"
92
93	/**
94	* Enables or disables a set of raw-mode execution modes.
95	*
96	* @returns VINF_SUCCESS on success.
97	* @returns VINF_RESCHEDULE if a rescheduling might be required.
98	* @returns VERR_INVALID_PARAMETER on an invalid enmMode value.
99	*
100	* @param pVM The VM to operate on.
101	* @param enmMode The execution mode change.
102	* @thread The emulation thread.
103	*/
104	VMMR3DECL(int) EMR3RawSetMode(PVM pVM, EMRAWMODE enmMode)
105	{
106	switch (enmMode)
107	{
108	case EMRAW_NONE:
109	pVM->fRawR3Enabled = false;
110	pVM->fRawR0Enabled = false;
111	break;
112	case EMRAW_RING3_ENABLE:
113	pVM->fRawR3Enabled = true;
114	break;
115	case EMRAW_RING3_DISABLE:
116	pVM->fRawR3Enabled = false;
117	break;
118	case EMRAW_RING0_ENABLE:
119	pVM->fRawR0Enabled = true;
120	break;
121	case EMRAW_RING0_DISABLE:
122	pVM->fRawR0Enabled = false;
123	break;
124	default:
125	AssertMsgFailed(("Invalid enmMode=%d\n", enmMode));
126	return VERR_INVALID_PARAMETER;
127	}
128	Log(("EMR3SetRawMode: fRawR3Enabled=%RTbool fRawR0Enabled=%RTbool\n",
129	pVM->fRawR3Enabled, pVM->fRawR0Enabled));
130	return pVM->aCpus[0].em.s.enmState == EMSTATE_RAW ? VINF_EM_RESCHEDULE : VINF_SUCCESS;
131	}
132
133
134
135	#ifdef VBOX_WITH_STATISTICS
136	/**
137	* Just a braindead function to keep track of cli addresses.
138	* @param pVM VM handle.
139	* @param pVMCPU VMCPU handle.
140	* @param GCPtrInstr The EIP of the cli instruction.
141	*/
142	static void emR3RecordCli(PVM pVM, PVMCPU pVCpu, RTGCPTR GCPtrInstr)
143	{
144	PCLISTAT pRec;
145
146	pRec = (PCLISTAT)RTAvlPVGet(&pVCpu->em.s.pCliStatTree, (AVLPVKEY)GCPtrInstr);
147	if (!pRec)
148	{
149	/* New cli instruction; insert into the tree. */
150	pRec = (PCLISTAT)MMR3HeapAllocZ(pVM, MM_TAG_EM, sizeof(*pRec));
151	Assert(pRec);
152	if (!pRec)
153	return;
154	pRec->Core.Key = (AVLPVKEY)GCPtrInstr;
155
156	char szCliStatName[32];
157	RTStrPrintf(szCliStatName, sizeof(szCliStatName), "/EM/Cli/0x%RGv", GCPtrInstr);
158	STAM_REG(pVM, &pRec->Counter, STAMTYPE_COUNTER, szCliStatName, STAMUNIT_OCCURENCES, "Number of times cli was executed.");
159
160	bool fRc = RTAvlPVInsert(&pVCpu->em.s.pCliStatTree, &pRec->Core);
161	Assert(fRc); NOREF(fRc);
162	}
163	STAM_COUNTER_INC(&pRec->Counter);
164	STAM_COUNTER_INC(&pVCpu->em.s.StatTotalClis);
165	}
166	#endif /* VBOX_WITH_STATISTICS */
167
168
169
170	/**
171	* Resumes executing hypervisor after a debug event.
172	*
173	* This is kind of special since our current guest state is
174	* potentially out of sync.
175	*
176	* @returns VBox status code.
177	* @param pVM The VM handle.
178	* @param pVCpu The VMCPU handle.
179	*/
180	int emR3RawResumeHyper(PVM pVM, PVMCPU pVCpu)
181	{
182	int rc;
183	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
184	Assert(pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER);
185	Log(("emR3RawResumeHyper: cs:eip=%RTsel:%RGr efl=%RGr\n", pCtx->cs, pCtx->eip, pCtx->eflags));
186
187	/*
188	* Resume execution.
189	*/
190	CPUMRawEnter(pVCpu, NULL);
191	CPUMSetHyperEFlags(pVCpu, CPUMGetHyperEFlags(pVCpu) \| X86_EFL_RF);
192	rc = VMMR3ResumeHyper(pVM, pVCpu);
193	Log(("emR3RawResumeHyper: cs:eip=%RTsel:%RGr efl=%RGr - returned from GC with rc=%Rrc\n", pCtx->cs, pCtx->eip, pCtx->eflags, rc));
194	rc = CPUMRawLeave(pVCpu, NULL, rc);
195	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
196
197	/*
198	* Deal with the return code.
199	*/
200	rc = emR3HighPriorityPostForcedActions(pVM, pVCpu, rc);
201	rc = emR3RawHandleRC(pVM, pVCpu, pCtx, rc);
202	rc = emR3RawUpdateForceFlag(pVM, pVCpu, pCtx, rc);
203	return rc;
204	}
205
206
207	/**
208	* Steps rawmode.
209	*
210	* @returns VBox status code.
211	* @param pVM The VM handle.
212	* @param pVCpu The VMCPU handle.
213	*/
214	int emR3RawStep(PVM pVM, PVMCPU pVCpu)
215	{
216	Assert( pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER
217	\|\| pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_RAW
218	\|\| pVCpu->em.s.enmState == EMSTATE_DEBUG_GUEST_REM);
219	int rc;
220	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
221	bool fGuest = pVCpu->em.s.enmState != EMSTATE_DEBUG_HYPER;
222	#ifndef DEBUG_sandervl
223	Log(("emR3RawStep: cs:eip=%RTsel:%RGr efl=%RGr\n", fGuest ? CPUMGetGuestCS(pVCpu) : CPUMGetHyperCS(pVCpu),
224	fGuest ? CPUMGetGuestEIP(pVCpu) : CPUMGetHyperEIP(pVCpu), fGuest ? CPUMGetGuestEFlags(pVCpu) : CPUMGetHyperEFlags(pVCpu)));
225	#endif
226	if (fGuest)
227	{
228	/*
229	* Check vital forced actions, but ignore pending interrupts and timers.
230	*/
231	if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
232	\|\| VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
233	{
234	rc = emR3RawForcedActions(pVM, pVCpu, pCtx);
235	if (rc != VINF_SUCCESS)
236	return rc;
237	}
238
239	/*
240	* Set flags for single stepping.
241	*/
242	CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) \| X86_EFL_TF \| X86_EFL_RF);
243	}
244	else
245	CPUMSetHyperEFlags(pVCpu, CPUMGetHyperEFlags(pVCpu) \| X86_EFL_TF \| X86_EFL_RF);
246
247	/*
248	* Single step.
249	* We do not start time or anything, if anything we should just do a few nanoseconds.
250	*/
251	CPUMRawEnter(pVCpu, NULL);
252	do
253	{
254	if (pVCpu->em.s.enmState == EMSTATE_DEBUG_HYPER)
255	rc = VMMR3ResumeHyper(pVM, pVCpu);
256	else
257	rc = VMMR3RawRunGC(pVM, pVCpu);
258	#ifndef DEBUG_sandervl
259	Log(("emR3RawStep: cs:eip=%RTsel:%RGr efl=%RGr - GC rc %Rrc\n", fGuest ? CPUMGetGuestCS(pVCpu) : CPUMGetHyperCS(pVCpu),
260	fGuest ? CPUMGetGuestEIP(pVCpu) : CPUMGetHyperEIP(pVCpu), fGuest ? CPUMGetGuestEFlags(pVCpu) : CPUMGetHyperEFlags(pVCpu), rc));
261	#endif
262	} while ( rc == VINF_SUCCESS
263	\|\| rc == VINF_EM_RAW_INTERRUPT);
264	rc = CPUMRawLeave(pVCpu, NULL, rc);
265	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
266
267	/*
268	* Make sure the trap flag is cleared.
269	* (Too bad if the guest is trying to single step too.)
270	*/
271	if (fGuest)
272	CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
273	else
274	CPUMSetHyperEFlags(pVCpu, CPUMGetHyperEFlags(pVCpu) & ~X86_EFL_TF);
275
276	/*
277	* Deal with the return codes.
278	*/
279	rc = emR3HighPriorityPostForcedActions(pVM, pVCpu, rc);
280	rc = emR3RawHandleRC(pVM, pVCpu, pCtx, rc);
281	rc = emR3RawUpdateForceFlag(pVM, pVCpu, pCtx, rc);
282	return rc;
283	}
284
285
286	#ifdef DEBUG
287
288
289	int emR3SingleStepExecRaw(PVM pVM, PVMCPU pVCpu, uint32_t cIterations)
290	{
291	int rc = VINF_SUCCESS;
292	EMSTATE enmOldState = pVCpu->em.s.enmState;
293	pVCpu->em.s.enmState = EMSTATE_DEBUG_GUEST_RAW;
294
295	Log(("Single step BEGIN:\n"));
296	for (uint32_t i = 0; i < cIterations; i++)
297	{
298	DBGFR3PrgStep(pVCpu);
299	DBGFR3DisasInstrCurrentLog(pVCpu, "RSS: ");
300	rc = emR3RawStep(pVM, pVCpu);
301	if (rc != VINF_SUCCESS)
302	break;
303	}
304	Log(("Single step END: rc=%Rrc\n", rc));
305	CPUMSetGuestEFlags(pVCpu, CPUMGetGuestEFlags(pVCpu) & ~X86_EFL_TF);
306	pVCpu->em.s.enmState = enmOldState;
307	return rc;
308	}
309
310	#endif /* DEBUG */
311
312
313	/**
314	* Executes one (or perhaps a few more) instruction(s).
315	*
316	* @returns VBox status code suitable for EM.
317	*
318	* @param pVM VM handle.
319	* @param pVCpu VMCPU handle
320	* @param rcGC GC return code
321	* @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
322	* instruction and prefix the log output with this text.
323	*/
324	#ifdef LOG_ENABLED
325	static int emR3ExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcGC, const char *pszPrefix)
326	#else
327	static int emR3ExecuteInstructionWorker(PVM pVM, PVMCPU pVCpu, int rcGC)
328	#endif
329	{
330	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
331	int rc;
332
333	/*
334	*
335	* The simple solution is to use the recompiler.
336	* The better solution is to disassemble the current instruction and
337	* try handle as many as possible without using REM.
338	*
339	*/
340
341	#ifdef LOG_ENABLED
342	/*
343	* Disassemble the instruction if requested.
344	*/
345	if (pszPrefix)
346	{
347	DBGFR3InfoLog(pVM, "cpumguest", pszPrefix);
348	DBGFR3DisasInstrCurrentLog(pVCpu, pszPrefix);
349	}
350	#endif /* LOG_ENABLED */
351
352	/*
353	* PATM is making life more interesting.
354	* We cannot hand anything to REM which has an EIP inside patch code. So, we'll
355	* tell PATM there is a trap in this code and have it take the appropriate actions
356	* to allow us execute the code in REM.
357	*/
358	if (PATMIsPatchGCAddr(pVM, pCtx->eip))
359	{
360	Log(("emR3ExecuteInstruction: In patch block. eip=%RRv\n", (RTRCPTR)pCtx->eip));
361
362	RTGCPTR pNewEip;
363	rc = PATMR3HandleTrap(pVM, pCtx, pCtx->eip, &pNewEip);
364	switch (rc)
365	{
366	/*
367	* It's not very useful to emulate a single instruction and then go back to raw
368	* mode; just execute the whole block until IF is set again.
369	*/
370	case VINF_SUCCESS:
371	Log(("emR3ExecuteInstruction: Executing instruction starting at new address %RGv IF=%d VMIF=%x\n",
372	pNewEip, pCtx->eflags.Bits.u1IF, pVCpu->em.s.pPatmGCState->uVMFlags));
373	pCtx->eip = pNewEip;
374	Assert(pCtx->eip);
375
376	if (pCtx->eflags.Bits.u1IF)
377	{
378	/*
379	* The last instruction in the patch block needs to be executed!! (sti/sysexit for example)
380	*/
381	Log(("PATCH: IF=1 -> emulate last instruction as it can't be interrupted!!\n"));
382	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIR");
383	}
384	else if (rcGC == VINF_PATM_PENDING_IRQ_AFTER_IRET)
385	{
386	/* special case: iret, that sets IF, detected a pending irq/event */
387	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIRET");
388	}
389	return VINF_EM_RESCHEDULE_REM;
390
391	/*
392	* One instruction.
393	*/
394	case VINF_PATCH_EMULATE_INSTR:
395	Log(("emR3ExecuteInstruction: Emulate patched instruction at %RGv IF=%d VMIF=%x\n",
396	pNewEip, pCtx->eflags.Bits.u1IF, pVCpu->em.s.pPatmGCState->uVMFlags));
397	pCtx->eip = pNewEip;
398	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIR");
399
400	/*
401	* The patch was disabled, hand it to the REM.
402	*/
403	case VERR_PATCH_DISABLED:
404	Log(("emR3ExecuteInstruction: Disabled patch -> new eip %RGv IF=%d VMIF=%x\n",
405	pNewEip, pCtx->eflags.Bits.u1IF, pVCpu->em.s.pPatmGCState->uVMFlags));
406	pCtx->eip = pNewEip;
407	if (pCtx->eflags.Bits.u1IF)
408	{
409	/*
410	* The last instruction in the patch block needs to be executed!! (sti/sysexit for example)
411	*/
412	Log(("PATCH: IF=1 -> emulate last instruction as it can't be interrupted!!\n"));
413	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIR");
414	}
415	return VINF_EM_RESCHEDULE_REM;
416
417	/* Force continued patch exection; usually due to write monitored stack. */
418	case VINF_PATCH_CONTINUE:
419	return VINF_SUCCESS;
420
421	default:
422	AssertReleaseMsgFailed(("Unknown return code %Rrc from PATMR3HandleTrap\n", rc));
423	return VERR_IPE_UNEXPECTED_STATUS;
424	}
425	}
426
427	#if 0
428	/* Try our own instruction emulator before falling back to the recompiler. */
429	DISCPUSTATE Cpu;
430	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "GEN EMU");
431	if (RT_SUCCESS(rc))
432	{
433	uint32_t size;
434
435	switch (Cpu.pCurInstr->opcode)
436	{
437	/* @todo we can do more now */
438	case OP_MOV:
439	case OP_AND:
440	case OP_OR:
441	case OP_XOR:
442	case OP_POP:
443	case OP_INC:
444	case OP_DEC:
445	case OP_XCHG:
446	STAM_PROFILE_START(&pVCpu->em.s.StatMiscEmu, a);
447	rc = EMInterpretInstructionCPU(pVM, &Cpu, CPUMCTX2CORE(pCtx), 0, &size);
448	if (RT_SUCCESS(rc))
449	{
450	pCtx->rip += Cpu.opsize;
451	STAM_PROFILE_STOP(&pVCpu->em.s.StatMiscEmu, a);
452	return rc;
453	}
454	if (rc != VERR_EM_INTERPRETER)
455	AssertMsgFailedReturn(("rc=%Rrc\n", rc), rc);
456	STAM_PROFILE_STOP(&pVCpu->em.s.StatMiscEmu, a);
457	break;
458	}
459	}
460	#endif /* 0 */
461	STAM_PROFILE_START(&pVCpu->em.s.StatREMEmu, a);
462	Log(("EMINS: %04x:%RGv RSP=%RGv\n", pCtx->cs, (RTGCPTR)pCtx->rip, (RTGCPTR)pCtx->rsp));
463	EMRemLock(pVM);
464	/* Flush the recompiler TLB if the VCPU has changed. */
465	if (pVM->em.s.idLastRemCpu != pVCpu->idCpu)
466	CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_ALL);
467	pVM->em.s.idLastRemCpu = pVCpu->idCpu;
468
469	rc = REMR3EmulateInstruction(pVM, pVCpu);
470	EMRemUnlock(pVM);
471	STAM_PROFILE_STOP(&pVCpu->em.s.StatREMEmu, a);
472
473	return rc;
474	}
475
476
477	/**
478	* Executes one (or perhaps a few more) instruction(s).
479	* This is just a wrapper for discarding pszPrefix in non-logging builds.
480	*
481	* @returns VBox status code suitable for EM.
482	* @param pVM VM handle.
483	* @param pVCpu VMCPU handle.
484	* @param pszPrefix Disassembly prefix. If not NULL we'll disassemble the
485	* instruction and prefix the log output with this text.
486	* @param rcGC GC return code
487	*/
488	DECLINLINE(int) emR3ExecuteInstruction(PVM pVM, PVMCPU pVCpu, const char *pszPrefix, int rcGC)
489	{
490	#ifdef LOG_ENABLED
491	return emR3ExecuteInstructionWorker(pVM, pVCpu, rcGC, pszPrefix);
492	#else
493	return emR3ExecuteInstructionWorker(pVM, pVCpu, rcGC);
494	#endif
495	}
496
497	/**
498	* Executes one (or perhaps a few more) IO instruction(s).
499	*
500	* @returns VBox status code suitable for EM.
501	* @param pVM VM handle.
502	* @param pVCpu VMCPU handle.
503	*/
504	static int emR3ExecuteIOInstruction(PVM pVM, PVMCPU pVCpu)
505	{
506	int rc;
507	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
508
509	STAM_PROFILE_START(&pVCpu->em.s.StatIOEmu, a);
510
511	/** @todo probably we should fall back to the recompiler; otherwise we'll go back and forth between HC & GC
512	* as io instructions tend to come in packages of more than one
513	*/
514	DISCPUSTATE Cpu;
515	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "IO EMU");
516	if (RT_SUCCESS(rc))
517	{
518	rc = VINF_EM_RAW_EMULATE_INSTR;
519
520	if (!(Cpu.prefix & (PREFIX_REP \| PREFIX_REPNE)))
521	{
522	switch (Cpu.pCurInstr->opcode)
523	{
524	case OP_IN:
525	{
526	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIn);
527	rc = IOMInterpretIN(pVM, CPUMCTX2CORE(pCtx), &Cpu);
528	break;
529	}
530
531	case OP_OUT:
532	{
533	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatOut);
534	rc = IOMInterpretOUT(pVM, CPUMCTX2CORE(pCtx), &Cpu);
535	break;
536	}
537	}
538	}
539	else if (Cpu.prefix & PREFIX_REP)
540	{
541	switch (Cpu.pCurInstr->opcode)
542	{
543	case OP_INSB:
544	case OP_INSWD:
545	{
546	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatIn);
547	rc = IOMInterpretINS(pVM, CPUMCTX2CORE(pCtx), &Cpu);
548	break;
549	}
550
551	case OP_OUTSB:
552	case OP_OUTSWD:
553	{
554	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatOut);
555	rc = IOMInterpretOUTS(pVM, CPUMCTX2CORE(pCtx), &Cpu);
556	break;
557	}
558	}
559	}
560
561	/*
562	* Handled the I/O return codes.
563	* (The unhandled cases end up with rc == VINF_EM_RAW_EMULATE_INSTR.)
564	*/
565	if (IOM_SUCCESS(rc))
566	{
567	pCtx->rip += Cpu.opsize;
568	STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
569	return rc;
570	}
571
572	if (rc == VINF_EM_RAW_GUEST_TRAP)
573	{
574	STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
575	rc = emR3RawGuestTrap(pVM, pVCpu);
576	return rc;
577	}
578	AssertMsg(rc != VINF_TRPM_XCPT_DISPATCHED, ("Handle VINF_TRPM_XCPT_DISPATCHED\n"));
579
580	if (RT_FAILURE(rc))
581	{
582	STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
583	return rc;
584	}
585	AssertMsg(rc == VINF_EM_RAW_EMULATE_INSTR \|\| rc == VINF_EM_RESCHEDULE_REM, ("rc=%Rrc\n", rc));
586	}
587	STAM_PROFILE_STOP(&pVCpu->em.s.StatIOEmu, a);
588	return emR3ExecuteInstruction(pVM, pVCpu, "IO: ");
589	}
590
591
592	/**
593	* Handle a guest context trap.
594	*
595	* @returns VBox status code suitable for EM.
596	* @param pVM VM handle.
597	* @param pVCpu VMCPU handle.
598	*/
599	static int emR3RawGuestTrap(PVM pVM, PVMCPU pVCpu)
600	{
601	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
602
603	/*
604	* Get the trap info.
605	*/
606	uint8_t u8TrapNo;
607	TRPMEVENT enmType;
608	RTGCUINT uErrorCode;
609	RTGCUINTPTR uCR2;
610	int rc = TRPMQueryTrapAll(pVCpu, &u8TrapNo, &enmType, &uErrorCode, &uCR2);
611	if (RT_FAILURE(rc))
612	{
613	AssertReleaseMsgFailed(("No trap! (rc=%Rrc)\n", rc));
614	return rc;
615	}
616
617
618	#if 1 /* Experimental: Review, disable if it causes trouble. */
619	/*
620	* Handle traps in patch code first.
621	*
622	* We catch a few of these cases in RC before returning to R3 (#PF, #GP, #BP)
623	* but several traps isn't handled specially by TRPM in RC and we end up here
624	* instead. One example is #DE.
625	*/
626	uint32_t uCpl = CPUMGetGuestCPL(pVCpu, CPUMCTX2CORE(pCtx));
627	if ( uCpl == 0
628	&& PATMIsPatchGCAddr(pVM, (RTGCPTR)pCtx->eip))
629	{
630	LogFlow(("emR3RawGuestTrap: trap %#x in patch code; eip=%08x\n", u8TrapNo, pCtx->eip));
631	return emR3PatchTrap(pVM, pVCpu, pCtx, rc);
632	}
633	#endif
634
635	/*
636	* If the guest gate is marked unpatched, then we will check again if we can patch it.
637	* (This assumes that we've already tried and failed to dispatch the trap in
638	* RC for the gates that already has been patched. Which is true for most high
639	* volume traps, because these are handled specially, but not for odd ones like #DE.)
640	*/
641	if (TRPMR3GetGuestTrapHandler(pVM, u8TrapNo) == TRPM_INVALID_HANDLER)
642	{
643	CSAMR3CheckGates(pVM, u8TrapNo, 1);
644	Log(("emR3RawHandleRC: recheck gate %x -> valid=%d\n", u8TrapNo, TRPMR3GetGuestTrapHandler(pVM, u8TrapNo) != TRPM_INVALID_HANDLER));
645
646	/* If it was successful, then we could go back to raw mode. */
647	if (TRPMR3GetGuestTrapHandler(pVM, u8TrapNo) != TRPM_INVALID_HANDLER)
648	{
649	/* Must check pending forced actions as our IDT or GDT might be out of sync. */
650	rc = EMR3CheckRawForcedActions(pVM, pVCpu);
651	AssertRCReturn(rc, rc);
652
653	TRPMERRORCODE enmError = uErrorCode != ~0U
654	? TRPM_TRAP_HAS_ERRORCODE
655	: TRPM_TRAP_NO_ERRORCODE;
656	rc = TRPMForwardTrap(pVCpu, CPUMCTX2CORE(pCtx), u8TrapNo, uErrorCode, enmError, TRPM_TRAP, -1);
657	if (rc == VINF_SUCCESS /* Don't use RT_SUCCESS */)
658	{
659	TRPMResetTrap(pVCpu);
660	return VINF_EM_RESCHEDULE_RAW;
661	}
662	AssertMsg(rc == VINF_EM_RAW_GUEST_TRAP, ("%Rrc\n", rc));
663	}
664	}
665
666	/*
667	* Scan kernel code that traps; we might not get another chance.
668	*/
669	/** @todo move this up before the dispatching? */
670	if ( (pCtx->ss & X86_SEL_RPL) <= 1
671	&& !pCtx->eflags.Bits.u1VM)
672	{
673	Assert(!PATMIsPatchGCAddr(pVM, pCtx->eip));
674	CSAMR3CheckCodeEx(pVM, CPUMCTX2CORE(pCtx), pCtx->eip);
675	}
676
677	/*
678	* Trap specific handling.
679	*/
680	if (u8TrapNo == 6) /* (#UD) Invalid opcode. */
681	{
682	/*
683	* If MONITOR & MWAIT are supported, then interpret them here.
684	*/
685	DISCPUSTATE cpu;
686	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &cpu, "Guest Trap (#UD): ");
687	if ( RT_SUCCESS(rc)
688	&& (cpu.pCurInstr->opcode == OP_MONITOR \|\| cpu.pCurInstr->opcode == OP_MWAIT))
689	{
690	uint32_t u32Dummy, u32Features, u32ExtFeatures;
691	CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32ExtFeatures, &u32Features);
692	if (u32ExtFeatures & X86_CPUID_FEATURE_ECX_MONITOR)
693	{
694	rc = TRPMResetTrap(pVCpu);
695	AssertRC(rc);
696
697	uint32_t opsize;
698	rc = EMInterpretInstructionCPU(pVM, pVCpu, &cpu, CPUMCTX2CORE(pCtx), 0, &opsize);
699	if (RT_SUCCESS(rc))
700	{
701	pCtx->rip += cpu.opsize;
702	return rc;
703	}
704	return emR3ExecuteInstruction(pVM, pVCpu, "Monitor: ");
705	}
706	}
707	}
708	else if (u8TrapNo == 13) /* (#GP) Privileged exception */
709	{
710	/*
711	* Handle I/O bitmap?
712	*/
713	/** @todo We're not supposed to be here with a false guest trap concerning
714	* I/O access. We can easily handle those in RC. */
715	DISCPUSTATE cpu;
716	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &cpu, "Guest Trap: ");
717	if ( RT_SUCCESS(rc)
718	&& (cpu.pCurInstr->optype & OPTYPE_PORTIO))
719	{
720	/*
721	* We should really check the TSS for the IO bitmap, but it's not like this
722	* lazy approach really makes things worse.
723	*/
724	rc = TRPMResetTrap(pVCpu);
725	AssertRC(rc);
726	return emR3ExecuteInstruction(pVM, pVCpu, "IO Guest Trap: ");
727	}
728	}
729
730	#ifdef LOG_ENABLED
731	DBGFR3InfoLog(pVM, "cpumguest", "Guest trap");
732	DBGFR3DisasInstrCurrentLog(pVCpu, "Guest trap");
733
734	/* Get guest page information. */
735	uint64_t fFlags = 0;
736	RTGCPHYS GCPhys = 0;
737	int rc2 = PGMGstGetPage(pVCpu, uCR2, &fFlags, &GCPhys);
738	Log(("emR3RawGuestTrap: cs:eip=%04x:%08x: trap=%02x err=%08x cr2=%08x cr0=%08x%s: Phys=%RGp fFlags=%08llx %s %s %s%s rc2=%d\n",
739	pCtx->cs, pCtx->eip, u8TrapNo, uErrorCode, uCR2, (uint32_t)pCtx->cr0, (enmType == TRPM_SOFTWARE_INT) ? " software" : "", GCPhys, fFlags,
740	fFlags & X86_PTE_P ? "P " : "NP", fFlags & X86_PTE_US ? "U" : "S",
741	fFlags & X86_PTE_RW ? "RW" : "R0", fFlags & X86_PTE_G ? " G" : "", rc2));
742	#endif
743
744	/*
745	* #PG has CR2.
746	* (Because of stuff like above we must set CR2 in a delayed fashion.)
747	*/
748	if (u8TrapNo == 14 /* #PG */)
749	pCtx->cr2 = uCR2;
750
751	return VINF_EM_RESCHEDULE_REM;
752	}
753
754
755	/**
756	* Handle a ring switch trap.
757	* Need to do statistics and to install patches. The result is going to REM.
758	*
759	* @returns VBox status code suitable for EM.
760	* @param pVM VM handle.
761	* @param pVCpu VMCPU handle.
762	*/
763	static int emR3RawRingSwitch(PVM pVM, PVMCPU pVCpu)
764	{
765	int rc;
766	DISCPUSTATE Cpu;
767	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
768
769	/*
770	* sysenter, syscall & callgate
771	*/
772	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "RSWITCH: ");
773	if (RT_SUCCESS(rc))
774	{
775	if (Cpu.pCurInstr->opcode == OP_SYSENTER)
776	{
777	if (pCtx->SysEnter.cs != 0)
778	{
779	rc = PATMR3InstallPatch(pVM, SELMToFlat(pVM, DIS_SELREG_CS, CPUMCTX2CORE(pCtx), pCtx->eip),
780	(SELMGetCpuModeFromSelector(pVM, pCtx->eflags, pCtx->cs, &pCtx->csHid) == CPUMODE_32BIT) ? PATMFL_CODE32 : 0);
781	if (RT_SUCCESS(rc))
782	{
783	DBGFR3DisasInstrCurrentLog(pVCpu, "Patched sysenter instruction");
784	return VINF_EM_RESCHEDULE_RAW;
785	}
786	}
787	}
788
789	#ifdef VBOX_WITH_STATISTICS
790	switch (Cpu.pCurInstr->opcode)
791	{
792	case OP_SYSENTER:
793	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatSysEnter);
794	break;
795	case OP_SYSEXIT:
796	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatSysExit);
797	break;
798	case OP_SYSCALL:
799	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatSysCall);
800	break;
801	case OP_SYSRET:
802	STAM_COUNTER_INC(&pVCpu->em.s.CTX_SUFF(pStats)->StatSysRet);
803	break;
804	}
805	#endif
806	}
807	else
808	AssertRC(rc);
809
810	/* go to the REM to emulate a single instruction */
811	return emR3ExecuteInstruction(pVM, pVCpu, "RSWITCH: ");
812	}
813
814
815	/**
816	* Handle a trap (\#PF or \#GP) in patch code
817	*
818	* @returns VBox status code suitable for EM.
819	* @param pVM VM handle.
820	* @param pVCpu VMCPU handle.
821	* @param pCtx CPU context
822	* @param gcret GC return code
823	*/
824	static int emR3PatchTrap(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int gcret)
825	{
826	uint8_t u8TrapNo;
827	int rc;
828	TRPMEVENT enmType;
829	RTGCUINT uErrorCode;
830	RTGCUINTPTR uCR2;
831
832	Assert(PATMIsPatchGCAddr(pVM, pCtx->eip));
833
834	if (gcret == VINF_PATM_PATCH_INT3)
835	{
836	u8TrapNo = 3;
837	uCR2 = 0;
838	uErrorCode = 0;
839	}
840	else if (gcret == VINF_PATM_PATCH_TRAP_GP)
841	{
842	/* No active trap in this case. Kind of ugly. */
843	u8TrapNo = X86_XCPT_GP;
844	uCR2 = 0;
845	uErrorCode = 0;
846	}
847	else
848	{
849	rc = TRPMQueryTrapAll(pVCpu, &u8TrapNo, &enmType, &uErrorCode, &uCR2);
850	if (RT_FAILURE(rc))
851	{
852	AssertReleaseMsgFailed(("emR3PatchTrap: no trap! (rc=%Rrc) gcret=%Rrc\n", rc, gcret));
853	return rc;
854	}
855	/* Reset the trap as we'll execute the original instruction again. */
856	TRPMResetTrap(pVCpu);
857	}
858
859	/*
860	* Deal with traps inside patch code.
861	* (This code won't run outside GC.)
862	*/
863	if (u8TrapNo != 1)
864	{
865	#ifdef LOG_ENABLED
866	DBGFR3InfoLog(pVM, "cpumguest", "Trap in patch code");
867	DBGFR3DisasInstrCurrentLog(pVCpu, "Patch code");
868
869	DISCPUSTATE Cpu;
870	int rc;
871
872	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->eip, &Cpu, "Patch code: ");
873	if ( RT_SUCCESS(rc)
874	&& Cpu.pCurInstr->opcode == OP_IRET)
875	{
876	uint32_t eip, selCS, uEFlags;
877
878	/* Iret crashes are bad as we have already changed the flags on the stack */
879	rc = PGMPhysSimpleReadGCPtr(pVCpu, &eip, pCtx->esp, 4);
880	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &selCS, pCtx->esp+4, 4);
881	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &uEFlags, pCtx->esp+8, 4);
882	if (rc == VINF_SUCCESS)
883	{
884	if ( (uEFlags & X86_EFL_VM)
885	\|\| (selCS & X86_SEL_RPL) == 3)
886	{
887	uint32_t selSS, esp;
888
889	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &esp, pCtx->esp + 12, 4);
890	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &selSS, pCtx->esp + 16, 4);
891
892	if (uEFlags & X86_EFL_VM)
893	{
894	uint32_t selDS, selES, selFS, selGS;
895	rc = PGMPhysSimpleReadGCPtr(pVCpu, &selES, pCtx->esp + 20, 4);
896	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &selDS, pCtx->esp + 24, 4);
897	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &selFS, pCtx->esp + 28, 4);
898	rc \|= PGMPhysSimpleReadGCPtr(pVCpu, &selGS, pCtx->esp + 32, 4);
899	if (rc == VINF_SUCCESS)
900	{
901	Log(("Patch code: IRET->VM stack frame: return address %04X:%08RX32 eflags=%08x ss:esp=%04X:%08RX32\n", selCS, eip, uEFlags, selSS, esp));
902	Log(("Patch code: IRET->VM stack frame: DS=%04X ES=%04X FS=%04X GS=%04X\n", selDS, selES, selFS, selGS));
903	}
904	}
905	else
906	Log(("Patch code: IRET stack frame: return address %04X:%08RX32 eflags=%08x ss:esp=%04X:%08RX32\n", selCS, eip, uEFlags, selSS, esp));
907	}
908	else
909	Log(("Patch code: IRET stack frame: return address %04X:%08RX32 eflags=%08x\n", selCS, eip, uEFlags));
910	}
911	}
912	#endif /* LOG_ENABLED */
913	Log(("emR3PatchTrap: in patch: eip=%08x: trap=%02x err=%08x cr2=%08x cr0=%08x\n",
914	pCtx->eip, u8TrapNo, uErrorCode, uCR2, (uint32_t)pCtx->cr0));
915
916	RTGCPTR pNewEip;
917	rc = PATMR3HandleTrap(pVM, pCtx, pCtx->eip, &pNewEip);
918	switch (rc)
919	{
920	/*
921	* Execute the faulting instruction.
922	*/
923	case VINF_SUCCESS:
924	{
925	/** @todo execute a whole block */
926	Log(("emR3PatchTrap: Executing faulting instruction at new address %RGv\n", pNewEip));
927	if (!(pVCpu->em.s.pPatmGCState->uVMFlags & X86_EFL_IF))
928	Log(("emR3PatchTrap: Virtual IF flag disabled!!\n"));
929
930	pCtx->eip = pNewEip;
931	AssertRelease(pCtx->eip);
932
933	if (pCtx->eflags.Bits.u1IF)
934	{
935	/* Windows XP lets irets fault intentionally and then takes action based on the opcode; an
936	* int3 patch overwrites it and leads to blue screens. Remove the patch in this case.
937	*/
938	if ( u8TrapNo == X86_XCPT_GP
939	&& PATMIsInt3Patch(pVM, pCtx->eip, NULL, NULL))
940	{
941	/** @todo move to PATMR3HandleTrap */
942	Log(("Possible Windows XP iret fault at %08RX32\n", pCtx->eip));
943	PATMR3RemovePatch(pVM, pCtx->eip);
944	}
945
946	/** @todo Knoppix 5 regression when returning VINF_SUCCESS here and going back to raw mode. */
947	/* Note: possibly because a reschedule is required (e.g. iret to V86 code) */
948
949	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIR");
950	/* Interrupts are enabled; just go back to the original instruction.
951	return VINF_SUCCESS; */
952	}
953	return VINF_EM_RESCHEDULE_REM;
954	}
955
956	/*
957	* One instruction.
958	*/
959	case VINF_PATCH_EMULATE_INSTR:
960	Log(("emR3PatchTrap: Emulate patched instruction at %RGv IF=%d VMIF=%x\n",
961	pNewEip, pCtx->eflags.Bits.u1IF, pVCpu->em.s.pPatmGCState->uVMFlags));
962	pCtx->eip = pNewEip;
963	AssertRelease(pCtx->eip);
964	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHEMUL: ");
965
966	/*
967	* The patch was disabled, hand it to the REM.
968	*/
969	case VERR_PATCH_DISABLED:
970	if (!(pVCpu->em.s.pPatmGCState->uVMFlags & X86_EFL_IF))
971	Log(("emR3PatchTrap: Virtual IF flag disabled!!\n"));
972	pCtx->eip = pNewEip;
973	AssertRelease(pCtx->eip);
974
975	if (pCtx->eflags.Bits.u1IF)
976	{
977	/*
978	* The last instruction in the patch block needs to be executed!! (sti/sysexit for example)
979	*/
980	Log(("PATCH: IF=1 -> emulate last instruction as it can't be interrupted!!\n"));
981	return emR3ExecuteInstruction(pVM, pVCpu, "PATCHIR");
982	}
983	return VINF_EM_RESCHEDULE_REM;
984
985	/* Force continued patch exection; usually due to write monitored stack. */
986	case VINF_PATCH_CONTINUE:
987	return VINF_SUCCESS;
988
989	/*
990	* Anything else is fatal.
991	*/
992	default:
993	AssertReleaseMsgFailed(("Unknown return code %Rrc from PATMR3HandleTrap!\n", rc));
994	return VERR_IPE_UNEXPECTED_STATUS;
995	}
996	}
997	return VINF_SUCCESS;
998	}
999
1000
1001	/**
1002	* Handle a privileged instruction.
1003	*
1004	* @returns VBox status code suitable for EM.
1005	* @param pVM VM handle.
1006	* @param pVCpu VMCPU handle;
1007	*/
1008	static int emR3RawPrivileged(PVM pVM, PVMCPU pVCpu)
1009	{
1010	STAM_PROFILE_START(&pVCpu->em.s.StatPrivEmu, a);
1011	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
1012
1013	Assert(!pCtx->eflags.Bits.u1VM);
1014
1015	if (PATMIsEnabled(pVM))
1016	{
1017	/*
1018	* Check if in patch code.
1019	*/
1020	if (PATMR3IsInsidePatchJump(pVM, pCtx->eip, NULL))
1021	{
1022	#ifdef LOG_ENABLED
1023	DBGFR3InfoLog(pVM, "cpumguest", "PRIV");
1024	#endif
1025	AssertMsgFailed(("FATAL ERROR: executing random instruction inside generated patch jump %08X\n", pCtx->eip));
1026	return VERR_EM_RAW_PATCH_CONFLICT;
1027	}
1028	if ( (pCtx->ss & X86_SEL_RPL) == 0
1029	&& !pCtx->eflags.Bits.u1VM
1030	&& !PATMIsPatchGCAddr(pVM, pCtx->eip))
1031	{
1032	int rc = PATMR3InstallPatch(pVM, SELMToFlat(pVM, DIS_SELREG_CS, CPUMCTX2CORE(pCtx), pCtx->eip),
1033	(SELMGetCpuModeFromSelector(pVM, pCtx->eflags, pCtx->cs, &pCtx->csHid) == CPUMODE_32BIT) ? PATMFL_CODE32 : 0);
1034	if (RT_SUCCESS(rc))
1035	{
1036	#ifdef LOG_ENABLED
1037	DBGFR3InfoLog(pVM, "cpumguest", "PRIV");
1038	#endif
1039	DBGFR3DisasInstrCurrentLog(pVCpu, "Patched privileged instruction");
1040	return VINF_SUCCESS;
1041	}
1042	}
1043	}
1044
1045	#ifdef LOG_ENABLED
1046	if (!PATMIsPatchGCAddr(pVM, pCtx->eip))
1047	{
1048	DBGFR3InfoLog(pVM, "cpumguest", "PRIV");
1049	DBGFR3DisasInstrCurrentLog(pVCpu, "Privileged instr: ");
1050	}
1051	#endif
1052
1053	/*
1054	* Instruction statistics and logging.
1055	*/
1056	DISCPUSTATE Cpu;
1057	int rc;
1058
1059	rc = CPUMR3DisasmInstrCPU(pVM, pVCpu, pCtx, pCtx->rip, &Cpu, "PRIV: ");
1060	if (RT_SUCCESS(rc))
1061	{
1062	#ifdef VBOX_WITH_STATISTICS
1063	PEMSTATS pStats = pVCpu->em.s.CTX_SUFF(pStats);
1064	switch (Cpu.pCurInstr->opcode)
1065	{
1066	case OP_INVLPG:
1067	STAM_COUNTER_INC(&pStats->StatInvlpg);
1068	break;
1069	case OP_IRET:
1070	STAM_COUNTER_INC(&pStats->StatIret);
1071	break;
1072	case OP_CLI:
1073	STAM_COUNTER_INC(&pStats->StatCli);
1074	emR3RecordCli(pVM, pVCpu, pCtx->rip);
1075	break;
1076	case OP_STI:
1077	STAM_COUNTER_INC(&pStats->StatSti);
1078	break;
1079	case OP_INSB:
1080	case OP_INSWD:
1081	case OP_IN:
1082	case OP_OUTSB:
1083	case OP_OUTSWD:
1084	case OP_OUT:
1085	AssertMsgFailed(("Unexpected privileged exception due to port IO\n"));
1086	break;
1087
1088	case OP_MOV_CR:
1089	if (Cpu.param1.flags & USE_REG_GEN32)
1090	{
1091	//read
1092	Assert(Cpu.param2.flags & USE_REG_CR);
1093	Assert(Cpu.param2.base.reg_ctrl <= USE_REG_CR4);
1094	STAM_COUNTER_INC(&pStats->StatMovReadCR[Cpu.param2.base.reg_ctrl]);
1095	}
1096	else
1097	{
1098	//write
1099	Assert(Cpu.param1.flags & USE_REG_CR);
1100	Assert(Cpu.param1.base.reg_ctrl <= USE_REG_CR4);
1101	STAM_COUNTER_INC(&pStats->StatMovWriteCR[Cpu.param1.base.reg_ctrl]);
1102	}
1103	break;
1104
1105	case OP_MOV_DR:
1106	STAM_COUNTER_INC(&pStats->StatMovDRx);
1107	break;
1108	case OP_LLDT:
1109	STAM_COUNTER_INC(&pStats->StatMovLldt);
1110	break;
1111	case OP_LIDT:
1112	STAM_COUNTER_INC(&pStats->StatMovLidt);
1113	break;
1114	case OP_LGDT:
1115	STAM_COUNTER_INC(&pStats->StatMovLgdt);
1116	break;
1117	case OP_SYSENTER:
1118	STAM_COUNTER_INC(&pStats->StatSysEnter);
1119	break;
1120	case OP_SYSEXIT:
1121	STAM_COUNTER_INC(&pStats->StatSysExit);
1122	break;
1123	case OP_SYSCALL:
1124	STAM_COUNTER_INC(&pStats->StatSysCall);
1125	break;
1126	case OP_SYSRET:
1127	STAM_COUNTER_INC(&pStats->StatSysRet);
1128	break;
1129	case OP_HLT:
1130	STAM_COUNTER_INC(&pStats->StatHlt);
1131	break;
1132	default:
1133	STAM_COUNTER_INC(&pStats->StatMisc);
1134	Log4(("emR3RawPrivileged: opcode=%d\n", Cpu.pCurInstr->opcode));
1135	break;
1136	}
1137	#endif /* VBOX_WITH_STATISTICS */
1138	if ( (pCtx->ss & X86_SEL_RPL) == 0
1139	&& !pCtx->eflags.Bits.u1VM
1140	&& SELMGetCpuModeFromSelector(pVM, pCtx->eflags, pCtx->cs, &pCtx->csHid) == CPUMODE_32BIT)
1141	{
1142	uint32_t size;
1143
1144	STAM_PROFILE_START(&pVCpu->em.s.StatPrivEmu, a);
1145	switch (Cpu.pCurInstr->opcode)
1146	{
1147	case OP_CLI:
1148	pCtx->eflags.u32 &= ~X86_EFL_IF;
1149	Assert(Cpu.opsize == 1);
1150	pCtx->rip += Cpu.opsize;
1151	STAM_PROFILE_STOP(&pVCpu->em.s.StatPrivEmu, a);
1152	return VINF_EM_RESCHEDULE_REM; /* must go to the recompiler now! */
1153
1154	case OP_STI:
1155	pCtx->eflags.u32 \|= X86_EFL_IF;
1156	EMSetInhibitInterruptsPC(pVCpu, pCtx->rip + Cpu.opsize);
1157	Assert(Cpu.opsize == 1);
1158	pCtx->rip += Cpu.opsize;
1159	STAM_PROFILE_STOP(&pVCpu->em.s.StatPrivEmu, a);
1160	return VINF_SUCCESS;
1161
1162	case OP_HLT:
1163	if (PATMIsPatchGCAddr(pVM, (RTGCPTR)pCtx->eip))
1164	{
1165	PATMTRANSSTATE enmState;
1166	RTGCPTR pOrgInstrGC = PATMR3PatchToGCPtr(pVM, pCtx->eip, &enmState);
1167
1168	if (enmState == PATMTRANS_OVERWRITTEN)
1169	{
1170	rc = PATMR3DetectConflict(pVM, pOrgInstrGC, pOrgInstrGC);
1171	Assert(rc == VERR_PATCH_DISABLED);
1172	/* Conflict detected, patch disabled */
1173	Log(("emR3RawPrivileged: detected conflict -> disabled patch at %08RX32\n", pCtx->eip));
1174
1175	enmState = PATMTRANS_SAFE;
1176	}
1177
1178	/* The translation had better be successful. Otherwise we can't recover. */
1179	AssertReleaseMsg(pOrgInstrGC && enmState != PATMTRANS_OVERWRITTEN, ("Unable to translate instruction address at %08RX32\n", pCtx->eip));
1180	if (enmState != PATMTRANS_OVERWRITTEN)
1181	pCtx->eip = pOrgInstrGC;
1182	}
1183	/* no break; we could just return VINF_EM_HALT here */
1184
1185	case OP_MOV_CR:
1186	case OP_MOV_DR:
1187	#ifdef LOG_ENABLED
1188	if (PATMIsPatchGCAddr(pVM, pCtx->eip))
1189	{
1190	DBGFR3InfoLog(pVM, "cpumguest", "PRIV");
1191	DBGFR3DisasInstrCurrentLog(pVCpu, "Privileged instr: ");
1192	}
1193	#endif
1194
1195	rc = EMInterpretInstructionCPU(pVM, pVCpu, &Cpu, CPUMCTX2CORE(pCtx), 0, &size);
1196	if (RT_SUCCESS(rc))
1197	{
1198	pCtx->rip += Cpu.opsize;
1199	STAM_PROFILE_STOP(&pVCpu->em.s.StatPrivEmu, a);
1200
1201	if ( Cpu.pCurInstr->opcode == OP_MOV_CR
1202	&& Cpu.param1.flags == USE_REG_CR /* write */
1203	)
1204	{
1205	/* Deal with CR0 updates inside patch code that force
1206	* us to go to the recompiler.
1207	*/
1208	if ( PATMIsPatchGCAddr(pVM, pCtx->rip)
1209	&& (pCtx->cr0 & (X86_CR0_WP\|X86_CR0_PG\|X86_CR0_PE)) != (X86_CR0_WP\|X86_CR0_PG\|X86_CR0_PE))
1210	{
1211	PATMTRANSSTATE enmState;
1212	RTGCPTR pOrgInstrGC = PATMR3PatchToGCPtr(pVM, pCtx->rip, &enmState);
1213
1214	Log(("Force recompiler switch due to cr0 (%RGp) update rip=%RGv -> %RGv (enmState=%d)\n", pCtx->cr0, pCtx->rip, pOrgInstrGC, enmState));
1215	if (enmState == PATMTRANS_OVERWRITTEN)
1216	{
1217	rc = PATMR3DetectConflict(pVM, pOrgInstrGC, pOrgInstrGC);
1218	Assert(rc == VERR_PATCH_DISABLED);
1219	/* Conflict detected, patch disabled */
1220	Log(("emR3RawPrivileged: detected conflict -> disabled patch at %RGv\n", (RTGCPTR)pCtx->rip));
1221	enmState = PATMTRANS_SAFE;
1222	}
1223	/* The translation had better be successful. Otherwise we can't recover. */
1224	AssertReleaseMsg(pOrgInstrGC && enmState != PATMTRANS_OVERWRITTEN, ("Unable to translate instruction address at %RGv\n", (RTGCPTR)pCtx->rip));
1225	if (enmState != PATMTRANS_OVERWRITTEN)
1226	pCtx->rip = pOrgInstrGC;
1227	}
1228
1229	/* Reschedule is necessary as the execution/paging mode might have changed. */
1230	return VINF_EM_RESCHEDULE;
1231	}
1232	return rc; /* can return VINF_EM_HALT as well. */
1233	}
1234	AssertMsgReturn(rc == VERR_EM_INTERPRETER, ("%Rrc\n", rc), rc);
1235	break; /* fall back to the recompiler */
1236	}
1237	STAM_PROFILE_STOP(&pVCpu->em.s.StatPrivEmu, a);
1238	}
1239	}
1240
1241	if (PATMIsPatchGCAddr(pVM, pCtx->eip))
1242	return emR3PatchTrap(pVM, pVCpu, pCtx, VINF_PATM_PATCH_TRAP_GP);
1243
1244	return emR3ExecuteInstruction(pVM, pVCpu, "PRIV");
1245	}
1246
1247
1248	/**
1249	* Update the forced rawmode execution modifier.
1250	*
1251	* This function is called when we're returning from the raw-mode loop(s). If we're
1252	* in patch code, it will set a flag forcing execution to be resumed in raw-mode,
1253	* if not in patch code, the flag will be cleared.
1254	*
1255	* We should never interrupt patch code while it's being executed. Cli patches can
1256	* contain big code blocks, but they are always executed with IF=0. Other patches
1257	* replace single instructions and should be atomic.
1258	*
1259	* @returns Updated rc.
1260	*
1261	* @param pVM The VM handle.
1262	* @param pVCpu The VMCPU handle.
1263	* @param pCtx The guest CPU context.
1264	* @param rc The result code.
1265	*/
1266	int emR3RawUpdateForceFlag(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int rc)
1267	{
1268	if (PATMIsPatchGCAddr(pVM, pCtx->eip)) /** @todo check cs selector base/type */
1269	{
1270	/* ignore reschedule attempts. */
1271	switch (rc)
1272	{
1273	case VINF_EM_RESCHEDULE:
1274	case VINF_EM_RESCHEDULE_REM:
1275	LogFlow(("emR3RawUpdateForceFlag: patch address -> force raw reschedule\n"));
1276	rc = VINF_SUCCESS;
1277	break;
1278	}
1279	pVCpu->em.s.fForceRAW = true;
1280	}
1281	else
1282	pVCpu->em.s.fForceRAW = false;
1283	return rc;
1284	}
1285
1286
1287	/**
1288	* Check for pending raw actions
1289	*
1290	* @returns VBox status code. May return VINF_EM_NO_MEMORY but none of the other
1291	* EM statuses.
1292	* @param pVM The VM to operate on.
1293	* @param pVCpu The VMCPU handle.
1294	*/
1295	VMMR3DECL(int) EMR3CheckRawForcedActions(PVM pVM, PVMCPU pVCpu)
1296	{
1297	return emR3RawForcedActions(pVM, pVCpu, pVCpu->em.s.pCtx);
1298	}
1299
1300
1301	/**
1302	* Process raw-mode specific forced actions.
1303	*
1304	* This function is called when any FFs in the VM_FF_HIGH_PRIORITY_PRE_RAW_MASK is pending.
1305	*
1306	* @returns VBox status code. May return VINF_EM_NO_MEMORY but none of the other
1307	* EM statuses.
1308	* @param pVM The VM handle.
1309	* @param pVCpu The VMCPU handle.
1310	* @param pCtx The guest CPUM register context.
1311	*/
1312	static int emR3RawForcedActions(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1313	{
1314	/*
1315	* Note that the order is vitally important!
1316	* Also note that SELMR3UpdateFromCPUM may trigger VM_FF_SELM_SYNC_TSS.
1317	*/
1318
1319
1320	/*
1321	* Sync selector tables.
1322	*/
1323	if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT))
1324	{
1325	int rc = SELMR3UpdateFromCPUM(pVM, pVCpu);
1326	if (RT_FAILURE(rc))
1327	return rc;
1328	}
1329
1330	/*
1331	* Sync IDT.
1332	*
1333	* The CSAMR3CheckGates call in TRPMR3SyncIDT may call PGMPrefetchPage
1334	* and PGMShwModifyPage, so we're in for trouble if for instance a
1335	* PGMSyncCR3+pgmPoolClearAll is pending.
1336	*/
1337	if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_TRPM_SYNC_IDT))
1338	{
1339	if ( VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3)
1340	&& EMIsRawRing0Enabled(pVM)
1341	&& CSAMIsEnabled(pVM))
1342	{
1343	int rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
1344	if (RT_FAILURE(rc))
1345	return rc;
1346	}
1347
1348	int rc = TRPMR3SyncIDT(pVM, pVCpu);
1349	if (RT_FAILURE(rc))
1350	return rc;
1351	}
1352
1353	/*
1354	* Sync TSS.
1355	*/
1356	if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_TSS))
1357	{
1358	int rc = SELMR3SyncTSS(pVM, pVCpu);
1359	if (RT_FAILURE(rc))
1360	return rc;
1361	}
1362
1363	/*
1364	* Sync page directory.
1365	*/
1366	if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL))
1367	{
1368	Assert(pVCpu->em.s.enmState != EMSTATE_WAIT_SIPI);
1369	int rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
1370	if (RT_FAILURE(rc))
1371	return rc;
1372
1373	Assert(!VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT));
1374
1375	/* Prefetch pages for EIP and ESP. */
1376	/** @todo This is rather expensive. Should investigate if it really helps at all. */
1377	rc = PGMPrefetchPage(pVCpu, SELMToFlat(pVM, DIS_SELREG_CS, CPUMCTX2CORE(pCtx), pCtx->rip));
1378	if (rc == VINF_SUCCESS)
1379	rc = PGMPrefetchPage(pVCpu, SELMToFlat(pVM, DIS_SELREG_SS, CPUMCTX2CORE(pCtx), pCtx->rsp));
1380	if (rc != VINF_SUCCESS)
1381	{
1382	if (rc != VINF_PGM_SYNC_CR3)
1383	{
1384	AssertLogRelMsgReturn(RT_FAILURE(rc), ("%Rrc\n", rc), VERR_IPE_UNEXPECTED_INFO_STATUS);
1385	return rc;
1386	}
1387	rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
1388	if (RT_FAILURE(rc))
1389	return rc;
1390	}
1391	/** @todo maybe prefetch the supervisor stack page as well */
1392	Assert(!VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_GDT \| VMCPU_FF_SELM_SYNC_LDT));
1393	}
1394
1395	/*
1396	* Allocate handy pages (just in case the above actions have consumed some pages).
1397	*/
1398	if (VM_FF_IS_PENDING_EXCEPT(pVM, VM_FF_PGM_NEED_HANDY_PAGES, VM_FF_PGM_NO_MEMORY))
1399	{
1400	int rc = PGMR3PhysAllocateHandyPages(pVM);
1401	if (RT_FAILURE(rc))
1402	return rc;
1403	}
1404
1405	/*
1406	* Check whether we're out of memory now.
1407	*
1408	* This may stem from some of the above actions or operations that has been executed
1409	* since we ran FFs. The allocate handy pages must for instance always be followed by
1410	* this check.
1411	*/
1412	if (VM_FF_ISPENDING(pVM, VM_FF_PGM_NO_MEMORY))
1413	return VINF_EM_NO_MEMORY;
1414
1415	return VINF_SUCCESS;
1416	}
1417
1418
1419	/**
1420	* Executes raw code.
1421	*
1422	* This function contains the raw-mode version of the inner
1423	* execution loop (the outer loop being in EMR3ExecuteVM()).
1424	*
1425	* @returns VBox status code. The most important ones are: VINF_EM_RESCHEDULE,
1426	* VINF_EM_RESCHEDULE_REM, VINF_EM_SUSPEND, VINF_EM_RESET and VINF_EM_TERMINATE.
1427	*
1428	* @param pVM VM handle.
1429	* @param pVCpu VMCPU handle.
1430	* @param pfFFDone Where to store an indicator telling whether or not
1431	* FFs were done before returning.
1432	*/
1433	int emR3RawExecute(PVM pVM, PVMCPU pVCpu, bool *pfFFDone)
1434	{
1435	STAM_REL_PROFILE_ADV_START(&pVCpu->em.s.StatRAWTotal, a);
1436
1437	int rc = VERR_INTERNAL_ERROR;
1438	PCPUMCTX pCtx = pVCpu->em.s.pCtx;
1439	LogFlow(("emR3RawExecute: (cs:eip=%04x:%08x)\n", pCtx->cs, pCtx->eip));
1440	pVCpu->em.s.fForceRAW = false;
1441	*pfFFDone = false;
1442
1443
1444	/*
1445	*
1446	* Spin till we get a forced action or raw mode status code resulting in
1447	* in anything but VINF_SUCCESS or VINF_EM_RESCHEDULE_RAW.
1448	*
1449	*/
1450	for (;;)
1451	{
1452	STAM_PROFILE_ADV_START(&pVCpu->em.s.StatRAWEntry, b);
1453
1454	/*
1455	* Check various preconditions.
1456	*/
1457	#ifdef VBOX_STRICT
1458	Assert(REMR3QueryPendingInterrupt(pVM, pVCpu) == REM_NO_PENDING_IRQ);
1459	Assert(pCtx->eflags.Bits.u1VM \|\| (pCtx->ss & X86_SEL_RPL) == 3 \|\| (pCtx->ss & X86_SEL_RPL) == 0);
1460	AssertMsg( (pCtx->eflags.u32 & X86_EFL_IF)
1461	\|\| PATMShouldUseRawMode(pVM, (RTGCPTR)pCtx->eip),
1462	("Tried to execute code with IF at EIP=%08x!\n", pCtx->eip));
1463	if ( !VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL)
1464	&& PGMMapHasConflicts(pVM))
1465	{
1466	PGMMapCheck(pVM);
1467	AssertMsgFailed(("We should not get conflicts any longer!!!\n"));
1468	return VERR_INTERNAL_ERROR;
1469	}
1470	#endif /* VBOX_STRICT */
1471
1472	/*
1473	* Process high priority pre-execution raw-mode FFs.
1474	*/
1475	if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
1476	\|\| VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
1477	{
1478	rc = emR3RawForcedActions(pVM, pVCpu, pCtx);
1479	if (rc != VINF_SUCCESS)
1480	break;
1481	}
1482
1483	/*
1484	* If we're going to execute ring-0 code, the guest state needs to
1485	* be modified a bit and some of the state components (IF, SS/CS RPL,
1486	* and perhaps EIP) needs to be stored with PATM.
1487	*/
1488	rc = CPUMRawEnter(pVCpu, NULL);
1489	if (rc != VINF_SUCCESS)
1490	{
1491	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWEntry, b);
1492	break;
1493	}
1494
1495	/*
1496	* Scan code before executing it. Don't bother with user mode or V86 code
1497	*/
1498	if ( (pCtx->ss & X86_SEL_RPL) <= 1
1499	&& !pCtx->eflags.Bits.u1VM
1500	&& !PATMIsPatchGCAddr(pVM, pCtx->eip))
1501	{
1502	STAM_PROFILE_ADV_SUSPEND(&pVCpu->em.s.StatRAWEntry, b);
1503	CSAMR3CheckCodeEx(pVM, CPUMCTX2CORE(pCtx), pCtx->eip);
1504	STAM_PROFILE_ADV_RESUME(&pVCpu->em.s.StatRAWEntry, b);
1505	if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_PRE_RAW_MASK)
1506	\|\| VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
1507	{
1508	rc = emR3RawForcedActions(pVM, pVCpu, pCtx);
1509	if (rc != VINF_SUCCESS)
1510	{
1511	rc = CPUMRawLeave(pVCpu, NULL, rc);
1512	break;
1513	}
1514	}
1515	}
1516
1517	#ifdef LOG_ENABLED
1518	/*
1519	* Log important stuff before entering GC.
1520	*/
1521	PPATMGCSTATE pGCState = PATMR3QueryGCStateHC(pVM);
1522	if (pCtx->eflags.Bits.u1VM)
1523	Log(("RV86: %04X:%08X IF=%d VMFlags=%x\n", pCtx->cs, pCtx->eip, pCtx->eflags.Bits.u1IF, pGCState->uVMFlags));
1524	else if ((pCtx->ss & X86_SEL_RPL) == 1)
1525	{
1526	bool fCSAMScanned = CSAMIsPageScanned(pVM, (RTGCPTR)pCtx->eip);
1527	Log(("RR0: %08X ESP=%08X IF=%d VMFlags=%x PIF=%d CPL=%d (Scanned=%d)\n", pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pGCState->uVMFlags, pGCState->fPIF, (pCtx->ss & X86_SEL_RPL), fCSAMScanned));
1528	}
1529	else if ((pCtx->ss & X86_SEL_RPL) == 3)
1530	Log(("RR3: %08X ESP=%08X IF=%d VMFlags=%x\n", pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pGCState->uVMFlags));
1531	#endif /* LOG_ENABLED */
1532
1533
1534
1535	/*
1536	* Execute the code.
1537	*/
1538	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWEntry, b);
1539	STAM_PROFILE_START(&pVCpu->em.s.StatRAWExec, c);
1540	rc = VMMR3RawRunGC(pVM, pVCpu);
1541	STAM_PROFILE_STOP(&pVCpu->em.s.StatRAWExec, c);
1542	STAM_PROFILE_ADV_START(&pVCpu->em.s.StatRAWTail, d);
1543
1544	LogFlow(("RR0-E: %08X ESP=%08X IF=%d VMFlags=%x PIF=%d CPL=%d\n", pCtx->eip, pCtx->esp, pCtx->eflags.Bits.u1IF, pGCState->uVMFlags, pGCState->fPIF, (pCtx->ss & X86_SEL_RPL)));
1545	LogFlow(("VMMR3RawRunGC returned %Rrc\n", rc));
1546
1547
1548
1549	/*
1550	* Restore the real CPU state and deal with high priority post
1551	* execution FFs before doing anything else.
1552	*/
1553	rc = CPUMRawLeave(pVCpu, NULL, rc);
1554	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_RESUME_GUEST_MASK);
1555	if ( VM_FF_ISPENDING(pVM, VM_FF_HIGH_PRIORITY_POST_MASK)
1556	\|\| VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_HIGH_PRIORITY_POST_MASK))
1557	rc = emR3HighPriorityPostForcedActions(pVM, pVCpu, rc);
1558
1559	#ifdef VBOX_STRICT
1560	/*
1561	* Assert TSS consistency & rc vs patch code.
1562	*/
1563	if ( !VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_SELM_SYNC_TSS \| VMCPU_FF_SELM_SYNC_GDT) /* GDT implies TSS at the moment. */
1564	&& EMIsRawRing0Enabled(pVM))
1565	SELMR3CheckTSS(pVM);
1566	switch (rc)
1567	{
1568	case VINF_SUCCESS:
1569	case VINF_EM_RAW_INTERRUPT:
1570	case VINF_PATM_PATCH_TRAP_PF:
1571	case VINF_PATM_PATCH_TRAP_GP:
1572	case VINF_PATM_PATCH_INT3:
1573	case VINF_PATM_CHECK_PATCH_PAGE:
1574	case VINF_EM_RAW_EXCEPTION_PRIVILEGED:
1575	case VINF_EM_RAW_GUEST_TRAP:
1576	case VINF_EM_RESCHEDULE_RAW:
1577	break;
1578
1579	default:
1580	if (PATMIsPatchGCAddr(pVM, pCtx->eip) && !(pCtx->eflags.u32 & X86_EFL_TF))
1581	LogIt(NULL, 0, LOG_GROUP_PATM, ("Patch code interrupted at %RRv for reason %Rrc\n", (RTRCPTR)CPUMGetGuestEIP(pVCpu), rc));
1582	break;
1583	}
1584	/*
1585	* Let's go paranoid!
1586	*/
1587	if ( !VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL)
1588	&& PGMMapHasConflicts(pVM))
1589	{
1590	PGMMapCheck(pVM);
1591	AssertMsgFailed(("We should not get conflicts any longer!!! rc=%Rrc\n", rc));
1592	return VERR_INTERNAL_ERROR;
1593	}
1594	#endif /* VBOX_STRICT */
1595
1596	/*
1597	* Process the returned status code.
1598	*/
1599	if (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST)
1600	{
1601	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWTail, d);
1602	break;
1603	}
1604	rc = emR3RawHandleRC(pVM, pVCpu, pCtx, rc);
1605	if (rc != VINF_SUCCESS)
1606	{
1607	rc = emR3RawUpdateForceFlag(pVM, pVCpu, pCtx, rc);
1608	if (rc != VINF_SUCCESS)
1609	{
1610	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWTail, d);
1611	break;
1612	}
1613	}
1614
1615	/*
1616	* Check and execute forced actions.
1617	*/
1618	#ifdef VBOX_HIGH_RES_TIMERS_HACK
1619	TMTimerPollVoid(pVM, pVCpu);
1620	#endif
1621	STAM_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWTail, d);
1622	if ( VM_FF_ISPENDING(pVM, ~VM_FF_HIGH_PRIORITY_PRE_RAW_MASK \| VM_FF_PGM_NO_MEMORY)
1623	\|\| VMCPU_FF_ISPENDING(pVCpu, ~VMCPU_FF_HIGH_PRIORITY_PRE_RAW_MASK))
1624	{
1625	Assert(pCtx->eflags.Bits.u1VM \|\| (pCtx->ss & X86_SEL_RPL) != 1);
1626
1627	STAM_REL_PROFILE_ADV_SUSPEND(&pVCpu->em.s.StatRAWTotal, a);
1628	rc = emR3ForcedActions(pVM, pVCpu, rc);
1629	STAM_REL_PROFILE_ADV_RESUME(&pVCpu->em.s.StatRAWTotal, a);
1630	if ( rc != VINF_SUCCESS
1631	&& rc != VINF_EM_RESCHEDULE_RAW)
1632	{
1633	rc = emR3RawUpdateForceFlag(pVM, pVCpu, pCtx, rc);
1634	if (rc != VINF_SUCCESS)
1635	{
1636	*pfFFDone = true;
1637	break;
1638	}
1639	}
1640	}
1641	}
1642
1643	/*
1644	* Return to outer loop.
1645	*/
1646	#if defined(LOG_ENABLED) && defined(DEBUG)
1647	RTLogFlush(NULL);
1648	#endif
1649	STAM_REL_PROFILE_ADV_STOP(&pVCpu->em.s.StatRAWTotal, a);
1650	return rc;
1651	}
1652

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/EMRaw.cpp@ 22026

Download in other formats: