HWACCM.cpp@ 15653

Last change on this file since 15653 was 15648, checked in by vboxsync, 16 years ago
HWACCM: query 64bitEnabled for 64-bit hosts too, except default it to 'true' and docuemnt assumption that ConsoleImpl2.cpp doesn't pass it as 'false'.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 75.9 KB

Line
1	/* $Id: HWACCM.cpp 15648 2008-12-18 12:26:26Z vboxsync $ */
2	/** @file
3	* HWACCM - Intel/AMD VM Hardware Support Manager
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	/*******************************************************************************
23	* Header Files *
24	*******************************************************************************/
25	#define LOG_GROUP LOG_GROUP_HWACCM
26	#include <VBox/cpum.h>
27	#include <VBox/stam.h>
28	#include <VBox/mm.h>
29	#include <VBox/pdm.h>
30	#include <VBox/pgm.h>
31	#include <VBox/trpm.h>
32	#include <VBox/dbgf.h>
33	#include <VBox/patm.h>
34	#include <VBox/csam.h>
35	#include <VBox/selm.h>
36	#include <VBox/rem.h>
37	#include <VBox/hwacc_vmx.h>
38	#include <VBox/hwacc_svm.h>
39	#include "HWACCMInternal.h"
40	#include <VBox/vm.h>
41	#include <VBox/err.h>
42	#include <VBox/param.h>
43
44	#include <iprt/assert.h>
45	#include <VBox/log.h>
46	#include <iprt/asm.h>
47	#include <iprt/string.h>
48	#include <iprt/thread.h>
49
50	/*******************************************************************************
51	* Global Variables *
52	*******************************************************************************/
53	#ifdef VBOX_WITH_STATISTICS
54	# define EXIT_REASON(def, val, str) #def " - " #val " - " str
55	# define EXIT_REASON_NIL() NULL
56	/** Exit reason descriptions for VT-x, used to describe statistics. */
57	static const char * const g_apszVTxExitReasons[MAX_EXITREASON_STAT] =
58	{
59	EXIT_REASON(VMX_EXIT_EXCEPTION , 0, "Exception or non-maskable interrupt (NMI)."),
60	EXIT_REASON(VMX_EXIT_EXTERNAL_IRQ , 1, "External interrupt."),
61	EXIT_REASON(VMX_EXIT_TRIPLE_FAULT , 2, "Triple fault."),
62	EXIT_REASON(VMX_EXIT_INIT_SIGNAL , 3, "INIT signal."),
63	EXIT_REASON(VMX_EXIT_SIPI , 4, "Start-up IPI (SIPI)."),
64	EXIT_REASON(VMX_EXIT_IO_SMI_IRQ , 5, "I/O system-management interrupt (SMI)."),
65	EXIT_REASON(VMX_EXIT_SMI_IRQ , 6, "Other SMI."),
66	EXIT_REASON(VMX_EXIT_IRQ_WINDOW , 7, "Interrupt window."),
67	EXIT_REASON_NIL(),
68	EXIT_REASON(VMX_EXIT_TASK_SWITCH , 9, "Task switch."),
69	EXIT_REASON(VMX_EXIT_CPUID , 10, "Guest software attempted to execute CPUID."),
70	EXIT_REASON_NIL(),
71	EXIT_REASON(VMX_EXIT_HLT , 12, "Guest software attempted to execute HLT."),
72	EXIT_REASON(VMX_EXIT_INVD , 13, "Guest software attempted to execute INVD."),
73	EXIT_REASON(VMX_EXIT_INVPG , 14, "Guest software attempted to execute INVPG."),
74	EXIT_REASON(VMX_EXIT_RDPMC , 15, "Guest software attempted to execute RDPMC."),
75	EXIT_REASON(VMX_EXIT_RDTSC , 16, "Guest software attempted to execute RDTSC."),
76	EXIT_REASON(VMX_EXIT_RSM , 17, "Guest software attempted to execute RSM in SMM."),
77	EXIT_REASON(VMX_EXIT_VMCALL , 18, "Guest software executed VMCALL."),
78	EXIT_REASON(VMX_EXIT_VMCLEAR , 19, "Guest software executed VMCLEAR."),
79	EXIT_REASON(VMX_EXIT_VMLAUNCH , 20, "Guest software executed VMLAUNCH."),
80	EXIT_REASON(VMX_EXIT_VMPTRLD , 21, "Guest software executed VMPTRLD."),
81	EXIT_REASON(VMX_EXIT_VMPTRST , 22, "Guest software executed VMPTRST."),
82	EXIT_REASON(VMX_EXIT_VMREAD , 23, "Guest software executed VMREAD."),
83	EXIT_REASON(VMX_EXIT_VMRESUME , 24, "Guest software executed VMRESUME."),
84	EXIT_REASON(VMX_EXIT_VMWRITE , 25, "Guest software executed VMWRITE."),
85	EXIT_REASON(VMX_EXIT_VMXOFF , 26, "Guest software executed VMXOFF."),
86	EXIT_REASON(VMX_EXIT_VMXON , 27, "Guest software executed VMXON."),
87	EXIT_REASON(VMX_EXIT_CRX_MOVE , 28, "Control-register accesses."),
88	EXIT_REASON(VMX_EXIT_DRX_MOVE , 29, "Debug-register accesses."),
89	EXIT_REASON(VMX_EXIT_PORT_IO , 30, "I/O instruction."),
90	EXIT_REASON(VMX_EXIT_RDMSR , 31, "RDMSR. Guest software attempted to execute RDMSR."),
91	EXIT_REASON(VMX_EXIT_WRMSR , 32, "WRMSR. Guest software attempted to execute WRMSR."),
92	EXIT_REASON(VMX_EXIT_ERR_INVALID_GUEST_STATE, 33, "VM-entry failure due to invalid guest state."),
93	EXIT_REASON(VMX_EXIT_ERR_MSR_LOAD , 34, "VM-entry failure due to MSR loading."),
94	EXIT_REASON_NIL(),
95	EXIT_REASON(VMX_EXIT_MWAIT , 36, "Guest software executed MWAIT."),
96	EXIT_REASON_NIL(),
97	EXIT_REASON_NIL(),
98	EXIT_REASON(VMX_EXIT_MONITOR , 39, "Guest software attempted to execute MONITOR."),
99	EXIT_REASON(VMX_EXIT_PAUSE , 40, "Guest software attempted to execute PAUSE."),
100	EXIT_REASON(VMX_EXIT_ERR_MACHINE_CHECK , 41, "VM-entry failure due to machine-check."),
101	EXIT_REASON_NIL(),
102	EXIT_REASON(VMX_EXIT_TPR , 43, "TPR below threshold. Guest software executed MOV to CR8."),
103	EXIT_REASON(VMX_EXIT_APIC_ACCESS , 44, "APIC access. Guest software attempted to access memory at a physical address on the APIC-access page."),
104	EXIT_REASON_NIL(),
105	EXIT_REASON(VMX_EXIT_XDTR_ACCESS , 46, "Access to GDTR or IDTR. Guest software attempted to execute LGDT, LIDT, SGDT, or SIDT."),
106	EXIT_REASON(VMX_EXIT_TR_ACCESS , 47, "Access to LDTR or TR. Guest software attempted to execute LLDT, LTR, SLDT, or STR."),
107	EXIT_REASON(VMX_EXIT_EPT_VIOLATION , 48, "EPT violation. An attempt to access memory with a guest-physical address was disallowed by the configuration of the EPT paging structures."),
108	EXIT_REASON(VMX_EXIT_EPT_MISCONFIG , 49, "EPT misconfiguration. An attempt to access memory with a guest-physical address encountered a misconfigured EPT paging-structure entry."),
109	EXIT_REASON(VMX_EXIT_INVEPT , 50, "INVEPT. Guest software attempted to execute INVEPT."),
110	EXIT_REASON_NIL(),
111	EXIT_REASON(VMX_EXIT_PREEMPTION_TIMER , 52, "VMX-preemption timer expired. The preemption timer counted down to zero."),
112	EXIT_REASON(VMX_EXIT_INVVPID , 53, "INVVPID. Guest software attempted to execute INVVPID."),
113	EXIT_REASON(VMX_EXIT_WBINVD , 54, "WBINVD. Guest software attempted to execute WBINVD."),
114	EXIT_REASON(VMX_EXIT_XSETBV , 55, "XSETBV. Guest software attempted to execute XSETBV."),
115	EXIT_REASON_NIL()
116	};
117	/** Exit reason descriptions for AMD-V, used to describe statistics. */
118	static const char * const g_apszAmdVExitReasons[MAX_EXITREASON_STAT] =
119	{
120	/** @todo fill in these. */
121	EXIT_REASON_NIL()
122	};
123	# undef EXIT_REASON
124	# undef EXIT_REASON_NIL
125	#endif /* VBOX_WITH_STATISTICS */
126
127	/*******************************************************************************
128	* Internal Functions *
129	*******************************************************************************/
130	static DECLCALLBACK(int) hwaccmR3Save(PVM pVM, PSSMHANDLE pSSM);
131	static DECLCALLBACK(int) hwaccmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
132
133
134	/**
135	* Initializes the HWACCM.
136	*
137	* @returns VBox status code.
138	* @param pVM The VM to operate on.
139	*/
140	VMMR3DECL(int) HWACCMR3Init(PVM pVM)
141	{
142	LogFlow(("HWACCMR3Init\n"));
143
144	/*
145	* Assert alignment and sizes.
146	*/
147	AssertRelease(!(RT_OFFSETOF(VM, hwaccm.s) & 31));
148	AssertRelease(sizeof(pVM->hwaccm.s) <= sizeof(pVM->hwaccm.padding));
149
150	/* Some structure checks. */
151	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, u8Reserved3) == 0xC0, ("u8Reserved3 offset = %x\n", RT_OFFSETOF(SVM_VMCB, u8Reserved3)));
152	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.EventInject) == 0xA8, ("ctrl.EventInject offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.EventInject)));
153	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.ExitIntInfo) == 0x88, ("ctrl.ExitIntInfo offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.ExitIntInfo)));
154	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, ctrl.TLBCtrl) == 0x58, ("ctrl.TLBCtrl offset = %x\n", RT_OFFSETOF(SVM_VMCB, ctrl.TLBCtrl)));
155
156	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest) == 0x400, ("guest offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest)));
157	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u8Reserved4) == 0x4A0, ("guest.u8Reserved4 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u8Reserved4)));
158	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u8Reserved6) == 0x4D8, ("guest.u8Reserved6 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u8Reserved6)));
159	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u8Reserved7) == 0x580, ("guest.u8Reserved7 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u8Reserved7)));
160	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, guest.u8Reserved9) == 0x648, ("guest.u8Reserved9 offset = %x\n", RT_OFFSETOF(SVM_VMCB, guest.u8Reserved9)));
161	AssertReleaseMsg(RT_OFFSETOF(SVM_VMCB, u8Reserved10) == 0x698, ("u8Reserved3 offset = %x\n", RT_OFFSETOF(SVM_VMCB, u8Reserved10)));
162	AssertReleaseMsg(sizeof(SVM_VMCB) == 0x1000, ("SVM_VMCB size = %x\n", sizeof(SVM_VMCB)));
163
164
165	/*
166	* Register the saved state data unit.
167	*/
168	int rc = SSMR3RegisterInternal(pVM, "HWACCM", 0, HWACCM_SSM_VERSION, sizeof(HWACCM),
169	NULL, hwaccmR3Save, NULL,
170	NULL, hwaccmR3Load, NULL);
171	if (RT_FAILURE(rc))
172	return rc;
173
174	/* Misc initialisation. */
175	pVM->hwaccm.s.vmx.fSupported = false;
176	pVM->hwaccm.s.svm.fSupported = false;
177	pVM->hwaccm.s.vmx.fEnabled = false;
178	pVM->hwaccm.s.svm.fEnabled = false;
179
180	pVM->hwaccm.s.fActive = false;
181	pVM->hwaccm.s.fNestedPaging = false;
182
183	/* Disabled by default. */
184	pVM->fHWACCMEnabled = false;
185
186	/*
187	* Check CFGM options.
188	*/
189	PCFGMNODE pRoot = CFGMR3GetRoot(pVM);
190	PCFGMNODE pHWVirtExt = CFGMR3GetChild(pRoot, "HWVirtExt/");
191	/* Nested paging: disabled by default. */
192	rc = CFGMR3QueryBoolDef(pRoot, "EnableNestedPaging", &pVM->hwaccm.s.fAllowNestedPaging, false);
193	AssertRC(rc);
194
195	/* VT-x VPID: disabled by default. */
196	rc = CFGMR3QueryBoolDef(pRoot, "EnableVPID", &pVM->hwaccm.s.vmx.fAllowVPID, false);
197	AssertRC(rc);
198
199	/* HWACCM support must be explicitely enabled in the configuration file. */
200	rc = CFGMR3QueryBoolDef(pHWVirtExt, "Enabled", &pVM->hwaccm.s.fAllowed, false);
201	AssertRC(rc);
202
203	#ifdef RT_OS_DARWIN
204	if (VMMIsHwVirtExtForced(pVM) != pVM->hwaccm.s.fAllowed)
205	#else
206	if (VMMIsHwVirtExtForced(pVM) && !pVM->hwaccm.s.fAllowed)
207	#endif
208	{
209	AssertLogRelMsgFailed(("VMMIsHwVirtExtForced=%RTbool fAllowed=%RTbool\n",
210	VMMIsHwVirtExtForced(pVM), pVM->hwaccm.s.fAllowed));
211	return VERR_HWACCM_CONFIG_MISMATCH;
212	}
213
214	if (VMMIsHwVirtExtForced(pVM))
215	pVM->fHWACCMEnabled = true;
216
217	#if HC_ARCH_BITS == 32
218	/* 64-bit mode is configurable and it depends on both the kernel mode and VT-x.
219	* (To use the default, don't set 64bitEnabled in CFGM.) */
220	rc = CFGMR3QueryBoolDef(pHWVirtExt, "64bitEnabled", &pVM->hwaccm.s.fAllow64BitGuests, false);
221	AssertLogRelRCReturn(rc, rc);
222	if (pVM->hwaccm.s.fAllow64BitGuests)
223	{
224	# ifdef RT_OS_DARWIN
225	if (!VMMIsHwVirtExtForced(pVM))
226	# else
227	if (!pVM->hwaccm.s.fAllowed)
228	# endif
229	return VM_SET_ERROR(pVM, VERR_INVALID_PARAMETER, "64-bit guest support was requested without also enabling VT-x.");
230	}
231	#else
232	/* On 64-bit hosts 64-bit guest support is enabled by default, but allow this to be overridden
233	* via VBoxInternal/HWVirtExt/64bitEnabled=0. (ConsoleImpl2.cpp doesn't set this to false for 64-bit.) */
234	rc = CFGMR3QueryBoolDef(pHWVirtExt, "64bitEnabled", &pVM->hwaccm.s.fAllow64BitGuests, true);
235	AssertLogRelRCReturn(rc, rc);
236	#endif
237
238	return VINF_SUCCESS;
239	}
240
241	/**
242	* Initializes the per-VCPU HWACCM.
243	*
244	* @returns VBox status code.
245	* @param pVM The VM to operate on.
246	*/
247	VMMR3DECL(int) HWACCMR3InitCPU(PVM pVM)
248	{
249	LogFlow(("HWACCMR3InitCPU\n"));
250
251	#ifdef VBOX_WITH_STATISTICS
252	/*
253	* Statistics.
254	*/
255	for (unsigned i=0;i<pVM->cCPUs;i++)
256	{
257	PVMCPU pVCpu = &pVM->aCpus[i];
258	int rc;
259
260	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatEntry, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Profiling of VMXR0RunGuestCode entry",
261	"/PROF/HWACCM/CPU%d/SwitchToGC", i);
262	AssertRC(rc);
263	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExit1, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Profiling of VMXR0RunGuestCode exit part 1",
264	"/PROF/HWACCM/CPU%d/SwitchFromGC_1", i);
265	AssertRC(rc);
266	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExit2, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Profiling of VMXR0RunGuestCode exit part 2",
267	"/PROF/HWACCM/CPU%d/SwitchFromGC_2", i);
268	AssertRC(rc);
269	# if 1 /* temporary for tracking down darwin holdup. */
270	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExit2Sub1, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Temporary - I/O",
271	"/PROF/HWACCM/CPU%d/SwitchFromGC_2/Sub1", i);
272	AssertRC(rc);
273	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExit2Sub2, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Temporary - CRx RWs",
274	"/PROF/HWACCM/CPU%d/SwitchFromGC_2/Sub2", i);
275	AssertRC(rc);
276	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExit2Sub3, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Temporary - Exceptions",
277	"/PROF/HWACCM/CPU%d/SwitchFromGC_2/Sub3", i);
278	AssertRC(rc);
279	# endif
280	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatInGC, STAMTYPE_PROFILE, STAMVISIBILITY_USED, STAMUNIT_TICKS_PER_CALL, "Profiling of vmlaunch",
281	"/PROF/HWACCM/CPU%d/InGC", i);
282	AssertRC(rc);
283
284	# define HWACCM_REG_COUNTER(a, b) \
285	rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Profiling of vmlaunch", b, i); \
286	AssertRC(rc);
287
288	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitShadowNM, "/HWACCM/CPU%d/Exit/Trap/Shw/#NM");
289	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestNM, "/HWACCM/CPU%d/Exit/Trap/Gst/#NM");
290	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitShadowPF, "/HWACCM/CPU%d/Exit/Trap/Shw/#PF");
291	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestPF, "/HWACCM/CPU%d/Exit/Trap/Gst/#PF");
292	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestUD, "/HWACCM/CPU%d/Exit/Trap/Gst/#UD");
293	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestSS, "/HWACCM/CPU%d/Exit/Trap/Gst/#SS");
294	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestNP, "/HWACCM/CPU%d/Exit/Trap/Gst/#NP");
295	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestGP, "/HWACCM/CPU%d/Exit/Trap/Gst/#GP");
296	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestMF, "/HWACCM/CPU%d/Exit/Trap/Gst/#MF");
297	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestDE, "/HWACCM/CPU%d/Exit/Trap/Gst/#DE");
298	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitGuestDB, "/HWACCM/CPU%d/Exit/Trap/Gst/#DB");
299	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitInvpg, "/HWACCM/CPU%d/Exit/Instr/Invlpg");
300	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitInvd, "/HWACCM/CPU%d/Exit/Instr/Invd");
301	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitCpuid, "/HWACCM/CPU%d/Exit/Instr/Cpuid");
302	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitRdtsc, "/HWACCM/CPU%d/Exit/Instr/Rdtsc");
303	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitDRxWrite, "/HWACCM/CPU%d/Exit/Instr/DR/Write");
304	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitDRxRead, "/HWACCM/CPU%d/Exit/Instr/DR/Read");
305	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitCLTS, "/HWACCM/CPU%d/Exit/Instr/CLTS");
306	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitLMSW, "/HWACCM/CPU%d/Exit/Instr/LMSW");
307	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitIOWrite, "/HWACCM/CPU%d/Exit/IO/Write");
308	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitIORead, "/HWACCM/CPU%d/Exit/IO/Read");
309	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitIOStringWrite, "/HWACCM/CPU%d/Exit/IO/WriteString");
310	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitIOStringRead, "/HWACCM/CPU%d/Exit/IO/ReadString");
311	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitIrqWindow, "/HWACCM/CPU%d/Exit/IrqWindow");
312	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatExitMaxResume, "/HWACCM/CPU%d/Exit/MaxResume");
313
314	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatSwitchGuestIrq, "/HWACCM/CPU%d/Switch/IrqPending");
315	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatSwitchToR3, "/HWACCM/CPU%d/Switch/ToR3");
316
317	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatIntInject, "/HWACCM/CPU%d/Irq/Inject");
318	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatIntReinject, "/HWACCM/CPU%d/Irq/Reinject");
319	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatPendingHostIrq, "/HWACCM/CPU%d/Irq/PendingOnHost");
320
321	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushPageManual, "/HWACCM/CPU%d/Flush/Page/Virt");
322	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushPhysPageManual, "/HWACCM/CPU%d/Flush/Page/Phys");
323	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushTLBManual, "/HWACCM/CPU%d/Flush/TLB/Manual");
324	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushTLBCRxChange, "/HWACCM/CPU%d/Flush/TLB/CRx");
325	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushPageInvlpg, "/HWACCM/CPU%d/Flush/Page/Invlpg");
326	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushTLBWorldSwitch, "/HWACCM/CPU%d/Flush/TLB/Switch");
327	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatNoFlushTLBWorldSwitch, "/HWACCM/CPU%d/Flush/TLB/Skipped");
328	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushASID, "/HWACCM/CPU%d/Flush/TLB/ASID");
329	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatFlushTLBInvlpga, "/HWACCM/CPU%d/Flush/TLB/PhysInvl");
330
331	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatTSCOffset, "/HWACCM/CPU%d/TSC/Offset");
332	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatTSCIntercept, "/HWACCM/CPU%d/TSC/Intercept");
333
334	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatDRxArmed, "/HWACCM/CPU%d/Debug/Armed");
335	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatDRxContextSwitch, "/HWACCM/CPU%d/Debug/ContextSwitch");
336	HWACCM_REG_COUNTER(&pVCpu->hwaccm.s.StatDRxIOCheck, "/HWACCM/CPU%d/Debug/IOCheck");
337
338	for (unsigned j=0;j<RT_ELEMENTS(pVCpu->hwaccm.s.StatExitCRxWrite);j++)
339	{
340	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExitCRxWrite[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "Profiling of CRx writes",
341	"/HWACCM/CPU%d/Exit/Instr/CR/Write/%x", i, j);
342	AssertRC(rc);
343	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExitCRxRead[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "Profiling of CRx reads",
344	"/HWACCM/CPU%d/Exit/Instr/CR/Read/%x", i, j);
345	AssertRC(rc);
346	}
347
348	#undef HWACCM_REG_COUNTER
349
350	pVCpu->hwaccm.s.paStatExitReason = NULL;
351
352	rc = MMHyperAlloc(pVM, MAX_EXITREASON_STATsizeof(pVCpu->hwaccm.s.paStatExitReason), 0, MM_TAG_HWACCM, (void **)&pVCpu->hwaccm.s.paStatExitReason);
353	AssertRC(rc);
354	if (RT_SUCCESS(rc))
355	{
356	const char * const *papszDesc = ASMIsIntelCpu() ? &g_apszVTxExitReasons[0] : &g_apszAmdVExitReasons[0];
357	for (int j=0;j<MAX_EXITREASON_STAT;j++)
358	{
359	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.paStatExitReason[j], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
360	papszDesc[j] ? papszDesc[j] : "Exit reason",
361	"/HWACCM/CPU%d/Exit/Reason/%02x", i, j);
362	AssertRC(rc);
363	}
364	rc = STAMR3RegisterF(pVM, &pVCpu->hwaccm.s.StatExitReasonNPF, STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES, "Nested page fault", "/HWACCM/CPU%d/Exit/Reason/#NPF", i);
365	AssertRC(rc);
366	}
367	pVCpu->hwaccm.s.paStatExitReasonR0 = MMHyperR3ToR0(pVM, pVCpu->hwaccm.s.paStatExitReason);
368	# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
369	Assert(pVCpu->hwaccm.s.paStatExitReasonR0 != NIL_RTR0PTR \|\| !VMMIsHwVirtExtForced(pVM));
370	# else
371	Assert(pVCpu->hwaccm.s.paStatExitReasonR0 != NIL_RTR0PTR);
372	# endif
373	}
374	#endif /* VBOX_WITH_STATISTICS */
375	return VINF_SUCCESS;
376	}
377
378	/**
379	* Turns off normal raw mode features
380	*
381	* @param pVM The VM to operate on.
382	*/
383	static void hwaccmR3DisableRawMode(PVM pVM)
384	{
385	/* Disable PATM & CSAM. */
386	PATMR3AllowPatching(pVM, false);
387	CSAMDisableScanning(pVM);
388
389	/* Turn off IDT/LDT/GDT and TSS monitoring and sycing. */
390	SELMR3DisableMonitoring(pVM);
391	TRPMR3DisableMonitoring(pVM);
392
393	/* The hidden selector registers are now valid. */
394	CPUMSetHiddenSelRegsValid(pVM, true);
395
396	/* Disable the switcher code (safety precaution). */
397	VMMR3DisableSwitcher(pVM);
398
399	/* Disable mapping of the hypervisor into the shadow page table. */
400	PGMR3ChangeShwPDMappings(pVM, false);
401
402	/* Disable the switcher */
403	VMMR3DisableSwitcher(pVM);
404
405	if (pVM->hwaccm.s.fNestedPaging)
406	{
407	/* Reinit the paging mode to force the new shadow mode. */
408	PGMR3ChangeMode(pVM, PGMMODE_REAL);
409	}
410	}
411
412	/**
413	* Initialize VT-x or AMD-V.
414	*
415	* @returns VBox status code.
416	* @param pVM The VM handle.
417	*/
418	VMMR3DECL(int) HWACCMR3InitFinalizeR0(PVM pVM)
419	{
420	int rc;
421
422	if ( !pVM->hwaccm.s.vmx.fSupported
423	&& !pVM->hwaccm.s.svm.fSupported)
424	{
425	LogRel(("HWACCM: No VMX or SVM CPU extension found. Reason %Rrc\n", pVM->hwaccm.s.lLastError));
426	LogRel(("HWACCM: VMX MSR_IA32_FEATURE_CONTROL=%RX64\n", pVM->hwaccm.s.vmx.msr.feature_ctrl));
427	#ifdef RT_OS_DARWIN
428	if (VMMIsHwVirtExtForced(pVM))
429	return VM_SET_ERROR(pVM, VERR_VMX_NO_VMX, "VT-x is not available.");
430	#endif
431	return VINF_SUCCESS;
432	}
433
434	/*
435	* Note that we have a global setting for VT-x/AMD-V usage. VMX root mode changes the way the CPU operates. Our 64 bits switcher will trap
436	* because it turns off paging, which is not allowed in VMX root mode.
437	*
438	* To simplify matters we'll just force all running VMs to either use raw or VT-x mode. No mixing allowed in the VT-x case.
439	* There's no such problem with AMD-V. (@todo)
440	*
441	*/
442	/* If we enabled or disabled hwaccm mode, then it can't be changed until all the VMs are shutdown. */
443	rc = SUPCallVMMR0Ex(pVM->pVMR0, VMMR0_DO_HWACC_ENABLE, (pVM->hwaccm.s.fAllowed) ? HWACCMSTATE_ENABLED : HWACCMSTATE_DISABLED, NULL);
444	if (RT_FAILURE(rc))
445	{
446	LogRel(("HWACCMR3InitFinalize: SUPCallVMMR0Ex VMMR0_DO_HWACC_ENABLE failed with %Rrc\n", rc));
447	LogRel(("HWACCMR3InitFinalize: disallowed %s of HWACCM\n", pVM->hwaccm.s.fAllowed ? "enabling" : "disabling"));
448
449	#ifdef RT_OS_DARWIN
450	/*
451	* This is 100% fatal if we didn't prepare for a HwVirtExt setup because of
452	* missing ring-0 allocations. For VMs that require HwVirtExt it doesn't normally
453	* make sense to try run them in software mode, so fail that too.
454	*/
455	if (VMMIsHwVirtExtForced(pVM))
456	VM_SET_ERROR(pVM, rc, "An active VM already uses software virtualization. It is not allowed to "
457	"simultaneously use VT-x.");
458	else
459	VM_SET_ERROR(pVM, rc, "An active VM already uses Intel VT-x hardware acceleration. It is not "
460	"allowed to simultaneously use software virtualization.");
461	return rc;
462
463	#else /* !RT_OS_DARWIN */
464
465	/* Invert the selection */
466	pVM->hwaccm.s.fAllowed ^= 1;
467	if (pVM->hwaccm.s.fAllowed)
468	{
469	if (pVM->hwaccm.s.vmx.fSupported)
470	VM_SET_ERROR(pVM, rc, "An active VM already uses Intel VT-x hardware acceleration. It is not allowed "
471	"to simultaneously use software virtualization.\n");
472	else
473	VM_SET_ERROR(pVM, rc, "An active VM already uses AMD-V hardware acceleration. It is not allowed to "
474	"simultaneously use software virtualization.\n");
475	}
476	else
477	VM_SET_ERROR(pVM, rc, "An active VM already uses software virtualization. It is not allowed to simultaneously "
478	"use VT-x or AMD-V.\n");
479	return rc;
480	#endif /* !RT_OS_DARWIN */
481	}
482
483	if (pVM->hwaccm.s.fAllowed == false)
484	return VINF_SUCCESS; /* disabled */
485
486	Assert(!pVM->fHWACCMEnabled \|\| VMMIsHwVirtExtForced(pVM));
487
488	if (pVM->hwaccm.s.vmx.fSupported)
489	{
490	Log(("pVM->hwaccm.s.vmx.fSupported = %d\n", pVM->hwaccm.s.vmx.fSupported));
491
492	if ( pVM->hwaccm.s.fInitialized == false
493	&& pVM->hwaccm.s.vmx.msr.feature_ctrl != 0)
494	{
495	uint64_t val;
496	RTGCPHYS GCPhys = 0;
497
498	LogRel(("HWACCM: Host CR4=%08X\n", pVM->hwaccm.s.vmx.hostCR4));
499	LogRel(("HWACCM: MSR_IA32_FEATURE_CONTROL = %RX64\n", pVM->hwaccm.s.vmx.msr.feature_ctrl));
500	LogRel(("HWACCM: MSR_IA32_VMX_BASIC_INFO = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_basic_info));
501	LogRel(("HWACCM: VMCS id = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_ID(pVM->hwaccm.s.vmx.msr.vmx_basic_info)));
502	LogRel(("HWACCM: VMCS size = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_SIZE(pVM->hwaccm.s.vmx.msr.vmx_basic_info)));
503	LogRel(("HWACCM: VMCS physical address limit = %s\n", MSR_IA32_VMX_BASIC_INFO_VMCS_PHYS_WIDTH(pVM->hwaccm.s.vmx.msr.vmx_basic_info) ? "< 4 GB" : "None"));
504	LogRel(("HWACCM: VMCS memory type = %x\n", MSR_IA32_VMX_BASIC_INFO_VMCS_MEM_TYPE(pVM->hwaccm.s.vmx.msr.vmx_basic_info)));
505	LogRel(("HWACCM: Dual monitor treatment = %d\n", MSR_IA32_VMX_BASIC_INFO_VMCS_DUAL_MON(pVM->hwaccm.s.vmx.msr.vmx_basic_info)));
506
507	LogRel(("HWACCM: MSR_IA32_VMX_PINBASED_CTLS = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.u));
508	val = pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.allowed1;
509	if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT)
510	LogRel(("HWACCM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT\n"));
511	if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT)
512	LogRel(("HWACCM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT\n"));
513	val = pVM->hwaccm.s.vmx.msr.vmx_pin_ctls.n.disallowed0;
514	if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT)
515	LogRel(("HWACCM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_EXT_INT_EXIT must be set\n"));
516	if (val & VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT)
517	LogRel(("HWACCM: VMX_VMCS_CTRL_PIN_EXEC_CONTROLS_NMI_EXIT must be set\n"));
518
519	LogRel(("HWACCM: MSR_IA32_VMX_PROCBASED_CTLS = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.u));
520	val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1;
521	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT)
522	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT\n"));
523	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET)
524	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET\n"));
525	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT)
526	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT\n"));
527	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT)
528	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT\n"));
529	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT)
530	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT\n"));
531	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT)
532	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT\n"));
533	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT)
534	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT\n"));
535	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT)
536	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT\n"));
537	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT)
538	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT\n"));
539	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT)
540	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT\n"));
541	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT)
542	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT\n"));
543	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
544	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW\n"));
545	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT)
546	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT\n"));
547	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT)
548	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT\n"));
549	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS)
550	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS\n"));
551	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG)
552	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG\n"));
553	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
554	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS\n"));
555	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT)
556	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT\n"));
557	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT)
558	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT\n"));
559	if (val & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
560	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL\n"));
561
562	val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.disallowed0;
563	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT)
564	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_IRQ_WINDOW_EXIT must be set\n"));
565	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET)
566	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_TSC_OFFSET must be set\n"));
567	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT)
568	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_HLT_EXIT must be set\n"));
569	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT)
570	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_INVLPG_EXIT must be set\n"));
571	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT)
572	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MWAIT_EXIT must be set\n"));
573	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT)
574	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDPMC_EXIT must be set\n"));
575	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT)
576	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_RDTSC_EXIT must be set\n"));
577	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT)
578	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_LOAD_EXIT must be set\n"));
579	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT)
580	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR3_STORE_EXIT must be set\n"));
581	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT)
582	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_LOAD_EXIT must be set\n"));
583	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT)
584	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_CR8_STORE_EXIT must be set\n"));
585	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW)
586	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_TPR_SHADOW must be set\n"));
587	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT)
588	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MOV_DR_EXIT must be set\n"));
589	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT)
590	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_UNCOND_IO_EXIT must be set\n"));
591	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS)
592	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_IO_BITMAPS must be set\n"));
593	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG)
594	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_TRAP_FLAG must be set\n"));
595	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS)
596	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_USE_MSR_BITMAPS must be set\n"));
597	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT)
598	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_MONITOR_EXIT must be set\n"));
599	if (val & VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT)
600	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_CONTROLS_PAUSE_EXIT must be set\n"));
601	if (val & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
602	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL must be set\n"));
603
604	if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
605	{
606	LogRel(("HWACCM: MSR_IA32_VMX_PROCBASED_CTLS2 = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.u));
607	val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1;
608	if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC)
609	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC\n"));
610	if (val & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
611	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_EPT\n"));
612	if (val & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
613	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_VPID\n"));
614	if (val & VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT)
615	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT\n"));
616
617	val = pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.disallowed0;
618	if (val & VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC)
619	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_VIRT_APIC must be set\n"));
620	if (val & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
621	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_EPT must be set\n"));
622	if (val & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
623	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_VPID must be set\n"));
624	if (val & VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT)
625	LogRel(("HWACCM: VMX_VMCS_CTRL_PROC_EXEC2_WBINVD_EXIT must be set\n"));
626	}
627
628	LogRel(("HWACCM: MSR_IA32_VMX_ENTRY_CTLS = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_entry.u));
629	val = pVM->hwaccm.s.vmx.msr.vmx_entry.n.allowed1;
630	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG)
631	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG\n"));
632	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_IA64_MODE)
633	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_IA64_MODE\n"));
634	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM)
635	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM\n"));
636	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON)
637	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON\n"));
638	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR)
639	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR\n"));
640	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR)
641	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR\n"));
642	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR)
643	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR\n"));
644	val = pVM->hwaccm.s.vmx.msr.vmx_entry.n.disallowed0;
645	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG)
646	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_DEBUG must be set\n"));
647	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_IA64_MODE)
648	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_IA64_MODE must be set\n"));
649	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM)
650	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_ENTRY_SMM must be set\n"));
651	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON)
652	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_DEACTIVATE_DUALMON must be set\n"));
653	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR)
654	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PERF_MSR must be set\n"));
655	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR)
656	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_PAT_MSR must be set\n"));
657	if (val & VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR)
658	LogRel(("HWACCM: VMX_VMCS_CTRL_ENTRY_CONTROLS_LOAD_GUEST_EFER_MSR must be set\n"));
659
660	LogRel(("HWACCM: MSR_IA32_VMX_EXIT_CTLS = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_exit.u));
661	val = pVM->hwaccm.s.vmx.msr.vmx_exit.n.allowed1;
662	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG)
663	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG\n"));
664	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64)
665	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64\n"));
666	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXTERNAL_IRQ)
667	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXTERNAL_IRQ\n"));
668	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR)
669	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR\n"));
670	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR)
671	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR\n"));
672	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR)
673	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR\n"));
674	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR)
675	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR\n"));
676	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER)
677	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER\n"));
678	val = pVM->hwaccm.s.vmx.msr.vmx_exit.n.disallowed0;
679	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG)
680	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_DEBUG must be set\n"));
681	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64)
682	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_HOST_AMD64 must be set\n"));
683	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXTERNAL_IRQ)
684	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_ACK_EXTERNAL_IRQ must be set\n"));
685	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR)
686	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_PAT_MSR must be set\n"));
687	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR)
688	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_PAT_MSR must be set\n"));
689	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR)
690	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_GUEST_EFER_MSR must be set\n"));
691	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR)
692	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_LOAD_HOST_EFER_MSR must be set\n"));
693	if (val & VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER)
694	LogRel(("HWACCM: VMX_VMCS_CTRL_EXIT_CONTROLS_SAVE_VMX_PREEMPT_TIMER must be set\n"));
695
696	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps)
697	{
698	LogRel(("HWACCM: MSR_IA32_VMX_EPT_VPID_CAPS = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_eptcaps));
699
700	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_RWX_X_ONLY)
701	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_RWX_X_ONLY\n"));
702	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_RWX_W_ONLY)
703	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_RWX_W_ONLY\n"));
704	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_RWX_WX_ONLY)
705	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_RWX_WX_ONLY\n"));
706	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_GAW_21_BITS)
707	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_GAW_21_BITS\n"));
708	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_GAW_30_BITS)
709	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_GAW_30_BITS\n"));
710	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_GAW_39_BITS)
711	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_GAW_39_BITS\n"));
712	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_GAW_48_BITS)
713	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_GAW_48_BITS\n"));
714	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_GAW_57_BITS)
715	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_GAW_57_BITS\n"));
716	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_EMT_UC)
717	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_EMT_UC\n"));
718	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_EMT_WC)
719	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_EMT_WC\n"));
720	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_EMT_WT)
721	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_EMT_WT\n"));
722	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_EMT_WP)
723	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_EMT_WP\n"));
724	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_EMT_WB)
725	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_EMT_WB\n"));
726	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_SP_21_BITS)
727	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_SP_21_BITS\n"));
728	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_SP_30_BITS)
729	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_SP_30_BITS\n"));
730	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_SP_39_BITS)
731	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_SP_39_BITS\n"));
732	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_SP_48_BITS)
733	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_SP_48_BITS\n"));
734	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT)
735	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVEPT\n"));
736	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_INDIV)
737	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_INDIV\n"));
738	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_CONTEXT)
739	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_CONTEXT\n"));
740	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_ALL)
741	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVEPT_CAPS_ALL\n"));
742	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID)
743	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVVPID\n"));
744	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_INDIV)
745	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_INDIV\n"));
746	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT)
747	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT\n"));
748	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_ALL)
749	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_ALL\n"));
750	if (pVM->hwaccm.s.vmx.msr.vmx_eptcaps & MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT_GLOBAL)
751	LogRel(("HWACCM: MSR_IA32_VMX_EPT_CAPS_INVVPID_CAPS_CONTEXT_GLOBAL\n"));
752	}
753
754	LogRel(("HWACCM: MSR_IA32_VMX_MISC = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_misc));
755	LogRel(("HWACCM: MSR_IA32_VMX_MISC_ACTIVITY_STATES %x\n", MSR_IA32_VMX_MISC_ACTIVITY_STATES(pVM->hwaccm.s.vmx.msr.vmx_misc)));
756	LogRel(("HWACCM: MSR_IA32_VMX_MISC_CR3_TARGET %x\n", MSR_IA32_VMX_MISC_CR3_TARGET(pVM->hwaccm.s.vmx.msr.vmx_misc)));
757	LogRel(("HWACCM: MSR_IA32_VMX_MISC_MAX_MSR %x\n", MSR_IA32_VMX_MISC_MAX_MSR(pVM->hwaccm.s.vmx.msr.vmx_misc)));
758	LogRel(("HWACCM: MSR_IA32_VMX_MISC_MSEG_ID %x\n", MSR_IA32_VMX_MISC_MSEG_ID(pVM->hwaccm.s.vmx.msr.vmx_misc)));
759
760	LogRel(("HWACCM: MSR_IA32_VMX_CR0_FIXED0 = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed0));
761	LogRel(("HWACCM: MSR_IA32_VMX_CR0_FIXED1 = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed1));
762	LogRel(("HWACCM: MSR_IA32_VMX_CR4_FIXED0 = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed0));
763	LogRel(("HWACCM: MSR_IA32_VMX_CR4_FIXED1 = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed1));
764	LogRel(("HWACCM: MSR_IA32_VMX_VMCS_ENUM = %RX64\n", pVM->hwaccm.s.vmx.msr.vmx_vmcs_enum));
765
766	LogRel(("HWACCM: TPR shadow physaddr = %RHp\n", pVM->hwaccm.s.vmx.pAPICPhys));
767	LogRel(("HWACCM: MSR bitmap physaddr = %RHp\n", pVM->hwaccm.s.vmx.pMSRBitmapPhys));
768
769	for (unsigned i=0;i<pVM->cCPUs;i++)
770	LogRel(("HWACCM: VMCS physaddr VCPU%d = %RHp\n", i, pVM->aCpus[i].hwaccm.s.vmx.pVMCSPhys));
771
772	#ifdef HWACCM_VTX_WITH_EPT
773	if (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_EPT)
774	pVM->hwaccm.s.fNestedPaging = pVM->hwaccm.s.fAllowNestedPaging;
775	#endif /* HWACCM_VTX_WITH_EPT */
776	#ifdef HWACCM_VTX_WITH_VPID
777	if ( (pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC2_VPID)
778	&& !pVM->hwaccm.s.fNestedPaging) /* VPID and EPT are mutually exclusive. */
779	pVM->hwaccm.s.vmx.fVPID = pVM->hwaccm.s.vmx.fAllowVPID;
780	#endif /* HWACCM_VTX_WITH_VPID */
781
782	/* Only try once. */
783	pVM->hwaccm.s.fInitialized = true;
784
785	/* Allocate three pages for the TSS we need for real mode emulation. (2 page for the IO bitmap) */
786	#if 1
787	rc = PDMR3VMMDevHeapAlloc(pVM, HWACCM_VTX_TOTAL_DEVHEAP_MEM, (RTR3PTR *)&pVM->hwaccm.s.vmx.pRealModeTSS);
788	#else
789	rc = VERR_NO_MEMORY; /* simulation of no VMMDev Heap. */
790	#endif
791	if (RT_SUCCESS(rc))
792	{
793	/* The I/O bitmap starts right after the virtual interrupt redirection bitmap. */
794	ASMMemZero32(pVM->hwaccm.s.vmx.pRealModeTSS, sizeof(*pVM->hwaccm.s.vmx.pRealModeTSS));
795	pVM->hwaccm.s.vmx.pRealModeTSS->offIoBitmap = sizeof(*pVM->hwaccm.s.vmx.pRealModeTSS);
796	/* Bit set to 0 means redirection enabled. */
797	memset(pVM->hwaccm.s.vmx.pRealModeTSS->IntRedirBitmap, 0x0, sizeof(pVM->hwaccm.s.vmx.pRealModeTSS->IntRedirBitmap));
798	/* Allow all port IO, so the VT-x IO intercepts do their job. */
799	memset(pVM->hwaccm.s.vmx.pRealModeTSS + 1, 0, PAGE_SIZE*2);
800	((unsigned char )pVM->hwaccm.s.vmx.pRealModeTSS + HWACCM_VTX_TSS_SIZE - 2) = 0xff;
801
802	/* Construct a 1024 element page directory with 4 MB pages for the identity mapped page table used in
803	* real and protected mode without paging with EPT.
804	*/
805	pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable = (PX86PD)((char )pVM->hwaccm.s.vmx.pRealModeTSS + PAGE_SIZE 3);
806	for (unsigned i=0;i<X86_PG_ENTRIES;i++)
807	{
808	pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable->a[i].u = _4M * i;
809	pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable->a[i].u \|= X86_PDE4M_P \| X86_PDE4M_RW \| X86_PDE4M_US \| X86_PDE4M_A \| X86_PDE4M_D \| X86_PDE4M_PS \| X86_PDE4M_G;
810	}
811
812	/* We convert it here every time as pci regions could be reconfigured. */
813	rc = PDMVMMDevHeapR3ToGCPhys(pVM, pVM->hwaccm.s.vmx.pRealModeTSS, &GCPhys);
814	AssertRC(rc);
815	LogRel(("HWACCM: Real Mode TSS guest physaddr = %RGp\n", GCPhys));
816
817	rc = PDMVMMDevHeapR3ToGCPhys(pVM, pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable, &GCPhys);
818	AssertRC(rc);
819	LogRel(("HWACCM: Non-Paging Mode EPT CR3 = %RGp\n", GCPhys));
820	}
821	else
822	{
823	LogRel(("HWACCM: No real mode VT-x support (PDMR3VMMDevHeapAlloc returned %Rrc)\n", rc));
824	pVM->hwaccm.s.vmx.pRealModeTSS = NULL;
825	pVM->hwaccm.s.vmx.pNonPagingModeEPTPageTable = NULL;
826	}
827
828	rc = SUPCallVMMR0Ex(pVM->pVMR0, VMMR0_DO_HWACC_SETUP_VM, 0, NULL);
829	AssertRC(rc);
830	if (rc == VINF_SUCCESS)
831	{
832	pVM->fHWACCMEnabled = true;
833	pVM->hwaccm.s.vmx.fEnabled = true;
834	hwaccmR3DisableRawMode(pVM);
835
836	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
837	#ifdef VBOX_ENABLE_64_BITS_GUESTS
838	if (pVM->hwaccm.s.fAllow64BitGuests)
839	{
840	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
841	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
842	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL); /* 64 bits only on Intel CPUs */
843	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
844	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NXE);
845	}
846	LogRel((pVM->hwaccm.s.fAllow64BitGuests
847	? "HWACCM: 32-bit and 64-bit guest supported.\n"
848	: "HWACCM: 32-bit guest supported.\n"));
849	#else
850	LogRel(("HWACCM: 32-bit guest supported.\n"));
851	#endif
852	LogRel(("HWACCM: VMX enabled!\n"));
853	if (pVM->hwaccm.s.fNestedPaging)
854	{
855	LogRel(("HWACCM: Enabled nested paging\n"));
856	LogRel(("HWACCM: EPT root page = %RHp\n", PGMGetEPTCR3(pVM)));
857	}
858	if (pVM->hwaccm.s.vmx.fVPID)
859	LogRel(("HWACCM: Enabled VPID\n"));
860
861	if ( pVM->hwaccm.s.fNestedPaging
862	\|\| pVM->hwaccm.s.vmx.fVPID)
863	{
864	LogRel(("HWACCM: enmFlushPage %d\n", pVM->hwaccm.s.vmx.enmFlushPage));
865	LogRel(("HWACCM: enmFlushContext %d\n", pVM->hwaccm.s.vmx.enmFlushContext));
866	}
867	}
868	else
869	{
870	LogRel(("HWACCM: VMX setup failed with rc=%Rrc!\n", rc));
871	LogRel(("HWACCM: Last instruction error %x\n", pVM->aCpus[0].hwaccm.s.vmx.lasterror.ulInstrError));
872	pVM->fHWACCMEnabled = false;
873	}
874	}
875	}
876	else
877	if (pVM->hwaccm.s.svm.fSupported)
878	{
879	Log(("pVM->hwaccm.s.svm.fSupported = %d\n", pVM->hwaccm.s.svm.fSupported));
880
881	if (pVM->hwaccm.s.fInitialized == false)
882	{
883	/* Erratum 170 which requires a forced TLB flush for each world switch:
884	* See http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf
885	*
886	* All BH-G1/2 and DH-G1/2 models include a fix:
887	* Athlon X2: 0x6b 1/2
888	* 0x68 1/2
889	* Athlon 64: 0x7f 1
890	* 0x6f 2
891	* Sempron: 0x7f 1/2
892	* 0x6f 2
893	* 0x6c 2
894	* 0x7c 2
895	* Turion 64: 0x68 2
896	*
897	*/
898	uint32_t u32Dummy;
899	uint32_t u32Version, u32Family, u32Model, u32Stepping, u32BaseFamily;
900	ASMCpuId(1, &u32Version, &u32Dummy, &u32Dummy, &u32Dummy);
901	u32BaseFamily= (u32Version >> 8) & 0xf;
902	u32Family = u32BaseFamily + (u32BaseFamily == 0xf ? ((u32Version >> 20) & 0x7f) : 0);
903	u32Model = ((u32Version >> 4) & 0xf);
904	u32Model = u32Model \| ((u32BaseFamily == 0xf ? (u32Version >> 16) & 0x0f : 0) << 4);
905	u32Stepping = u32Version & 0xf;
906	if ( u32Family == 0xf
907	&& !((u32Model == 0x68 \|\| u32Model == 0x6b \|\| u32Model == 0x7f) && u32Stepping >= 1)
908	&& !((u32Model == 0x6f \|\| u32Model == 0x6c \|\| u32Model == 0x7c) && u32Stepping >= 2))
909	{
910	LogRel(("HWACMM: AMD cpu with erratum 170 family %x model %x stepping %x\n", u32Family, u32Model, u32Stepping));
911	}
912
913	LogRel(("HWACMM: cpuid 0x80000001.u32AMDFeatureECX = %RX32\n", pVM->hwaccm.s.cpuid.u32AMDFeatureECX));
914	LogRel(("HWACMM: cpuid 0x80000001.u32AMDFeatureEDX = %RX32\n", pVM->hwaccm.s.cpuid.u32AMDFeatureEDX));
915	LogRel(("HWACCM: SVM revision = %X\n", pVM->hwaccm.s.svm.u32Rev));
916	LogRel(("HWACCM: SVM max ASID = %d\n", pVM->hwaccm.s.uMaxASID));
917	LogRel(("HWACCM: SVM features = %X\n", pVM->hwaccm.s.svm.u32Features));
918
919	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING)
920	LogRel(("HWACCM: AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING\n"));
921	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_LBR_VIRT)
922	LogRel(("HWACCM: AMD_CPUID_SVM_FEATURE_EDX_LBR_VIRT\n"));
923	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_SVM_LOCK)
924	LogRel(("HWACCM: AMD_CPUID_SVM_FEATURE_EDX_SVM_LOCK\n"));
925	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE)
926	LogRel(("HWACCM: AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE\n"));
927	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_SSE_3_5_DISABLE)
928	LogRel(("HWACCM: AMD_CPUID_SVM_FEATURE_EDX_SSE_3_5_DISABLE\n"));
929
930	/* Only try once. */
931	pVM->hwaccm.s.fInitialized = true;
932
933	if (pVM->hwaccm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NESTED_PAGING)
934	pVM->hwaccm.s.fNestedPaging = pVM->hwaccm.s.fAllowNestedPaging;
935
936	rc = SUPCallVMMR0Ex(pVM->pVMR0, VMMR0_DO_HWACC_SETUP_VM, 0, NULL);
937	AssertRC(rc);
938	if (rc == VINF_SUCCESS)
939	{
940	pVM->fHWACCMEnabled = true;
941	pVM->hwaccm.s.svm.fEnabled = true;
942
943	if (pVM->hwaccm.s.fNestedPaging)
944	LogRel(("HWACCM: Enabled nested paging\n"));
945
946	hwaccmR3DisableRawMode(pVM);
947	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SEP);
948	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_SYSCALL);
949	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_RDTSCP);
950	#ifdef VBOX_ENABLE_64_BITS_GUESTS
951	if (pVM->hwaccm.s.fAllow64BitGuests)
952	{
953	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_PAE);
954	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LONG_MODE);
955	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_NXE);
956	CPUMSetGuestCpuIdFeature(pVM, CPUMCPUIDFEATURE_LAHF);
957	}
958	#endif
959	LogRel((pVM->hwaccm.s.fAllow64BitGuests
960	? "HWACCM: 32-bit and 64-bit guest supported.\n"
961	: "HWACCM: 32-bit guest supported.\n"));
962	}
963	else
964	{
965	pVM->fHWACCMEnabled = false;
966	}
967	}
968	}
969	return VINF_SUCCESS;
970	}
971
972	/**
973	* Applies relocations to data and code managed by this
974	* component. This function will be called at init and
975	* whenever the VMM need to relocate it self inside the GC.
976	*
977	* @param pVM The VM.
978	*/
979	VMMR3DECL(void) HWACCMR3Relocate(PVM pVM)
980	{
981	Log(("HWACCMR3Relocate to %RGv\n", MMHyperGetArea(pVM, 0)));
982
983	/* Fetch the current paging mode during the relocate callback during state loading. */
984	if (VMR3GetState(pVM) == VMSTATE_LOADING)
985	{
986	for (unsigned i=0;i<pVM->cCPUs;i++)
987	{
988	PVMCPU pVCpu = &pVM->aCpus[i];
989	/* @todo SMP */
990	pVCpu->hwaccm.s.enmShadowMode = PGMGetShadowMode(pVM);
991	pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode = PGMGetGuestMode(pVM);
992	}
993	}
994	#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
995	if (pVM->fHWACCMEnabled)
996	{
997	int rc;
998
999	switch(PGMGetHostMode(pVM))
1000	{
1001	case PGMMODE_32_BIT:
1002	pVM->hwaccm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_32_TO_AMD64);
1003	break;
1004
1005	case PGMMODE_PAE:
1006	case PGMMODE_PAE_NX:
1007	pVM->hwaccm.s.pfnHost32ToGuest64R0 = VMMR3GetHostToGuestSwitcher(pVM, VMMSWITCHER_PAE_TO_AMD64);
1008	break;
1009
1010	default:
1011	AssertFailed();
1012	break;
1013	}
1014	rc = PDMR3LdrGetSymbolRC(pVM, NULL, "VMXGCStartVM64", &pVM->hwaccm.s.pfnVMXGCStartVM64);
1015	AssertReleaseMsgRC(rc, ("VMXGCStartVM64 -> rc=%Rrc\n", rc));
1016
1017	rc = PDMR3LdrGetSymbolRC(pVM, NULL, "SVMGCVMRun64", &pVM->hwaccm.s.pfnSVMGCVMRun64);
1018	AssertReleaseMsgRC(rc, ("SVMGCVMRun64 -> rc=%Rrc\n", rc));
1019
1020	rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HWACCMSaveGuestFPU64", &pVM->hwaccm.s.pfnSaveGuestFPU64);
1021	AssertReleaseMsgRC(rc, ("HWACCMSetupFPU64 -> rc=%Rrc\n", rc));
1022
1023	rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HWACCMSaveGuestDebug64", &pVM->hwaccm.s.pfnSaveGuestDebug64);
1024	AssertReleaseMsgRC(rc, ("HWACCMSetupDebug64 -> rc=%Rrc\n", rc));
1025
1026	# ifdef DEBUG
1027	rc = PDMR3LdrGetSymbolRC(pVM, NULL, "HWACCMTestSwitcher64", &pVM->hwaccm.s.pfnTest64);
1028	AssertReleaseMsgRC(rc, ("HWACCMTestSwitcher64 -> rc=%Rrc\n", rc));
1029	# endif
1030	}
1031	#endif
1032	return;
1033	}
1034
1035	/**
1036	* Checks hardware accelerated raw mode is allowed.
1037	*
1038	* @returns boolean
1039	* @param pVM The VM to operate on.
1040	*/
1041	VMMR3DECL(bool) HWACCMR3IsAllowed(PVM pVM)
1042	{
1043	return pVM->hwaccm.s.fAllowed;
1044	}
1045
1046	/**
1047	* Notification callback which is called whenever there is a chance that a CR3
1048	* value might have changed.
1049	*
1050	* This is called by PGM.
1051	*
1052	* @param pVM The VM to operate on.
1053	* @param enmShadowMode New shadow paging mode.
1054	* @param enmGuestMode New guest paging mode.
1055	*/
1056	VMMR3DECL(void) HWACCMR3PagingModeChanged(PVM pVM, PGMMODE enmShadowMode, PGMMODE enmGuestMode)
1057	{
1058	/* Ignore page mode changes during state loading. */
1059	if (VMR3GetState(pVM) == VMSTATE_LOADING)
1060	return;
1061
1062	PVMCPU pVCpu = VMMGetCpu(pVM);
1063	pVCpu->hwaccm.s.enmShadowMode = enmShadowMode;
1064
1065	if ( pVM->hwaccm.s.vmx.fEnabled
1066	&& pVM->fHWACCMEnabled)
1067	{
1068	if ( pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode == PGMMODE_REAL
1069	&& enmGuestMode >= PGMMODE_PROTECTED)
1070	{
1071	PCPUMCTX pCtx;
1072
1073	pCtx = CPUMQueryGuestCtxPtr(pVM);
1074
1075	/* After a real mode switch to protected mode we must force
1076	* CPL to 0. Our real mode emulation had to set it to 3.
1077	*/
1078	pCtx->ssHid.Attr.n.u2Dpl = 0;
1079	}
1080	}
1081
1082	if (pVCpu->hwaccm.s.vmx.enmCurrGuestMode != enmGuestMode)
1083	{
1084	/* Keep track of paging mode changes. */
1085	pVCpu->hwaccm.s.vmx.enmPrevGuestMode = pVCpu->hwaccm.s.vmx.enmCurrGuestMode;
1086	pVCpu->hwaccm.s.vmx.enmCurrGuestMode = enmGuestMode;
1087
1088	/* Did we miss a change, because all code was executed in the recompiler? */
1089	if (pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode == enmGuestMode)
1090	{
1091	Log(("HWACCMR3PagingModeChanged missed %s->%s transition (last seen %s)\n", PGMGetModeName(pVCpu->hwaccm.s.vmx.enmPrevGuestMode), PGMGetModeName(pVCpu->hwaccm.s.vmx.enmCurrGuestMode), PGMGetModeName(pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode)));
1092	pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode = pVCpu->hwaccm.s.vmx.enmPrevGuestMode;
1093	}
1094	}
1095
1096	/* Reset the contents of the read cache. */
1097	PVMCSCACHE pCache = &pVCpu->hwaccm.s.vmx.VMCSCache;
1098	for (unsigned j=0;j<pCache->Read.cValidEntries;j++)
1099	pCache->Read.aFieldVal[j] = 0;
1100	}
1101
1102	/**
1103	* Terminates the HWACCM.
1104	*
1105	* Termination means cleaning up and freeing all resources,
1106	* the VM it self is at this point powered off or suspended.
1107	*
1108	* @returns VBox status code.
1109	* @param pVM The VM to operate on.
1110	*/
1111	VMMR3DECL(int) HWACCMR3Term(PVM pVM)
1112	{
1113	if (pVM->hwaccm.s.vmx.pRealModeTSS)
1114	{
1115	PDMR3VMMDevHeapFree(pVM, pVM->hwaccm.s.vmx.pRealModeTSS);
1116	pVM->hwaccm.s.vmx.pRealModeTSS = 0;
1117	}
1118	return 0;
1119	}
1120
1121	/**
1122	* Terminates the per-VCPU HWACCM.
1123	*
1124	* Termination means cleaning up and freeing all resources,
1125	* the VM it self is at this point powered off or suspended.
1126	*
1127	* @returns VBox status code.
1128	* @param pVM The VM to operate on.
1129	*/
1130	VMMR3DECL(int) HWACCMR3TermCPU(PVM pVM)
1131	{
1132	for (unsigned i=0;i<pVM->cCPUs;i++)
1133	{
1134	PVMCPU pVCpu = &pVM->aCpus[i];
1135
1136	if (pVCpu->hwaccm.s.paStatExitReason)
1137	{
1138	MMHyperFree(pVM, pVCpu->hwaccm.s.paStatExitReason);
1139	pVCpu->hwaccm.s.paStatExitReason = NULL;
1140	pVCpu->hwaccm.s.paStatExitReasonR0 = NIL_RTR0PTR;
1141	}
1142	}
1143	return 0;
1144	}
1145
1146	/**
1147	* The VM is being reset.
1148	*
1149	* For the HWACCM component this means that any GDT/LDT/TSS monitors
1150	* needs to be removed.
1151	*
1152	* @param pVM VM handle.
1153	*/
1154	VMMR3DECL(void) HWACCMR3Reset(PVM pVM)
1155	{
1156	LogFlow(("HWACCMR3Reset:\n"));
1157
1158	if (pVM->fHWACCMEnabled)
1159	hwaccmR3DisableRawMode(pVM);
1160
1161	for (unsigned i=0;i<pVM->cCPUs;i++)
1162	{
1163	PVMCPU pVCpu = &pVM->aCpus[i];
1164
1165	/* On first entry we'll sync everything. */
1166	pVCpu->hwaccm.s.fContextUseFlags = HWACCM_CHANGED_ALL;
1167
1168	pVCpu->hwaccm.s.vmx.cr0_mask = 0;
1169	pVCpu->hwaccm.s.vmx.cr4_mask = 0;
1170
1171	pVCpu->hwaccm.s.Event.fPending = false;
1172
1173	/* Reset state information for real-mode emulation in VT-x. */
1174	pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode = PGMMODE_REAL;
1175	pVCpu->hwaccm.s.vmx.enmPrevGuestMode = PGMMODE_REAL;
1176	pVCpu->hwaccm.s.vmx.enmCurrGuestMode = PGMMODE_REAL;
1177
1178	/* Reset the contents of the read cache. */
1179	PVMCSCACHE pCache = &pVCpu->hwaccm.s.vmx.VMCSCache;
1180	for (unsigned j=0;j<pCache->Read.cValidEntries;j++)
1181	pCache->Read.aFieldVal[j] = 0;
1182
1183	/* Magic marker for searching in crash dumps. */
1184	strcpy((char *)pCache->aMagic, "VMCSCACHE Magic");
1185
1186	}
1187	}
1188
1189	/**
1190	* Checks if we can currently use hardware accelerated raw mode.
1191	*
1192	* @returns boolean
1193	* @param pVM The VM to operate on.
1194	* @param pCtx Partial VM execution context
1195	*/
1196	VMMR3DECL(bool) HWACCMR3CanExecuteGuest(PVM pVM, PCPUMCTX pCtx)
1197	{
1198	Assert(pVM->fHWACCMEnabled);
1199
1200	/* AMD SVM supports real & protected mode with or without paging. */
1201	if (pVM->hwaccm.s.svm.fEnabled)
1202	{
1203	pVM->hwaccm.s.fActive = true;
1204	return true;
1205	}
1206
1207	pVM->hwaccm.s.fActive = false;
1208
1209	/* Note! The context supplied by REM is partial. If we add more checks here, be sure to verify that REM provides this info! */
1210	#ifdef HWACCM_VMX_EMULATE_REALMODE
1211	if (pVM->hwaccm.s.vmx.pRealModeTSS)
1212	{
1213	if (CPUMIsGuestInRealModeEx(pCtx))
1214	{
1215	/* VT-x will not allow high selector bases in v86 mode; fall back to the recompiler in that case.
1216	* The base must also be equal to (sel << 4).
1217	*/
1218	if ( ( pCtx->cs != (pCtx->csHid.u64Base >> 4)
1219	&& pCtx->csHid.u64Base != 0xffff0000 /* we can deal with the BIOS code as it's also mapped into the lower region. */)
1220	\|\| pCtx->ds != (pCtx->dsHid.u64Base >> 4)
1221	\|\| pCtx->es != (pCtx->esHid.u64Base >> 4)
1222	\|\| pCtx->fs != (pCtx->fsHid.u64Base >> 4)
1223	\|\| pCtx->gs != (pCtx->gsHid.u64Base >> 4)
1224	\|\| pCtx->ss != (pCtx->ssHid.u64Base >> 4))
1225	{
1226	return false;
1227	}
1228	}
1229	else
1230	{
1231	PGMMODE enmGuestMode = PGMGetGuestMode(pVM);
1232	/* Verify the requirements for executing code in protected mode. VT-x can't handle the CPU state right after a switch
1233	* from real to protected mode. (all sorts of RPL & DPL assumptions)
1234	*/
1235	PVMCPU pVCpu = VMMGetCpu(pVM);
1236
1237	if ( pVCpu->hwaccm.s.vmx.enmLastSeenGuestMode == PGMMODE_REAL
1238	&& enmGuestMode >= PGMMODE_PROTECTED)
1239	{
1240	if ( (pCtx->cs & X86_SEL_RPL)
1241	\|\| (pCtx->ds & X86_SEL_RPL)
1242	\|\| (pCtx->es & X86_SEL_RPL)
1243	\|\| (pCtx->fs & X86_SEL_RPL)
1244	\|\| (pCtx->gs & X86_SEL_RPL)
1245	\|\| (pCtx->ss & X86_SEL_RPL))
1246	{
1247	return false;
1248	}
1249	}
1250	}
1251	}
1252	else
1253	#endif /* HWACCM_VMX_EMULATE_REALMODE */
1254	{
1255	if (!CPUMIsGuestInLongModeEx(pCtx))
1256	{
1257	/** @todo This should (probably) be set on every excursion to the REM,
1258	* however it's too risky right now. So, only apply it when we go
1259	* back to REM for real mode execution. (The XP hack below doesn't
1260	* work reliably without this.)
1261	* Update: Implemented in EM.cpp, see #ifdef EM_NOTIFY_HWACCM. */
1262	pVM->aCpus[0].hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_ALL_GUEST;
1263
1264	/* Too early for VT-x; Solaris guests will fail with a guru meditation otherwise; same for XP. */
1265	if (pCtx->idtr.pIdt == 0 \|\| pCtx->idtr.cbIdt == 0 \|\| pCtx->tr == 0)
1266	return false;
1267
1268	/* The guest is about to complete the switch to protected mode. Wait a bit longer. */
1269	/* Windows XP; switch to protected mode; all selectors are marked not present in the
1270	* hidden registers (possible recompiler bug; see load_seg_vm) */
1271	if (pCtx->csHid.Attr.n.u1Present == 0)
1272	return false;
1273	if (pCtx->ssHid.Attr.n.u1Present == 0)
1274	return false;
1275
1276	/* Windows XP: possible same as above, but new recompiler requires new heuristics?
1277	VT-x doesn't seem to like something about the guest state and this stuff avoids it. */
1278	/** @todo This check is actually wrong, it doesn't take the direction of the
1279	* stack segment into account. But, it does the job for now. */
1280	if (pCtx->rsp >= pCtx->ssHid.u32Limit)
1281	return false;
1282	#if 0
1283	if ( pCtx->cs >= pCtx->gdtr.cbGdt
1284	\|\| pCtx->ss >= pCtx->gdtr.cbGdt
1285	\|\| pCtx->ds >= pCtx->gdtr.cbGdt
1286	\|\| pCtx->es >= pCtx->gdtr.cbGdt
1287	\|\| pCtx->fs >= pCtx->gdtr.cbGdt
1288	\|\| pCtx->gs >= pCtx->gdtr.cbGdt)
1289	return false;
1290	#endif
1291	}
1292	}
1293
1294	if (pVM->hwaccm.s.vmx.fEnabled)
1295	{
1296	uint32_t mask;
1297
1298	/* if bit N is set in cr0_fixed0, then it must be set in the guest's cr0. */
1299	mask = (uint32_t)pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed0;
1300	/* Note: We ignore the NE bit here on purpose; see vmmr0\hwaccmr0.cpp for details. */
1301	mask &= ~X86_CR0_NE;
1302
1303	#ifdef HWACCM_VMX_EMULATE_REALMODE
1304	if (pVM->hwaccm.s.vmx.pRealModeTSS)
1305	{
1306	/* Note: We ignore the PE & PG bits here on purpose; we emulate real and protected mode without paging. */
1307	mask &= ~(X86_CR0_PG\|X86_CR0_PE);
1308	}
1309	else
1310	#endif
1311	{
1312	/* We support protected mode without paging using identity mapping. */
1313	mask &= ~X86_CR0_PG;
1314	}
1315	if ((pCtx->cr0 & mask) != mask)
1316	return false;
1317
1318	/* if bit N is cleared in cr0_fixed1, then it must be zero in the guest's cr0. */
1319	mask = (uint32_t)~pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed1;
1320	if ((pCtx->cr0 & mask) != 0)
1321	return false;
1322
1323	/* if bit N is set in cr4_fixed0, then it must be set in the guest's cr4. */
1324	mask = (uint32_t)pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed0;
1325	mask &= ~X86_CR4_VMXE;
1326	if ((pCtx->cr4 & mask) != mask)
1327	return false;
1328
1329	/* if bit N is cleared in cr4_fixed1, then it must be zero in the guest's cr4. */
1330	mask = (uint32_t)~pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed1;
1331	if ((pCtx->cr4 & mask) != 0)
1332	return false;
1333
1334	pVM->hwaccm.s.fActive = true;
1335	return true;
1336	}
1337
1338	return false;
1339	}
1340
1341	/**
1342	* Notifcation from EM about a rescheduling into hardware assisted execution
1343	* mode.
1344	*
1345	* @param pVCpu Pointer to the current virtual cpu structure.
1346	*/
1347	VMMR3DECL(void) HWACCMR3NotifyScheduled(PVMCPU pVCpu)
1348	{
1349	pVCpu->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_ALL_GUEST;
1350	}
1351
1352	/**
1353	* Notifcation from EM about returning from instruction emulation (REM / EM).
1354	*
1355	* @param pVCpu Pointer to the current virtual cpu structure.
1356	*/
1357	VMMR3DECL(void) HWACCMR3NotifyEmulated(PVMCPU pVCpu)
1358	{
1359	pVCpu->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_ALL_GUEST;
1360	}
1361
1362	/**
1363	* Checks if we are currently using hardware accelerated raw mode.
1364	*
1365	* @returns boolean
1366	* @param pVM The VM to operate on.
1367	*/
1368	VMMR3DECL(bool) HWACCMR3IsActive(PVM pVM)
1369	{
1370	return pVM->hwaccm.s.fActive;
1371	}
1372
1373	/**
1374	* Checks if we are currently using nested paging.
1375	*
1376	* @returns boolean
1377	* @param pVM The VM to operate on.
1378	*/
1379	VMMR3DECL(bool) HWACCMR3IsNestedPagingActive(PVM pVM)
1380	{
1381	return pVM->hwaccm.s.fNestedPaging;
1382	}
1383
1384	/**
1385	* Checks if we are currently using VPID in VT-x mode.
1386	*
1387	* @returns boolean
1388	* @param pVM The VM to operate on.
1389	*/
1390	VMMR3DECL(bool) HWACCMR3IsVPIDActive(PVM pVM)
1391	{
1392	return pVM->hwaccm.s.vmx.fVPID;
1393	}
1394
1395
1396	/**
1397	* Checks if internal events are pending. In that case we are not allowed to dispatch interrupts.
1398	*
1399	* @returns boolean
1400	* @param pVM The VM to operate on.
1401	*/
1402	VMMR3DECL(bool) HWACCMR3IsEventPending(PVM pVM)
1403	{
1404	/* @todo SMP */
1405	return HWACCMIsEnabled(pVM) && pVM->aCpus[0].hwaccm.s.Event.fPending;
1406	}
1407
1408
1409	/**
1410	* Inject an NMI into a running VM
1411	*
1412	* @returns boolean
1413	* @param pVM The VM to operate on.
1414	*/
1415	VMMR3DECL(int) HWACCMR3InjectNMI(PVM pVM)
1416	{
1417	pVM->hwaccm.s.fInjectNMI = true;
1418	return VINF_SUCCESS;
1419	}
1420
1421	/**
1422	* Check fatal VT-x/AMD-V error and produce some meaningful
1423	* log release message.
1424	*
1425	* @param pVM The VM to operate on.
1426	* @param iStatusCode VBox status code
1427	*/
1428	VMMR3DECL(void) HWACCMR3CheckError(PVM pVM, int iStatusCode)
1429	{
1430	for (unsigned i=0;i<pVM->cCPUs;i++)
1431	{
1432	switch(iStatusCode)
1433	{
1434	case VERR_VMX_INVALID_VMCS_FIELD:
1435	break;
1436
1437	case VERR_VMX_INVALID_VMCS_PTR:
1438	LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current pointer %RGp vs %RGp\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.u64VMCSPhys, pVM->aCpus[i].hwaccm.s.vmx.pVMCSPhys));
1439	LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current VMCS version %x\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulVMCSRevision));
1440	LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Entered Cpu %d\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.idEnteredCpu));
1441	LogRel(("VERR_VMX_INVALID_VMCS_PTR: CPU%d Current Cpu %d\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.idCurrentCpu));
1442	break;
1443
1444	case VERR_VMX_UNABLE_TO_START_VM:
1445	LogRel(("VERR_VMX_UNABLE_TO_START_VM: CPU%d instruction error %x\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulInstrError));
1446	LogRel(("VERR_VMX_UNABLE_TO_START_VM: CPU%d exit reason %x\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulExitReason));
1447	#if 0 /* @todo dump the current control fields to the release log */
1448	if (pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulInstrError == VMX_ERROR_VMENTRY_INVALID_CONTROL_FIELDS)
1449	{
1450
1451	}
1452	#endif
1453	break;
1454
1455	case VERR_VMX_UNABLE_TO_RESUME_VM:
1456	LogRel(("VERR_VMX_UNABLE_TO_RESUME_VM: CPU%d instruction error %x\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulInstrError));
1457	LogRel(("VERR_VMX_UNABLE_TO_RESUME_VM: CPU%d exit reason %x\n", i, pVM->aCpus[i].hwaccm.s.vmx.lasterror.ulExitReason));
1458	break;
1459
1460	case VERR_VMX_INVALID_VMXON_PTR:
1461	break;
1462	}
1463	}
1464	}
1465
1466	/**
1467	* Execute state save operation.
1468	*
1469	* @returns VBox status code.
1470	* @param pVM VM Handle.
1471	* @param pSSM SSM operation handle.
1472	*/
1473	static DECLCALLBACK(int) hwaccmR3Save(PVM pVM, PSSMHANDLE pSSM)
1474	{
1475	int rc;
1476
1477	Log(("hwaccmR3Save:\n"));
1478
1479	for (unsigned i=0;i<pVM->cCPUs;i++)
1480	{
1481	/*
1482	* Save the basic bits - fortunately all the other things can be resynced on load.
1483	*/
1484	rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hwaccm.s.Event.fPending);
1485	AssertRCReturn(rc, rc);
1486	rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hwaccm.s.Event.errCode);
1487	AssertRCReturn(rc, rc);
1488	rc = SSMR3PutU64(pSSM, pVM->aCpus[i].hwaccm.s.Event.intInfo);
1489	AssertRCReturn(rc, rc);
1490
1491	rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hwaccm.s.vmx.enmLastSeenGuestMode);
1492	AssertRCReturn(rc, rc);
1493	rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hwaccm.s.vmx.enmCurrGuestMode);
1494	AssertRCReturn(rc, rc);
1495	rc = SSMR3PutU32(pSSM, pVM->aCpus[i].hwaccm.s.vmx.enmPrevGuestMode);
1496	AssertRCReturn(rc, rc);
1497	}
1498
1499	return VINF_SUCCESS;
1500	}
1501
1502	/**
1503	* Execute state load operation.
1504	*
1505	* @returns VBox status code.
1506	* @param pVM VM Handle.
1507	* @param pSSM SSM operation handle.
1508	* @param u32Version Data layout version.
1509	*/
1510	static DECLCALLBACK(int) hwaccmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
1511	{
1512	int rc;
1513
1514	Log(("hwaccmR3Load:\n"));
1515
1516	/*
1517	* Validate version.
1518	*/
1519	if ( u32Version != HWACCM_SSM_VERSION
1520	&& u32Version != HWACCM_SSM_VERSION_2_0_X)
1521	{
1522	AssertMsgFailed(("hwaccmR3Load: Invalid version u32Version=%d!\n", u32Version));
1523	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
1524	}
1525	for (unsigned i=0;i<pVM->cCPUs;i++)
1526	{
1527	rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hwaccm.s.Event.fPending);
1528	AssertRCReturn(rc, rc);
1529	rc = SSMR3GetU32(pSSM, &pVM->aCpus[i].hwaccm.s.Event.errCode);
1530	AssertRCReturn(rc, rc);
1531	rc = SSMR3GetU64(pSSM, &pVM->aCpus[i].hwaccm.s.Event.intInfo);
1532	AssertRCReturn(rc, rc);
1533
1534	if (u32Version >= HWACCM_SSM_VERSION)
1535	{
1536	uint32_t val;
1537
1538	rc = SSMR3GetU32(pSSM, &val);
1539	AssertRCReturn(rc, rc);
1540	pVM->aCpus[i].hwaccm.s.vmx.enmLastSeenGuestMode = (PGMMODE)val;
1541
1542	rc = SSMR3GetU32(pSSM, &val);
1543	AssertRCReturn(rc, rc);
1544	pVM->aCpus[i].hwaccm.s.vmx.enmCurrGuestMode = (PGMMODE)val;
1545
1546	rc = SSMR3GetU32(pSSM, &val);
1547	AssertRCReturn(rc, rc);
1548	pVM->aCpus[i].hwaccm.s.vmx.enmPrevGuestMode = (PGMMODE)val;
1549	}
1550	}
1551	return VINF_SUCCESS;
1552	}
1553

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/HWACCM.cpp@ 15653

Download in other formats: