HWACCMInternal.h@ 10700

Last change on this file since 10700 was 10691, checked in by vboxsync, 16 years ago
Enable nested paging by default.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 15.9 KB

Line
1	/* $Id: HWACCMInternal.h 10691 2008-07-16 11:06:20Z vboxsync $ */
2	/** @file
3	* HWACCM - Internal header file.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	#ifndef ___HWACCMInternal_h
23	#define ___HWACCMInternal_h
24
25	#include <VBox/cdefs.h>
26	#include <VBox/types.h>
27	#include <VBox/em.h>
28	#include <VBox/stam.h>
29	#include <VBox/dis.h>
30	#include <VBox/hwaccm.h>
31	#include <VBox/pgm.h>
32	#include <iprt/memobj.h>
33	#include <iprt/cpuset.h>
34	#include <iprt/mp.h>
35
36	#if HC_ARCH_BITS == 64
37	/* Enable 64 bits guest support. */
38	# define VBOX_ENABLE_64_BITS_GUESTS
39	#endif
40
41	__BEGIN_DECLS
42
43
44	/** @defgroup grp_hwaccm_int Internal
45	* @ingroup grp_hwaccm
46	* @internal
47	* @{
48	*/
49
50
51	/**
52	* Converts a HWACCM pointer into a VM pointer.
53	* @returns Pointer to the VM structure the EM is part of.
54	* @param pHWACCM Pointer to HWACCM instance data.
55	*/
56	#define HWACCM2VM(pHWACCM) ( (PVM)((char*)pHWACCM - pHWACCM->offVM) )
57
58	/** Maximum number of exit reason statistics counters. */
59	#define MAX_EXITREASON_STAT 0x100
60	#define MASK_EXITREASON_STAT 0xff
61
62	/** @name Changed flags
63	* These flags are used to keep track of which important registers that
64	* have been changed since last they were reset.
65	* @{
66	*/
67	#define HWACCM_CHANGED_GUEST_FPU RT_BIT(0)
68	#define HWACCM_CHANGED_GUEST_CR0 RT_BIT(1)
69	#define HWACCM_CHANGED_GUEST_CR3 RT_BIT(2)
70	#define HWACCM_CHANGED_GUEST_CR4 RT_BIT(3)
71	#define HWACCM_CHANGED_GUEST_GDTR RT_BIT(4)
72	#define HWACCM_CHANGED_GUEST_IDTR RT_BIT(5)
73	#define HWACCM_CHANGED_GUEST_LDTR RT_BIT(6)
74	#define HWACCM_CHANGED_GUEST_TR RT_BIT(7)
75	#define HWACCM_CHANGED_GUEST_SYSENTER_MSR RT_BIT(8)
76	#define HWACCM_CHANGED_GUEST_SEGMENT_REGS RT_BIT(9)
77	#define HWACCM_CHANGED_GUEST_DEBUG RT_BIT(10)
78	#define HWACCM_CHANGED_HOST_CONTEXT RT_BIT(11)
79
80	#define HWACCM_CHANGED_ALL ( HWACCM_CHANGED_GUEST_SEGMENT_REGS \
81	\| HWACCM_CHANGED_GUEST_CR0 \
82	\| HWACCM_CHANGED_GUEST_CR3 \
83	\| HWACCM_CHANGED_GUEST_CR4 \
84	\| HWACCM_CHANGED_GUEST_GDTR \
85	\| HWACCM_CHANGED_GUEST_IDTR \
86	\| HWACCM_CHANGED_GUEST_LDTR \
87	\| HWACCM_CHANGED_GUEST_TR \
88	\| HWACCM_CHANGED_GUEST_SYSENTER_MSR \
89	\| HWACCM_CHANGED_GUEST_FPU \
90	\| HWACCM_CHANGED_GUEST_DEBUG \
91	\| HWACCM_CHANGED_HOST_CONTEXT)
92
93	#define HWACCM_CHANGED_ALL_GUEST ( HWACCM_CHANGED_GUEST_SEGMENT_REGS \
94	\| HWACCM_CHANGED_GUEST_CR0 \
95	\| HWACCM_CHANGED_GUEST_CR3 \
96	\| HWACCM_CHANGED_GUEST_CR4 \
97	\| HWACCM_CHANGED_GUEST_GDTR \
98	\| HWACCM_CHANGED_GUEST_IDTR \
99	\| HWACCM_CHANGED_GUEST_LDTR \
100	\| HWACCM_CHANGED_GUEST_TR \
101	\| HWACCM_CHANGED_GUEST_SYSENTER_MSR \
102	\| HWACCM_CHANGED_GUEST_DEBUG \
103	\| HWACCM_CHANGED_GUEST_FPU)
104
105	/** @} */
106
107	/** @name Intercepted traps
108	* Traps that need to be intercepted so we can correctly dispatch them to the guest if required.
109	* Currently #NM and #PF only
110	*/
111	#ifdef VBOX_STRICT
112	#define HWACCM_VMX_TRAP_MASK RT_BIT(X86_XCPT_DE) \| RT_BIT(X86_XCPT_NM) \| RT_BIT(X86_XCPT_PF) \| RT_BIT(X86_XCPT_UD) \| RT_BIT(X86_XCPT_NP) \| RT_BIT(X86_XCPT_SS) \| RT_BIT(X86_XCPT_GP) \| RT_BIT(X86_XCPT_MF)
113	#define HWACCM_SVM_TRAP_MASK HWACCM_VMX_TRAP_MASK
114	#else
115	#define HWACCM_VMX_TRAP_MASK RT_BIT(X86_XCPT_NM) \| RT_BIT(X86_XCPT_PF)
116	#define HWACCM_SVM_TRAP_MASK HWACCM_VMX_TRAP_MASK
117	#endif
118	/** @} */
119
120
121	/** Maxium resume loops allowed in ring 0 (safety precaution) */
122	#define HWACCM_MAX_RESUME_LOOPS 1024
123
124	/** HWACCM SSM version
125	*/
126	#define HWACCM_SSM_VERSION 3
127
128	/* Per-cpu information. */
129	typedef struct
130	{
131	RTCPUID idCpu;
132
133	RTR0MEMOBJ pMemObj;
134	/* Current ASID (AMD-V only) */
135	uint32_t uCurrentASID;
136	/* TLB flush count */
137	uint32_t cTLBFlushes;
138
139	/* Set the first time a cpu is used to make sure we start with a clean TLB. */
140	bool fFlushTLB;
141
142	bool fConfigured;
143	} HWACCM_CPUINFO;
144	typedef HWACCM_CPUINFO *PHWACCM_CPUINFO;
145
146	/* VT-x capability qword. */
147	typedef union
148	{
149	struct
150	{
151	uint32_t disallowed0;
152	uint32_t allowed1;
153	} n;
154	uint64_t u;
155	} VMX_CAPABILITY;
156
157	/**
158	* HWACCM VM Instance data.
159	* Changes to this must checked against the padding of the cfgm union in VM!
160	*/
161	typedef struct HWACCM
162	{
163	/** Offset to the VM structure.
164	* See HWACCM2VM(). */
165	RTUINT offVM;
166
167	/** Set when we've initialized VMX or SVM. */
168	bool fInitialized;
169	/** Set when we're using VMX/SVN at that moment. */
170	bool fActive;
171
172	/** Set when hardware acceleration is allowed. */
173	bool fAllowed;
174
175	/** Set if nested paging is enabled. */
176	bool fNestedPaging;
177
178	/** Set if nested paging is allowed. */
179	bool fAllowNestedPaging;
180
181	/** HWACCM_CHANGED_* flags. */
182	uint32_t fContextUseFlags;
183
184	/** Old style FPU reporting trap mask override performed (optimization) */
185	uint32_t fFPUOldStyleOverride;
186
187	/** And mask for copying register contents. */
188	uint64_t u64RegisterMask;
189	struct
190	{
191	/** Set by the ring-0 driver to indicate VMX is supported by the CPU. */
192	bool fSupported;
193
194	/** Set when we've enabled VMX. */
195	bool fEnabled;
196
197	/** Set if we can use VMXResume to execute guest code. */
198	bool fResumeVM;
199
200	/** R0 memory object for the VM control structure (VMCS). */
201	RTR0MEMOBJ pMemObjVMCS;
202	/** Physical address of the VM control structure (VMCS). */
203	RTHCPHYS pVMCSPhys;
204	/** Virtual address of the VM control structure (VMCS). */
205	R0PTRTYPE(void *) pVMCS;
206
207	/** R0 memory object for the TSS page used for real mode emulation. */
208	RTR0MEMOBJ pMemObjRealModeTSS;
209	/** Physical address of the TSS page used for real mode emulation. */
210	RTHCPHYS pRealModeTSSPhys;
211	/** Virtual address of the TSS page used for real mode emulation. */
212	R0PTRTYPE(PVBOXTSS) pRealModeTSS;
213
214	/** R0 memory object for the virtual APIC mmio cache. */
215	RTR0MEMOBJ pMemObjAPIC;
216	/** Physical address of the virtual APIC mmio cache. */
217	RTHCPHYS pAPICPhys;
218	/** Virtual address of the virtual APIC mmio cache. */
219	R0PTRTYPE(uint8_t *) pAPIC;
220
221	/** Ring 0 handlers for VT-x. */
222	DECLR0CALLBACKMEMBER(int, pfnStartVM,(RTHCUINT fResume, PCPUMCTX pCtx));
223
224	/** Host CR4 value (set by ring-0 VMX init) */
225	uint64_t hostCR4;
226
227	/** Current VMX_VMCS_CTRL_PROC_EXEC_CONTROLS. */
228	uint64_t proc_ctls;
229
230	/** Current CR0 mask. */
231	uint64_t cr0_mask;
232	/** Current CR4 mask. */
233	uint64_t cr4_mask;
234
235	/** VMX MSR values */
236	struct
237	{
238	uint64_t feature_ctrl;
239	uint64_t vmx_basic_info;
240	VMX_CAPABILITY vmx_pin_ctls;
241	VMX_CAPABILITY vmx_proc_ctls;
242	VMX_CAPABILITY vmx_exit;
243	VMX_CAPABILITY vmx_entry;
244	uint64_t vmx_misc;
245	uint64_t vmx_cr0_fixed0;
246	uint64_t vmx_cr0_fixed1;
247	uint64_t vmx_cr4_fixed0;
248	uint64_t vmx_cr4_fixed1;
249	uint64_t vmx_vmcs_enum;
250	} msr;
251
252	/* Last instruction error */
253	uint32_t ulLastInstrError;
254	} vmx;
255
256	struct
257	{
258	/** Set by the ring-0 driver to indicate SVM is supported by the CPU. */
259	bool fSupported;
260	/** Set when we've enabled SVM. */
261	bool fEnabled;
262	/** Set if we don't have to flush the TLB on VM entry. */
263	bool fResumeVM;
264	/** Set if erratum 170 affects the AMD cpu. */
265	bool fAlwaysFlushTLB;
266	/** Set if we need to flush the TLB during the world switch. */
267	bool fForceTLBFlush;
268
269	/* Id of the last cpu we were executing code on (NIL_RTCPUID for the first time) */
270	RTCPUID idLastCpu;
271
272	/* TLB flush count */
273	uint32_t cTLBFlushes;
274
275	/** R0 memory object for the VM control block (VMCB). */
276	RTR0MEMOBJ pMemObjVMCB;
277	/** Physical address of the VM control block (VMCB). */
278	RTHCPHYS pVMCBPhys;
279	/** Virtual address of the VM control block (VMCB). */
280	R0PTRTYPE(void *) pVMCB;
281
282	/** R0 memory object for the host VM control block (VMCB). */
283	RTR0MEMOBJ pMemObjVMCBHost;
284	/** Physical address of the host VM control block (VMCB). */
285	RTHCPHYS pVMCBHostPhys;
286	/** Virtual address of the host VM control block (VMCB). */
287	R0PTRTYPE(void *) pVMCBHost;
288
289	/** R0 memory object for the IO bitmap (12kb). */
290	RTR0MEMOBJ pMemObjIOBitmap;
291	/** Physical address of the IO bitmap (12kb). */
292	RTHCPHYS pIOBitmapPhys;
293	/** Virtual address of the IO bitmap. */
294	R0PTRTYPE(void *) pIOBitmap;
295
296	/** R0 memory object for the MSR bitmap (8kb). */
297	RTR0MEMOBJ pMemObjMSRBitmap;
298	/** Physical address of the MSR bitmap (8kb). */
299	RTHCPHYS pMSRBitmapPhys;
300	/** Virtual address of the MSR bitmap. */
301	R0PTRTYPE(void *) pMSRBitmap;
302
303	/** Ring 0 handlers for VT-x. */
304	DECLR0CALLBACKMEMBER(int, pfnVMRun,(RTHCPHYS pVMCBHostPhys, RTHCPHYS pVMCBPhys, PCPUMCTX pCtx));
305
306	/** SVM revision. */
307	uint32_t u32Rev;
308
309	/** Maximum ASID allowed. */
310	uint32_t u32MaxASID;
311
312	/** SVM feature bits from cpuid 0x8000000a */
313	uint32_t u32Features;
314	} svm;
315
316	struct
317	{
318	uint32_t u32AMDFeatureECX;
319	uint32_t u32AMDFeatureEDX;
320	} cpuid;
321
322	/* Event injection state. */
323	struct
324	{
325	uint32_t fPending;
326	uint32_t errCode;
327	uint64_t intInfo;
328	} Event;
329
330	/** Saved error from detection */
331	int32_t lLastError;
332
333	/** HWACCMR0Init was run */
334	bool fHWACCMR0Init;
335
336	/** Currenty shadow paging mode. */
337	PGMMODE enmShadowMode;
338
339	STAMPROFILEADV StatEntry;
340	STAMPROFILEADV StatExit;
341	STAMPROFILEADV StatInGC;
342
343	STAMCOUNTER StatIntInject;
344
345	STAMCOUNTER StatExitShadowNM;
346	STAMCOUNTER StatExitGuestNM;
347	STAMCOUNTER StatExitShadowPF;
348	STAMCOUNTER StatExitGuestPF;
349	STAMCOUNTER StatExitGuestUD;
350	STAMCOUNTER StatExitGuestSS;
351	STAMCOUNTER StatExitGuestNP;
352	STAMCOUNTER StatExitGuestGP;
353	STAMCOUNTER StatExitGuestDE;
354	STAMCOUNTER StatExitGuestMF;
355	STAMCOUNTER StatExitInvpg;
356	STAMCOUNTER StatExitInvd;
357	STAMCOUNTER StatExitCpuid;
358	STAMCOUNTER StatExitRdtsc;
359	STAMCOUNTER StatExitCRxWrite;
360	STAMCOUNTER StatExitCRxRead;
361	STAMCOUNTER StatExitDRxWrite;
362	STAMCOUNTER StatExitDRxRead;
363	STAMCOUNTER StatExitCLTS;
364	STAMCOUNTER StatExitLMSW;
365	STAMCOUNTER StatExitIOWrite;
366	STAMCOUNTER StatExitIORead;
367	STAMCOUNTER StatExitIOStringWrite;
368	STAMCOUNTER StatExitIOStringRead;
369	STAMCOUNTER StatExitIrqWindow;
370	STAMCOUNTER StatExitMaxResume;
371	STAMCOUNTER StatIntReinject;
372	STAMCOUNTER StatPendingHostIrq;
373
374	STAMCOUNTER StatFlushPageManual;
375	STAMCOUNTER StatFlushPhysPageManual;
376	STAMCOUNTER StatFlushTLBManual;
377	STAMCOUNTER StatFlushPageInvlpg;
378	STAMCOUNTER StatFlushTLBWorldSwitch;
379	STAMCOUNTER StatNoFlushTLBWorldSwitch;
380	STAMCOUNTER StatFlushTLBCRxChange;
381	STAMCOUNTER StatFlushASID;
382
383	STAMCOUNTER StatSwitchGuestIrq;
384	STAMCOUNTER StatSwitchToR3;
385
386	STAMCOUNTER StatTSCOffset;
387	STAMCOUNTER StatTSCIntercept;
388
389	STAMCOUNTER StatExitReasonNPF;
390	R3PTRTYPE(PSTAMCOUNTER) pStatExitReason;
391	R0PTRTYPE(PSTAMCOUNTER) pStatExitReasonR0;
392	} HWACCM;
393	/** Pointer to HWACCM VM instance data. */
394	typedef HWACCM *PHWACCM;
395
396	#ifdef IN_RING0
397
398	/**
399	* Returns the cpu structure for the current cpu.
400	* Keep in mind that there is no guarantee it will stay the same (long jumps to ring 3!!!).
401	*
402	* @returns cpu structure pointer
403	* @param pVM The VM to operate on.
404	*/
405	HWACCMR0DECL(PHWACCM_CPUINFO) HWACCMR0GetCurrentCpu();
406
407	#ifdef VBOX_STRICT
408	HWACCMR0DECL(void) HWACCMDumpRegs(PVM pVM, PCPUMCTX pCtx);
409	HWACCMR0DECL(void) HWACCMR0DumpDescriptor(PX86DESCHC Desc, RTSEL Sel, const char *pszMsg);
410	#else
411	#define HWACCMDumpRegs(a, b) do { } while (0)
412	#define HWACCMR0DumpDescriptor(a, b, c) do { } while (0)
413	#endif
414
415	/* Dummy callback handlers. */
416	HWACCMR0DECL(int) HWACCMR0DummyEnter(PVM pVM, PHWACCM_CPUINFO pCpu);
417	HWACCMR0DECL(int) HWACCMR0DummyLeave(PVM pVM);
418	HWACCMR0DECL(int) HWACCMR0DummyEnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys);
419	HWACCMR0DECL(int) HWACCMR0DummyDisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys);
420	HWACCMR0DECL(int) HWACCMR0DummyInitVM(PVM pVM);
421	HWACCMR0DECL(int) HWACCMR0DummyTermVM(PVM pVM);
422	HWACCMR0DECL(int) HWACCMR0DummySetupVM(PVM pVM);
423	HWACCMR0DECL(int) HWACCMR0DummyRunGuestCode(PVM pVM, CPUMCTX *pCtx);
424	HWACCMR0DECL(int) HWACCMR0DummySaveHostState(PVM pVM);
425	HWACCMR0DECL(int) HWACCMR0DummyLoadGuestState(PVM pVM, CPUMCTX *pCtx);
426
427	#endif
428
429	/** @} */
430
431	__END_DECLS
432
433	#endif
434

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/HWACCMInternal.h@ 10700

Download in other formats: