VirtualBox

source: vbox/trunk/src/VBox/VMM/HWACCMInternal.h@ 9897

Last change on this file since 9897 was 9897, checked in by vboxsync, 16 years ago

Updates for executing 64 bits guest code with AMD-V.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 15.0 KB
Line 
1/* $Id: HWACCMInternal.h 9897 2008-06-25 08:02:49Z vboxsync $ */
2/** @file
3 * HWACCM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22#ifndef ___HWACCMInternal_h
23#define ___HWACCMInternal_h
24
25#include <VBox/cdefs.h>
26#include <VBox/types.h>
27#include <VBox/em.h>
28#include <VBox/stam.h>
29#include <VBox/dis.h>
30#include <VBox/hwaccm.h>
31#include <VBox/pgm.h>
32#include <iprt/memobj.h>
33#include <iprt/cpuset.h>
34#include <iprt/mp.h>
35
36/* Uncomment to enable experimental nested paging. */
37//#define VBOX_WITH_NESTED_PAGING
38/* Uncomment to enable 64 bits guest support. */
39//#define VBOX_ENABLE_64_BITS_GUESTS
40
41__BEGIN_DECLS
42
43
44/** @defgroup grp_hwaccm_int Internal
45 * @ingroup grp_hwaccm
46 * @internal
47 * @{
48 */
49
50
51/**
52 * Converts a HWACCM pointer into a VM pointer.
53 * @returns Pointer to the VM structure the EM is part of.
54 * @param pHWACCM Pointer to HWACCM instance data.
55 */
56#define HWACCM2VM(pHWACCM) ( (PVM)((char*)pHWACCM - pHWACCM->offVM) )
57
58/** Maximum number of exit reason statistics counters. */
59#define MAX_EXITREASON_STAT 0x100
60#define MASK_EXITREASON_STAT 0xff
61
62/** @name Changed flags
63 * These flags are used to keep track of which important registers that
64 * have been changed since last they were reset.
65 * @{
66 */
67#define HWACCM_CHANGED_GUEST_FPU RT_BIT(0)
68#define HWACCM_CHANGED_GUEST_CR0 RT_BIT(1)
69#define HWACCM_CHANGED_GUEST_CR3 RT_BIT(2)
70#define HWACCM_CHANGED_GUEST_CR4 RT_BIT(3)
71#define HWACCM_CHANGED_GUEST_GDTR RT_BIT(4)
72#define HWACCM_CHANGED_GUEST_IDTR RT_BIT(5)
73#define HWACCM_CHANGED_GUEST_LDTR RT_BIT(6)
74#define HWACCM_CHANGED_GUEST_TR RT_BIT(7)
75#define HWACCM_CHANGED_GUEST_SYSENTER_MSR RT_BIT(8)
76#define HWACCM_CHANGED_GUEST_SEGMENT_REGS RT_BIT(9)
77#define HWACCM_CHANGED_GUEST_DEBUG RT_BIT(10)
78#define HWACCM_CHANGED_HOST_CONTEXT RT_BIT(11)
79
80#define HWACCM_CHANGED_ALL ( HWACCM_CHANGED_GUEST_SEGMENT_REGS \
81 | HWACCM_CHANGED_GUEST_CR0 \
82 | HWACCM_CHANGED_GUEST_CR3 \
83 | HWACCM_CHANGED_GUEST_CR4 \
84 | HWACCM_CHANGED_GUEST_GDTR \
85 | HWACCM_CHANGED_GUEST_IDTR \
86 | HWACCM_CHANGED_GUEST_LDTR \
87 | HWACCM_CHANGED_GUEST_TR \
88 | HWACCM_CHANGED_GUEST_SYSENTER_MSR \
89 | HWACCM_CHANGED_GUEST_FPU \
90 | HWACCM_CHANGED_GUEST_DEBUG \
91 | HWACCM_CHANGED_HOST_CONTEXT)
92
93#define HWACCM_CHANGED_ALL_GUEST ( HWACCM_CHANGED_GUEST_SEGMENT_REGS \
94 | HWACCM_CHANGED_GUEST_CR0 \
95 | HWACCM_CHANGED_GUEST_CR3 \
96 | HWACCM_CHANGED_GUEST_CR4 \
97 | HWACCM_CHANGED_GUEST_GDTR \
98 | HWACCM_CHANGED_GUEST_IDTR \
99 | HWACCM_CHANGED_GUEST_LDTR \
100 | HWACCM_CHANGED_GUEST_TR \
101 | HWACCM_CHANGED_GUEST_SYSENTER_MSR \
102 | HWACCM_CHANGED_GUEST_DEBUG \
103 | HWACCM_CHANGED_GUEST_FPU)
104
105/** @} */
106
107/** @name Intercepted traps
108 * Traps that need to be intercepted so we can correctly dispatch them to the guest if required.
109 * Currently #NM and #PF only
110 */
111#ifdef VBOX_STRICT
112#define HWACCM_VMX_TRAP_MASK RT_BIT(X86_XCPT_DE) | RT_BIT(X86_XCPT_NM) | RT_BIT(X86_XCPT_PF) | RT_BIT(X86_XCPT_UD) | RT_BIT(X86_XCPT_NP) | RT_BIT(X86_XCPT_SS) | RT_BIT(X86_XCPT_GP) | RT_BIT(X86_XCPT_MF)
113#define HWACCM_SVM_TRAP_MASK HWACCM_VMX_TRAP_MASK
114#else
115#define HWACCM_VMX_TRAP_MASK RT_BIT(X86_XCPT_NM) | RT_BIT(X86_XCPT_PF)
116#define HWACCM_SVM_TRAP_MASK HWACCM_VMX_TRAP_MASK
117#endif
118/** @} */
119
120
121/** Maxium resume loops allowed in ring 0 (safety precaution) */
122#define HWACCM_MAX_RESUME_LOOPS 1024
123
124/** HWACCM SSM version
125 */
126#define HWACCM_SSM_VERSION 3
127
128/* Per-cpu information. */
129typedef struct
130{
131 RTCPUID idCpu;
132
133 RTR0MEMOBJ pMemObj;
134 /* Current ASID (AMD-V only) */
135 uint32_t uCurrentASID;
136 /* TLB flush count */
137 uint32_t cTLBFlushes;
138
139 bool fConfigured;
140} HWACCM_CPUINFO;
141typedef HWACCM_CPUINFO *PHWACCM_CPUINFO;
142
143/**
144 * HWACCM VM Instance data.
145 * Changes to this must checked against the padding of the cfgm union in VM!
146 */
147typedef struct HWACCM
148{
149 /** Offset to the VM structure.
150 * See HWACCM2VM(). */
151 RTUINT offVM;
152
153 /** Set when we've initialized VMX or SVM. */
154 bool fInitialized;
155 /** Set when we're using VMX/SVN at that moment. */
156 bool fActive;
157
158 /** Set when hardware acceleration is allowed. */
159 bool fAllowed;
160
161 /** Set if nested paging is enabled. */
162 bool fNestedPaging;
163
164 /** HWACCM_CHANGED_* flags. */
165 uint32_t fContextUseFlags;
166
167 /** Old style FPU reporting trap mask override performed (optimization) */
168 uint32_t fFPUOldStyleOverride;
169
170 /** And mask for copying register contents. */
171 uint64_t u64RegisterMask;
172 struct
173 {
174 /** Set by the ring-0 driver to indicate VMX is supported by the CPU. */
175 bool fSupported;
176
177 /** Set when we've enabled VMX. */
178 bool fEnabled;
179
180 /** Set if we can use VMXResume to execute guest code. */
181 bool fResumeVM;
182
183 /** R0 memory object for the VM control structure (VMCS). */
184 RTR0MEMOBJ pMemObjVMCS;
185 /** Physical address of the VM control structure (VMCS). */
186 RTHCPHYS pVMCSPhys;
187 /** Virtual address of the VM control structure (VMCS). */
188 R0PTRTYPE(void *) pVMCS;
189
190 /** R0 memory object for the TSS page used for real mode emulation. */
191 RTR0MEMOBJ pMemObjRealModeTSS;
192 /** Physical address of the TSS page used for real mode emulation. */
193 RTHCPHYS pRealModeTSSPhys;
194 /** Virtual address of the TSS page used for real mode emulation. */
195 R0PTRTYPE(PVBOXTSS) pRealModeTSS;
196
197 /** Ring 0 handlers for VT-x. */
198 DECLR0CALLBACKMEMBER(int, pfnStartVM,(RTHCUINT fResume, PCPUMCTX pCtx));
199
200 /** Host CR4 value (set by ring-0 VMX init) */
201 uint64_t hostCR4;
202
203 /** Current VMX_VMCS_CTRL_PROC_EXEC_CONTROLS. */
204 uint64_t proc_ctls;
205
206 /** Current CR0 mask. */
207 uint64_t cr0_mask;
208 /** Current CR4 mask. */
209 uint64_t cr4_mask;
210
211 /** VMX MSR values */
212 struct
213 {
214 uint64_t feature_ctrl;
215 uint64_t vmx_basic_info;
216 uint64_t vmx_pin_ctls;
217 uint64_t vmx_proc_ctls;
218 uint64_t vmx_exit;
219 uint64_t vmx_entry;
220 uint64_t vmx_misc;
221 uint64_t vmx_cr0_fixed0;
222 uint64_t vmx_cr0_fixed1;
223 uint64_t vmx_cr4_fixed0;
224 uint64_t vmx_cr4_fixed1;
225 uint64_t vmx_vmcs_enum;
226 } msr;
227
228 /* Last instruction error */
229 uint32_t ulLastInstrError;
230 } vmx;
231
232 struct
233 {
234 /** Set by the ring-0 driver to indicate SVM is supported by the CPU. */
235 bool fSupported;
236 /** Set when we've enabled SVM. */
237 bool fEnabled;
238 /** Set if we don't have to flush the TLB on VM entry. */
239 bool fResumeVM;
240 /** Set if erratum 170 affects the AMD cpu. */
241 bool fAlwaysFlushTLB;
242 /** Set if we need to flush the TLB during the world switch. */
243 bool fForceTLBFlush;
244
245 /* Id of the last cpu we were executing code on (NIL_RTCPUID for the first time) */
246 RTCPUID idLastCpu;
247
248 /* TLB flush count */
249 uint32_t cTLBFlushes;
250
251 /** R0 memory object for the VM control block (VMCB). */
252 RTR0MEMOBJ pMemObjVMCB;
253 /** Physical address of the VM control block (VMCB). */
254 RTHCPHYS pVMCBPhys;
255 /** Virtual address of the VM control block (VMCB). */
256 R0PTRTYPE(void *) pVMCB;
257
258 /** R0 memory object for the host VM control block (VMCB). */
259 RTR0MEMOBJ pMemObjVMCBHost;
260 /** Physical address of the host VM control block (VMCB). */
261 RTHCPHYS pVMCBHostPhys;
262 /** Virtual address of the host VM control block (VMCB). */
263 R0PTRTYPE(void *) pVMCBHost;
264
265 /** R0 memory object for the IO bitmap (12kb). */
266 RTR0MEMOBJ pMemObjIOBitmap;
267 /** Physical address of the IO bitmap (12kb). */
268 RTHCPHYS pIOBitmapPhys;
269 /** Virtual address of the IO bitmap. */
270 R0PTRTYPE(void *) pIOBitmap;
271
272 /** R0 memory object for the MSR bitmap (8kb). */
273 RTR0MEMOBJ pMemObjMSRBitmap;
274 /** Physical address of the MSR bitmap (8kb). */
275 RTHCPHYS pMSRBitmapPhys;
276 /** Virtual address of the MSR bitmap. */
277 R0PTRTYPE(void *) pMSRBitmap;
278
279 /** Ring 0 handlers for VT-x. */
280 DECLR0CALLBACKMEMBER(int, pfnVMRun,(RTHCPHYS pVMCBHostPhys, RTHCPHYS pVMCBPhys, PCPUMCTX pCtx));
281
282 /** SVM revision. */
283 uint32_t u32Rev;
284
285 /** Maximum ASID allowed. */
286 uint32_t u32MaxASID;
287
288 /** SVM feature bits from cpuid 0x8000000a */
289 uint32_t u32Features;
290 } svm;
291
292 struct
293 {
294 uint32_t u32AMDFeatureECX;
295 uint32_t u32AMDFeatureEDX;
296 } cpuid;
297
298 /* Event injection state. */
299 struct
300 {
301 uint32_t fPending;
302 uint32_t errCode;
303 uint64_t intInfo;
304 } Event;
305
306 /** Saved error from detection */
307 int32_t lLastError;
308
309 /** HWACCMR0Init was run */
310 bool fHWACCMR0Init;
311
312 /** Currenty shadow paging mode. */
313 PGMMODE enmShadowMode;
314
315 STAMPROFILEADV StatEntry;
316 STAMPROFILEADV StatExit;
317 STAMPROFILEADV StatInGC;
318
319 STAMCOUNTER StatIntInject;
320
321 STAMCOUNTER StatExitShadowNM;
322 STAMCOUNTER StatExitGuestNM;
323 STAMCOUNTER StatExitShadowPF;
324 STAMCOUNTER StatExitGuestPF;
325 STAMCOUNTER StatExitGuestUD;
326 STAMCOUNTER StatExitGuestSS;
327 STAMCOUNTER StatExitGuestNP;
328 STAMCOUNTER StatExitGuestGP;
329 STAMCOUNTER StatExitGuestDE;
330 STAMCOUNTER StatExitGuestMF;
331 STAMCOUNTER StatExitInvpg;
332 STAMCOUNTER StatExitInvd;
333 STAMCOUNTER StatExitCpuid;
334 STAMCOUNTER StatExitRdtsc;
335 STAMCOUNTER StatExitCRxWrite;
336 STAMCOUNTER StatExitCRxRead;
337 STAMCOUNTER StatExitDRxWrite;
338 STAMCOUNTER StatExitDRxRead;
339 STAMCOUNTER StatExitCLTS;
340 STAMCOUNTER StatExitLMSW;
341 STAMCOUNTER StatExitIOWrite;
342 STAMCOUNTER StatExitIORead;
343 STAMCOUNTER StatExitIOStringWrite;
344 STAMCOUNTER StatExitIOStringRead;
345 STAMCOUNTER StatExitIrqWindow;
346 STAMCOUNTER StatExitMaxResume;
347 STAMCOUNTER StatIntReinject;
348 STAMCOUNTER StatPendingHostIrq;
349
350 STAMCOUNTER StatFlushPageManual;
351 STAMCOUNTER StatFlushPhysPageManual;
352 STAMCOUNTER StatFlushTLBManual;
353 STAMCOUNTER StatFlushPageInvlpg;
354 STAMCOUNTER StatFlushTLBWorldSwitch;
355 STAMCOUNTER StatNoFlushTLBWorldSwitch;
356 STAMCOUNTER StatFlushTLBCRxChange;
357 STAMCOUNTER StatFlushASID;
358
359 STAMCOUNTER StatSwitchGuestIrq;
360 STAMCOUNTER StatSwitchToR3;
361
362 STAMCOUNTER StatTSCOffset;
363 STAMCOUNTER StatTSCIntercept;
364
365 STAMCOUNTER StatExitReasonNPF;
366 R3PTRTYPE(PSTAMCOUNTER) pStatExitReason;
367 R0PTRTYPE(PSTAMCOUNTER) pStatExitReasonR0;
368} HWACCM;
369/** Pointer to HWACCM VM instance data. */
370typedef HWACCM *PHWACCM;
371
372#ifdef IN_RING0
373
374#ifdef VBOX_STRICT
375HWACCMR0DECL(void) HWACCMDumpRegs(PCPUMCTX pCtx);
376HWACCMR0DECL(void) HWACCMR0DumpDescriptor(PX86DESCHC Desc, RTSEL Sel, const char *pszMsg);
377#else
378#define HWACCMDumpRegs(a) do { } while (0)
379#define HWACCMR0DumpDescriptor(a, b, c) do { } while (0)
380#endif
381
382/* Dummy callback handlers. */
383HWACCMR0DECL(int) HWACCMR0DummyEnter(PVM pVM, PHWACCM_CPUINFO pCpu);
384HWACCMR0DECL(int) HWACCMR0DummyLeave(PVM pVM);
385HWACCMR0DECL(int) HWACCMR0DummyEnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys);
386HWACCMR0DECL(int) HWACCMR0DummyDisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys);
387HWACCMR0DECL(int) HWACCMR0DummyInitVM(PVM pVM);
388HWACCMR0DECL(int) HWACCMR0DummyTermVM(PVM pVM);
389HWACCMR0DECL(int) HWACCMR0DummySetupVM(PVM pVM);
390HWACCMR0DECL(int) HWACCMR0DummyRunGuestCode(PVM pVM, CPUMCTX *pCtx, PHWACCM_CPUINFO pCpu);
391HWACCMR0DECL(int) HWACCMR0DummySaveHostState(PVM pVM);
392HWACCMR0DECL(int) HWACCMR0DummyLoadGuestState(PVM pVM, CPUMCTX *pCtx);
393
394#endif
395
396/** @} */
397
398__END_DECLS
399
400#endif
401
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette