PGM.cpp@ 13235

Last change on this file since 13235 was 13235, checked in by vboxsync, 16 years ago
PGM: Merged PGMGCInvalidatePage into PGMInvalidatePage nad fixed the callers of it to handle the return codes correctly. other cleanup.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 208.9 KB

Line
1	/* $Id: PGM.cpp 13235 2008-10-13 20:48:53Z vboxsync $ */
2	/** @file
3	* PGM - Page Manager and Monitor. (Mixing stuff here, not good?)
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22
23	/** @page pg_pgm PGM - The Page Manager and Monitor
24	*
25	* @see grp_pgm,
26	* @ref pg_pgm_pool,
27	* @ref pg_pgm_phys.
28	*
29	*
30	* @section sec_pgm_modes Paging Modes
31	*
32	* There are three memory contexts: Host Context (HC), Guest Context (GC)
33	* and intermediate context. When talking about paging HC can also be refered to
34	* as "host paging", and GC refered to as "shadow paging".
35	*
36	* We define three basic paging modes: 32-bit, PAE and AMD64. The host paging mode
37	* is defined by the host operating system. The mode used in the shadow paging mode
38	* depends on the host paging mode and what the mode the guest is currently in. The
39	* following relation between the two is defined:
40	*
41	* @verbatim
42	Host > 32-bit \| PAE \| AMD64 \|
43	Guest \| \| \| \|
44	==v================================
45	32-bit 32-bit PAE PAE
46	-------\|--------\|--------\|--------\|
47	PAE PAE PAE PAE
48	-------\|--------\|--------\|--------\|
49	AMD64 AMD64 AMD64 AMD64
50	-------\|--------\|--------\|--------\| @endverbatim
51	*
52	* All configuration except those in the diagonal (upper left) are expected to
53	* require special effort from the switcher (i.e. a bit slower).
54	*
55	*
56	*
57	*
58	* @section sec_pgm_shw The Shadow Memory Context
59	*
60	*
61	* [..]
62	*
63	* Because of guest context mappings requires PDPT and PML4 entries to allow
64	* writing on AMD64, the two upper levels will have fixed flags whatever the
65	* guest is thinking of using there. So, when shadowing the PD level we will
66	* calculate the effective flags of PD and all the higher levels. In legacy
67	* PAE mode this only applies to the PWT and PCD bits (the rest are
68	* ignored/reserved/MBZ). We will ignore those bits for the present.
69	*
70	*
71	*
72	* @section sec_pgm_int The Intermediate Memory Context
73	*
74	* The world switch goes thru an intermediate memory context which purpose it is
75	* to provide different mappings of the switcher code. All guest mappings are also
76	* present in this context.
77	*
78	* The switcher code is mapped at the same location as on the host, at an
79	* identity mapped location (physical equals virtual address), and at the
80	* hypervisor location.
81	*
82	* PGM maintain page tables for 32-bit, PAE and AMD64 paging modes. This
83	* simplifies switching guest CPU mode and consistency at the cost of more
84	* code to do the work. All memory use for those page tables is located below
85	* 4GB (this includes page tables for guest context mappings).
86	*
87	*
88	* @subsection subsec_pgm_int_gc Guest Context Mappings
89	*
90	* During assignment and relocation of a guest context mapping the intermediate
91	* memory context is used to verify the new location.
92	*
93	* Guest context mappings are currently restricted to below 4GB, for reasons
94	* of simplicity. This may change when we implement AMD64 support.
95	*
96	*
97	*
98	*
99	* @section sec_pgm_misc Misc
100	*
101	* @subsection subsec_pgm_misc_diff Differences Between Legacy PAE and Long Mode PAE
102	*
103	* The differences between legacy PAE and long mode PAE are:
104	* -# PDPE bits 1, 2, 5 and 6 are defined differently. In leagcy mode they are
105	* all marked down as must-be-zero, while in long mode 1, 2 and 5 have the
106	* usual meanings while 6 is ignored (AMD). This means that upon switching to
107	* legacy PAE mode we'll have to clear these bits and when going to long mode
108	* they must be set. This applies to both intermediate and shadow contexts,
109	* however we don't need to do it for the intermediate one since we're
110	* executing with CR0.WP at that time.
111	* -# CR3 allows a 32-byte aligned address in legacy mode, while in long mode
112	* a page aligned one is required.
113	*
114	*
115	* @section sec_pgm_handlers Access Handlers
116	*
117	* Placeholder.
118	*
119	*
120	* @subsection sec_pgm_handlers_virt Virtual Access Handlers
121	*
122	* Placeholder.
123	*
124	*
125	* @subsection sec_pgm_handlers_virt Virtual Access Handlers
126	*
127	* We currently implement three types of virtual access handlers: ALL, WRITE
128	* and HYPERVISOR (WRITE). See PGMVIRTHANDLERTYPE for some more details.
129	*
130	* The HYPERVISOR access handlers is kept in a separate tree since it doesn't apply
131	* to physical pages (PGMTREES::HyperVirtHandlers) and only needs to be consulted in
132	* a special \#PF case. The ALL and WRITE are in the PGMTREES::VirtHandlers tree, the
133	* rest of this section is going to be about these handlers.
134	*
135	* We'll go thru the life cycle of a handler and try make sense of it all, don't know
136	* how successfull this is gonna be...
137	*
138	* 1. A handler is registered thru the PGMR3HandlerVirtualRegister and
139	* PGMHandlerVirtualRegisterEx APIs. We check for conflicting virtual handlers
140	* and create a new node that is inserted into the AVL tree (range key). Then
141	* a full PGM resync is flagged (clear pool, sync cr3, update virtual bit of PGMPAGE).
142	*
143	* 2. The following PGMSyncCR3/SyncCR3 operation will first make invoke HandlerVirtualUpdate.
144	*
145	* 2a. HandlerVirtualUpdate will will lookup all the pages covered by virtual handlers
146	* via the current guest CR3 and update the physical page -> virtual handler
147	* translation. Needless to say, this doesn't exactly scale very well. If any changes
148	* are detected, it will flag a virtual bit update just like we did on registration.
149	* PGMPHYS pages with changes will have their virtual handler state reset to NONE.
150	*
151	* 2b. The virtual bit update process will iterate all the pages covered by all the
152	* virtual handlers and update the PGMPAGE virtual handler state to the max of all
153	* virtual handlers on that page.
154	*
155	* 2c. Back in SyncCR3 we will now flush the entire shadow page cache to make sure
156	* we don't miss any alias mappings of the monitored pages.
157	*
158	* 2d. SyncCR3 will then proceed with syncing the CR3 table.
159	*
160	* 3. \#PF(np,read) on a page in the range. This will cause it to be synced
161	* read-only and resumed if it's a WRITE handler. If it's an ALL handler we
162	* will call the handlers like in the next step. If the physical mapping has
163	* changed we will - some time in the future - perform a handler callback
164	* (optional) and update the physical -> virtual handler cache.
165	*
166	* 4. \#PF(,write) on a page in the range. This will cause the handler to
167	* be invoked.
168	*
169	* 5. The guest invalidates the page and changes the physical backing or
170	* unmaps it. This should cause the invalidation callback to be invoked
171	* (it might not yet be 100% perfect). Exactly what happens next... is
172	* this where we mess up and end up out of sync for a while?
173	*
174	* 6. The handler is deregistered by the client via PGMHandlerVirtualDeregister.
175	* We will then set all PGMPAGEs in the physical -> virtual handler cache for
176	* this handler to NONE and trigger a full PGM resync (basically the same
177	* as int step 1). Which means 2 is executed again.
178	*
179	*
180	* @subsubsection sub_sec_pgm_handler_virt_todo TODOs
181	*
182	* There is a bunch of things that needs to be done to make the virtual handlers
183	* work 100% correctly and work more efficiently.
184	*
185	* The first bit hasn't been implemented yet because it's going to slow the
186	* whole mess down even more, and besides it seems to be working reliably for
187	* our current uses. OTOH, some of the optimizations might end up more or less
188	* implementing the missing bits, so we'll see.
189	*
190	* On the optimization side, the first thing to do is to try avoid unnecessary
191	* cache flushing. Then try team up with the shadowing code to track changes
192	* in mappings by means of access to them (shadow in), updates to shadows pages,
193	* invlpg, and shadow PT discarding (perhaps).
194	*
195	* Some idea that have popped up for optimization for current and new features:
196	* - bitmap indicating where there are virtual handlers installed.
197	* (4KB => 220 pages, page 212 => covers 32-bit address space 1:1!)
198	* - Further optimize this by min/max (needs min/max avl getters).
199	* - Shadow page table entry bit (if any left)?
200	*
201	*/
202
203
204	/** @page pg_pgm_phys PGM Physical Guest Memory Management
205	*
206	*
207	* Objectives:
208	* - Guest RAM over-commitment using memory ballooning,
209	* zero pages and general page sharing.
210	* - Moving or mirroring a VM onto a different physical machine.
211	*
212	*
213	* @subsection subsec_pgmPhys_Definitions Definitions
214	*
215	* Allocation chunk - A RTR0MemObjAllocPhysNC object and the tracking
216	* machinery assoicated with it.
217	*
218	*
219	*
220	*
221	* @subsection subsec_pgmPhys_AllocPage Allocating a page.
222	*
223	* Initially we map all guest memory to the (per VM) zero page, which
224	* means that none of the read functions will cause pages to be allocated.
225	*
226	* Exception, access bit in page tables that have been shared. This must
227	* be handled, but we must also make sure PGMGst*Modify doesn't make
228	* unnecessary modifications.
229	*
230	* Allocation points:
231	* - PGMPhysSimpleWriteGCPhys and PGMPhysWrite.
232	* - Replacing a zero page mapping at \#PF.
233	* - Replacing a shared page mapping at \#PF.
234	* - ROM registration (currently MMR3RomRegister).
235	* - VM restore (pgmR3Load).
236	*
237	* For the first three it would make sense to keep a few pages handy
238	* until we've reached the max memory commitment for the VM.
239	*
240	* For the ROM registration, we know exactly how many pages we need
241	* and will request these from ring-0. For restore, we will save
242	* the number of non-zero pages in the saved state and allocate
243	* them up front. This would allow the ring-0 component to refuse
244	* the request if the isn't sufficient memory available for VM use.
245	*
246	* Btw. for both ROM and restore allocations we won't be requiring
247	* zeroed pages as they are going to be filled instantly.
248	*
249	*
250	* @subsection subsec_pgmPhys_FreePage Freeing a page
251	*
252	* There are a few points where a page can be freed:
253	* - After being replaced by the zero page.
254	* - After being replaced by a shared page.
255	* - After being ballooned by the guest additions.
256	* - At reset.
257	* - At restore.
258	*
259	* When freeing one or more pages they will be returned to the ring-0
260	* component and replaced by the zero page.
261	*
262	* The reasoning for clearing out all the pages on reset is that it will
263	* return us to the exact same state as on power on, and may thereby help
264	* us reduce the memory load on the system. Further it might have a
265	* (temporary) positive influence on memory fragmentation (@see subsec_pgmPhys_Fragmentation).
266	*
267	* On restore, as mention under the allocation topic, pages should be
268	* freed / allocated depending on how many is actually required by the
269	* new VM state. The simplest approach is to do like on reset, and free
270	* all non-ROM pages and then allocate what we need.
271	*
272	* A measure to prevent some fragmentation, would be to let each allocation
273	* chunk have some affinity towards the VM having allocated the most pages
274	* from it. Also, try make sure to allocate from allocation chunks that
275	* are almost full. Admittedly, both these measures might work counter to
276	* our intentions and its probably not worth putting a lot of effort,
277	* cpu time or memory into this.
278	*
279	*
280	* @subsection subsec_pgmPhys_SharePage Sharing a page
281	*
282	* The basic idea is that there there will be a idle priority kernel
283	* thread walking the non-shared VM pages hashing them and looking for
284	* pages with the same checksum. If such pages are found, it will compare
285	* them byte-by-byte to see if they actually are identical. If found to be
286	* identical it will allocate a shared page, copy the content, check that
287	* the page didn't change while doing this, and finally request both the
288	* VMs to use the shared page instead. If the page is all zeros (special
289	* checksum and byte-by-byte check) it will request the VM that owns it
290	* to replace it with the zero page.
291	*
292	* To make this efficient, we will have to make sure not to try share a page
293	* that will change its contents soon. This part requires the most work.
294	* A simple idea would be to request the VM to write monitor the page for
295	* a while to make sure it isn't modified any time soon. Also, it may
296	* make sense to skip pages that are being write monitored since this
297	* information is readily available to the thread if it works on the
298	* per-VM guest memory structures (presently called PGMRAMRANGE).
299	*
300	*
301	* @subsection subsec_pgmPhys_Fragmentation Fragmentation Concerns and Counter Measures
302	*
303	* The pages are organized in allocation chunks in ring-0, this is a necessity
304	* if we wish to have an OS agnostic approach to this whole thing. (On Linux we
305	* could easily work on a page-by-page basis if we liked. Whether this is possible
306	* or efficient on NT I don't quite know.) Fragmentation within these chunks may
307	* become a problem as part of the idea here is that we wish to return memory to
308	* the host system.
309	*
310	* For instance, starting two VMs at the same time, they will both allocate the
311	* guest memory on-demand and if permitted their page allocations will be
312	* intermixed. Shut down one of the two VMs and it will be difficult to return
313	* any memory to the host system because the page allocation for the two VMs are
314	* mixed up in the same allocation chunks.
315	*
316	* To further complicate matters, when pages are freed because they have been
317	* ballooned or become shared/zero the whole idea is that the page is supposed
318	* to be reused by another VM or returned to the host system. This will cause
319	* allocation chunks to contain pages belonging to different VMs and prevent
320	* returning memory to the host when one of those VM shuts down.
321	*
322	* The only way to really deal with this problem is to move pages. This can
323	* either be done at VM shutdown and or by the idle priority worker thread
324	* that will be responsible for finding sharable/zero pages. The mechanisms
325	* involved for coercing a VM to move a page (or to do it for it) will be
326	* the same as when telling it to share/zero a page.
327	*
328	*
329	* @subsection subsec_pgmPhys_Tracking Tracking Structures And Their Cost
330	*
331	* There's a difficult balance between keeping the per-page tracking structures
332	* (global and guest page) easy to use and keeping them from eating too much
333	* memory. We have limited virtual memory resources available when operating in
334	* 32-bit kernel space (on 64-bit there'll it's quite a different story). The
335	* tracking structures will be attemted designed such that we can deal with up
336	* to 32GB of memory on a 32-bit system and essentially unlimited on 64-bit ones.
337	*
338	*
339	* @subsubsection subsubsec_pgmPhys_Tracking_Kernel Kernel Space
340	*
341	* @see pg_GMM
342	*
343	* @subsubsection subsubsec_pgmPhys_Tracking_PerVM Per-VM
344	*
345	* Fixed info is the physical address of the page (HCPhys) and the page id
346	* (described above). Theoretically we'll need 48(-12) bits for the HCPhys part.
347	* Today we've restricting ourselves to 40(-12) bits because this is the current
348	* restrictions of all AMD64 implementations (I think Barcelona will up this
349	* to 48(-12) bits, not that it really matters) and I needed the bits for
350	* tracking mappings of a page. 48-12 = 36. That leaves 28 bits, which means a
351	* decent range for the page id: 2^(28+12) = 1024TB.
352	*
353	* In additions to these, we'll have to keep maintaining the page flags as we
354	* currently do. Although it wouldn't harm to optimize these quite a bit, like
355	* for instance the ROM shouldn't depend on having a write handler installed
356	* in order for it to become read-only. A RO/RW bit should be considered so
357	* that the page syncing code doesn't have to mess about checking multiple
358	* flag combinations (ROM \|\| RW handler \|\| write monitored) in order to
359	* figure out how to setup a shadow PTE. But this of course, is second
360	* priority at present. Current this requires 12 bits, but could probably
361	* be optimized to ~8.
362	*
363	* Then there's the 24 bits used to track which shadow page tables are
364	* currently mapping a page for the purpose of speeding up physical
365	* access handlers, and thereby the page pool cache. More bit for this
366	* purpose wouldn't hurt IIRC.
367	*
368	* Then there is a new bit in which we need to record what kind of page
369	* this is, shared, zero, normal or write-monitored-normal. This'll
370	* require 2 bits. One bit might be needed for indicating whether a
371	* write monitored page has been written to. And yet another one or
372	* two for tracking migration status. 3-4 bits total then.
373	*
374	* Whatever is left will can be used to record the sharabilitiy of a
375	* page. The page checksum will not be stored in the per-VM table as
376	* the idle thread will not be permitted to do modifications to it.
377	* It will instead have to keep its own working set of potentially
378	* shareable pages and their check sums and stuff.
379	*
380	* For the present we'll keep the current packing of the
381	* PGMRAMRANGE::aHCPhys to keep the changes simple, only of course,
382	* we'll have to change it to a struct with a total of 128-bits at
383	* our disposal.
384	*
385	* The initial layout will be like this:
386	* @verbatim
387	RTHCPHYS HCPhys; The current stuff.
388	63:40 Current shadow PT tracking stuff.
389	39:12 The physical page frame number.
390	11:0 The current flags.
391	uint32_t u28PageId : 28; The page id.
392	uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
393	uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
394	uint32_t u1Reserved : 1; Reserved for later.
395	uint32_t u32Reserved; Reserved for later, mostly sharing stats.
396	@endverbatim
397	*
398	* The final layout will be something like this:
399	* @verbatim
400	RTHCPHYS HCPhys; The current stuff.
401	63:48 High page id (12+).
402	47:12 The physical page frame number.
403	11:0 Low page id.
404	uint32_t fReadOnly : 1; Whether it's readonly page (rom or monitored in some way).
405	uint32_t u3Type : 3; The page type {RESERVED, MMIO, MMIO2, ROM, shadowed ROM, RAM}.
406	uint32_t u2PhysMon : 2; Physical access handler type {none, read, write, all}.
407	uint32_t u2VirtMon : 2; Virtual access handler type {none, read, write, all}..
408	uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
409	uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
410	uint32_t u20Reserved : 20; Reserved for later, mostly sharing stats.
411	uint32_t u32Tracking; The shadow PT tracking stuff, roughly.
412	@endverbatim
413	*
414	* Cost wise, this means we'll double the cost for guest memory. There isn't anyway
415	* around that I'm afraid. It means that the cost of dealing out 32GB of memory
416	* to one or more VMs is: (32GB >> PAGE_SHIFT) * 16 bytes, or 128MBs. Or another
417	* example, the VM heap cost when assigning 1GB to a VM will be: 4MB.
418	*
419	* A couple of cost examples for the total cost per-VM + kernel.
420	* 32-bit Windows and 32-bit linux:
421	* 1GB guest ram, 256K pages: 4MB + 2MB(+) = 6MB
422	* 4GB guest ram, 1M pages: 16MB + 8MB(+) = 24MB
423	* 32GB guest ram, 8M pages: 128MB + 64MB(+) = 192MB
424	* 64-bit Windows and 64-bit linux:
425	* 1GB guest ram, 256K pages: 4MB + 3MB(+) = 7MB
426	* 4GB guest ram, 1M pages: 16MB + 12MB(+) = 28MB
427	* 32GB guest ram, 8M pages: 128MB + 96MB(+) = 224MB
428	*
429	* UPDATE - 2007-09-27:
430	* Will need a ballooned flag/state too because we cannot
431	* trust the guest 100% and reporting the same page as ballooned more
432	* than once will put the GMM off balance.
433	*
434	*
435	* @subsection subsec_pgmPhys_Serializing Serializing Access
436	*
437	* Initially, we'll try a simple scheme:
438	*
439	* - The per-VM RAM tracking structures (PGMRAMRANGE) is only modified
440	* by the EMT thread of that VM while in the pgm critsect.
441	* - Other threads in the VM process that needs to make reliable use of
442	* the per-VM RAM tracking structures will enter the critsect.
443	* - No process external thread or kernel thread will ever try enter
444	* the pgm critical section, as that just won't work.
445	* - The idle thread (and similar threads) doesn't not need 100% reliable
446	* data when performing it tasks as the EMT thread will be the one to
447	* do the actual changes later anyway. So, as long as it only accesses
448	* the main ram range, it can do so by somehow preventing the VM from
449	* being destroyed while it works on it...
450	*
451	* - The over-commitment management, including the allocating/freeing
452	* chunks, is serialized by a ring-0 mutex lock (a fast one since the
453	* more mundane mutex implementation is broken on Linux).
454	* - A separeate mutex is protecting the set of allocation chunks so
455	* that pages can be shared or/and freed up while some other VM is
456	* allocating more chunks. This mutex can be take from under the other
457	* one, but not the otherway around.
458	*
459	*
460	* @subsection subsec_pgmPhys_Request VM Request interface
461	*
462	* When in ring-0 it will become necessary to send requests to a VM so it can
463	* for instance move a page while defragmenting during VM destroy. The idle
464	* thread will make use of this interface to request VMs to setup shared
465	* pages and to perform write monitoring of pages.
466	*
467	* I would propose an interface similar to the current VMReq interface, similar
468	* in that it doesn't require locking and that the one sending the request may
469	* wait for completion if it wishes to. This shouldn't be very difficult to
470	* realize.
471	*
472	* The requests themselves are also pretty simple. They are basically:
473	* -# Check that some precondition is still true.
474	* -# Do the update.
475	* -# Update all shadow page tables involved with the page.
476	*
477	* The 3rd step is identical to what we're already doing when updating a
478	* physical handler, see pgmHandlerPhysicalSetRamFlagsAndFlushShadowPTs.
479	*
480	*
481	*
482	* @section sec_pgmPhys_MappingCaches Mapping Caches
483	*
484	* In order to be able to map in and out memory and to be able to support
485	* guest with more RAM than we've got virtual address space, we'll employing
486	* a mapping cache. There is already a tiny one for GC (see PGMGCDynMapGCPageEx)
487	* and we'll create a similar one for ring-0 unless we decide to setup a dedicate
488	* memory context for the HWACCM execution.
489	*
490	*
491	* @subsection subsec_pgmPhys_MappingCaches_R3 Ring-3
492	*
493	* We've considered implementing the ring-3 mapping cache page based but found
494	* that this was bother some when one had to take into account TLBs+SMP and
495	* portability (missing the necessary APIs on several platforms). There were
496	* also some performance concerns with this approach which hadn't quite been
497	* worked out.
498	*
499	* Instead, we'll be mapping allocation chunks into the VM process. This simplifies
500	* matters greatly quite a bit since we don't need to invent any new ring-0 stuff,
501	* only some minor RTR0MEMOBJ mapping stuff. The main concern here is that mapping
502	* compared to the previous idea is that mapping or unmapping a 1MB chunk is more
503	* costly than a single page, although how much more costly is uncertain. We'll
504	* try address this by using a very big cache, preferably bigger than the actual
505	* VM RAM size if possible. The current VM RAM sizes should give some idea for
506	* 32-bit boxes, while on 64-bit we can probably get away with employing an
507	* unlimited cache.
508	*
509	* The cache have to parts, as already indicated, the ring-3 side and the
510	* ring-0 side.
511	*
512	* The ring-0 will be tied to the page allocator since it will operate on the
513	* memory objects it contains. It will therefore require the first ring-0 mutex
514	* discussed in @ref subsec_pgmPhys_Serializing. We
515	* some double house keeping wrt to who has mapped what I think, since both
516	* VMMR0.r0 and RTR0MemObj will keep track of mapping relataions
517	*
518	* The ring-3 part will be protected by the pgm critsect. For simplicity, we'll
519	* require anyone that desires to do changes to the mapping cache to do that
520	* from within this critsect. Alternatively, we could employ a separate critsect
521	* for serializing changes to the mapping cache as this would reduce potential
522	* contention with other threads accessing mappings unrelated to the changes
523	* that are in process. We can see about this later, contention will show
524	* up in the statistics anyway, so it'll be simple to tell.
525	*
526	* The organization of the ring-3 part will be very much like how the allocation
527	* chunks are organized in ring-0, that is in an AVL tree by chunk id. To avoid
528	* having to walk the tree all the time, we'll have a couple of lookaside entries
529	* like in we do for I/O ports and MMIO in IOM.
530	*
531	* The simplified flow of a PGMPhysRead/Write function:
532	* -# Enter the PGM critsect.
533	* -# Lookup GCPhys in the ram ranges and get the Page ID.
534	* -# Calc the Allocation Chunk ID from the Page ID.
535	* -# Check the lookaside entries and then the AVL tree for the Chunk ID.
536	* If not found in cache:
537	* -# Call ring-0 and request it to be mapped and supply
538	* a chunk to be unmapped if the cache is maxed out already.
539	* -# Insert the new mapping into the AVL tree (id + R3 address).
540	* -# Update the relevant lookaside entry and return the mapping address.
541	* -# Do the read/write according to monitoring flags and everything.
542	* -# Leave the critsect.
543	*
544	*
545	* @section sec_pgmPhys_Fallback Fallback
546	*
547	* Current all the "second tier" hosts will not support the RTR0MemObjAllocPhysNC
548	* API and thus require a fallback.
549	*
550	* So, when RTR0MemObjAllocPhysNC returns VERR_NOT_SUPPORTED the page allocator
551	* will return to the ring-3 caller (and later ring-0) and asking it to seed
552	* the page allocator with some fresh pages (VERR_GMM_SEED_ME). Ring-3 will
553	* then perform an SUPPageAlloc(cbChunk >> PAGE_SHIFT) call and make a
554	* "SeededAllocPages" call to ring-0.
555	*
556	* The first time ring-0 sees the VERR_NOT_SUPPORTED failure it will disable
557	* all page sharing (zero page detection will continue). It will also force
558	* all allocations to come from the VM which seeded the page. Both these
559	* measures are taken to make sure that there will never be any need for
560	* mapping anything into ring-3 - everything will be mapped already.
561	*
562	* Whether we'll continue to use the current MM locked memory management
563	* for this I don't quite know (I'd prefer not to and just ditch that all
564	* togther), we'll see what's simplest to do.
565	*
566	*
567	*
568	* @section sec_pgmPhys_Changes Changes
569	*
570	* Breakdown of the changes involved?
571	*/
572
573
574	/** Saved state data unit version. */
575	#define PGM_SAVED_STATE_VERSION 6
576
577	/*******************************************************************************
578	* Header Files *
579	*******************************************************************************/
580	#define LOG_GROUP LOG_GROUP_PGM
581	#include <VBox/dbgf.h>
582	#include <VBox/pgm.h>
583	#include <VBox/cpum.h>
584	#include <VBox/iom.h>
585	#include <VBox/sup.h>
586	#include <VBox/mm.h>
587	#include <VBox/em.h>
588	#include <VBox/stam.h>
589	#include <VBox/rem.h>
590	#include <VBox/dbgf.h>
591	#include <VBox/rem.h>
592	#include <VBox/selm.h>
593	#include <VBox/ssm.h>
594	#include "PGMInternal.h"
595	#include <VBox/vm.h>
596	#include <VBox/dbg.h>
597	#include <VBox/hwaccm.h>
598
599	#include <iprt/assert.h>
600	#include <iprt/alloc.h>
601	#include <iprt/asm.h>
602	#include <iprt/thread.h>
603	#include <iprt/string.h>
604	#ifdef DEBUG_bird
605	# include <iprt/env.h>
606	#endif
607	#include <VBox/param.h>
608	#include <VBox/err.h>
609
610
611
612	/*******************************************************************************
613	* Internal Functions *
614	*******************************************************************************/
615	static int pgmR3InitPaging(PVM pVM);
616	static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
617	static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
618	static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
619	static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser);
620	static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
621	static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
622	#ifdef VBOX_STRICT
623	static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser);
624	#endif
625	static DECLCALLBACK(int) pgmR3Save(PVM pVM, PSSMHANDLE pSSM);
626	static DECLCALLBACK(int) pgmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version);
627	static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0);
628	static void pgmR3ModeDataSwitch(PVM pVM, PGMMODE enmShw, PGMMODE enmGst);
629	static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher);
630
631	#ifdef VBOX_WITH_STATISTICS
632	static void pgmR3InitStats(PVM pVM);
633	#endif
634
635	#ifdef VBOX_WITH_DEBUGGER
636	/** @todo all but the two last commands must be converted to 'info'. */
637	static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
638	static DECLCALLBACK(int) pgmR3CmdMap(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
639	static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
640	static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
641	# ifdef VBOX_STRICT
642	static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
643	# endif
644	#endif
645
646
647	/*******************************************************************************
648	* Global Variables *
649	*******************************************************************************/
650	#ifdef VBOX_WITH_DEBUGGER
651	/** Command descriptors. */
652	static const DBGCCMD g_aCmds[] =
653	{
654	/* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, pResultDesc, fFlags, pfnHandler pszSyntax, ....pszDescription */
655	{ "pgmram", 0, 0, NULL, 0, NULL, 0, pgmR3CmdRam, "", "Display the ram ranges." },
656	{ "pgmmap", 0, 0, NULL, 0, NULL, 0, pgmR3CmdMap, "", "Display the mapping ranges." },
657	{ "pgmsync", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSync, "", "Sync the CR3 page." },
658	#ifdef VBOX_STRICT
659	{ "pgmassertcr3", 0, 0, NULL, 0, NULL, 0, pgmR3CmdAssertCR3, "", "Check the shadow CR3 mapping." },
660	#endif
661	{ "pgmsyncalways", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSyncAlways, "", "Toggle permanent CR3 syncing." },
662	};
663	#endif
664
665
666
667
668	/*
669	* Shadow - 32-bit mode
670	*/
671	#define PGM_SHW_TYPE PGM_TYPE_32BIT
672	#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
673	#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_32BIT_STR(name)
674	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_32BIT_STR(name)
675	#include "PGMShw.h"
676
677	/* Guest - real mode */
678	#define PGM_GST_TYPE PGM_TYPE_REAL
679	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
680	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
681	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
682	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
683	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_REAL_STR(name)
684	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_REAL_STR(name)
685	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
686	#include "PGMGst.h"
687	#include "PGMBth.h"
688	#undef BTH_PGMPOOLKIND_PT_FOR_PT
689	#undef PGM_BTH_NAME
690	#undef PGM_BTH_NAME_RC_STR
691	#undef PGM_BTH_NAME_R0_STR
692	#undef PGM_GST_TYPE
693	#undef PGM_GST_NAME
694	#undef PGM_GST_NAME_RC_STR
695	#undef PGM_GST_NAME_R0_STR
696
697	/* Guest - protected mode */
698	#define PGM_GST_TYPE PGM_TYPE_PROT
699	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
700	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
701	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
702	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
703	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_PROT_STR(name)
704	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_PROT_STR(name)
705	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
706	#include "PGMGst.h"
707	#include "PGMBth.h"
708	#undef BTH_PGMPOOLKIND_PT_FOR_PT
709	#undef PGM_BTH_NAME
710	#undef PGM_BTH_NAME_RC_STR
711	#undef PGM_BTH_NAME_R0_STR
712	#undef PGM_GST_TYPE
713	#undef PGM_GST_NAME
714	#undef PGM_GST_NAME_RC_STR
715	#undef PGM_GST_NAME_R0_STR
716
717	/* Guest - 32-bit mode */
718	#define PGM_GST_TYPE PGM_TYPE_32BIT
719	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
720	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
721	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
722	#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
723	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_32BIT_STR(name)
724	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_32BIT_STR(name)
725	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
726	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
727	#include "PGMGst.h"
728	#include "PGMBth.h"
729	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
730	#undef BTH_PGMPOOLKIND_PT_FOR_PT
731	#undef PGM_BTH_NAME
732	#undef PGM_BTH_NAME_RC_STR
733	#undef PGM_BTH_NAME_R0_STR
734	#undef PGM_GST_TYPE
735	#undef PGM_GST_NAME
736	#undef PGM_GST_NAME_RC_STR
737	#undef PGM_GST_NAME_R0_STR
738
739	#undef PGM_SHW_TYPE
740	#undef PGM_SHW_NAME
741	#undef PGM_SHW_NAME_RC_STR
742	#undef PGM_SHW_NAME_R0_STR
743
744
745	/*
746	* Shadow - PAE mode
747	*/
748	#define PGM_SHW_TYPE PGM_TYPE_PAE
749	#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
750	#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_PAE_STR(name)
751	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_PAE_STR(name)
752	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
753	#include "PGMShw.h"
754
755	/* Guest - real mode */
756	#define PGM_GST_TYPE PGM_TYPE_REAL
757	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
758	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
759	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
760	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
761	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_REAL_STR(name)
762	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_REAL_STR(name)
763	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
764	#include "PGMBth.h"
765	#undef BTH_PGMPOOLKIND_PT_FOR_PT
766	#undef PGM_BTH_NAME
767	#undef PGM_BTH_NAME_RC_STR
768	#undef PGM_BTH_NAME_R0_STR
769	#undef PGM_GST_TYPE
770	#undef PGM_GST_NAME
771	#undef PGM_GST_NAME_RC_STR
772	#undef PGM_GST_NAME_R0_STR
773
774	/* Guest - protected mode */
775	#define PGM_GST_TYPE PGM_TYPE_PROT
776	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
777	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
778	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
779	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
780	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PROT_STR(name)
781	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PROT_STR(name)
782	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
783	#include "PGMBth.h"
784	#undef BTH_PGMPOOLKIND_PT_FOR_PT
785	#undef PGM_BTH_NAME
786	#undef PGM_BTH_NAME_RC_STR
787	#undef PGM_BTH_NAME_R0_STR
788	#undef PGM_GST_TYPE
789	#undef PGM_GST_NAME
790	#undef PGM_GST_NAME_RC_STR
791	#undef PGM_GST_NAME_R0_STR
792
793	/* Guest - 32-bit mode */
794	#define PGM_GST_TYPE PGM_TYPE_32BIT
795	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
796	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
797	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
798	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
799	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_32BIT_STR(name)
800	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_32BIT_STR(name)
801	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
802	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
803	#include "PGMBth.h"
804	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
805	#undef BTH_PGMPOOLKIND_PT_FOR_PT
806	#undef PGM_BTH_NAME
807	#undef PGM_BTH_NAME_RC_STR
808	#undef PGM_BTH_NAME_R0_STR
809	#undef PGM_GST_TYPE
810	#undef PGM_GST_NAME
811	#undef PGM_GST_NAME_RC_STR
812	#undef PGM_GST_NAME_R0_STR
813
814	/* Guest - PAE mode */
815	#define PGM_GST_TYPE PGM_TYPE_PAE
816	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
817	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
818	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
819	#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
820	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PAE_STR(name)
821	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PAE_STR(name)
822	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
823	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
824	#include "PGMGst.h"
825	#include "PGMBth.h"
826	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
827	#undef BTH_PGMPOOLKIND_PT_FOR_PT
828	#undef PGM_BTH_NAME
829	#undef PGM_BTH_NAME_RC_STR
830	#undef PGM_BTH_NAME_R0_STR
831	#undef PGM_GST_TYPE
832	#undef PGM_GST_NAME
833	#undef PGM_GST_NAME_RC_STR
834	#undef PGM_GST_NAME_R0_STR
835
836	#undef PGM_SHW_TYPE
837	#undef PGM_SHW_NAME
838	#undef PGM_SHW_NAME_RC_STR
839	#undef PGM_SHW_NAME_R0_STR
840
841
842	/*
843	* Shadow - AMD64 mode
844	*/
845	#define PGM_SHW_TYPE PGM_TYPE_AMD64
846	#define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
847	#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_AMD64_STR(name)
848	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_AMD64_STR(name)
849	#include "PGMShw.h"
850
851	#ifdef VBOX_WITH_64_BITS_GUESTS
852	/* Guest - AMD64 mode */
853	# define PGM_GST_TYPE PGM_TYPE_AMD64
854	# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
855	# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
856	# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
857	# define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
858	# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_AMD64_AMD64_STR(name)
859	# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_AMD64_AMD64_STR(name)
860	# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
861	# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
862	# include "PGMGst.h"
863	# include "PGMBth.h"
864	# undef BTH_PGMPOOLKIND_PT_FOR_BIG
865	# undef BTH_PGMPOOLKIND_PT_FOR_PT
866	# undef PGM_BTH_NAME
867	# undef PGM_BTH_NAME_RC_STR
868	# undef PGM_BTH_NAME_R0_STR
869	# undef PGM_GST_TYPE
870	# undef PGM_GST_NAME
871	# undef PGM_GST_NAME_RC_STR
872	# undef PGM_GST_NAME_R0_STR
873	#endif /* VBOX_WITH_64_BITS_GUESTS */
874
875	#undef PGM_SHW_TYPE
876	#undef PGM_SHW_NAME
877	#undef PGM_SHW_NAME_RC_STR
878	#undef PGM_SHW_NAME_R0_STR
879
880
881	/*
882	* Shadow - Nested paging mode
883	*/
884	#define PGM_SHW_TYPE PGM_TYPE_NESTED
885	#define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
886	#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_NESTED_STR(name)
887	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_NESTED_STR(name)
888	#include "PGMShw.h"
889
890	/* Guest - real mode */
891	#define PGM_GST_TYPE PGM_TYPE_REAL
892	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
893	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
894	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
895	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
896	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_REAL_STR(name)
897	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_REAL_STR(name)
898	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
899	#include "PGMBth.h"
900	#undef BTH_PGMPOOLKIND_PT_FOR_PT
901	#undef PGM_BTH_NAME
902	#undef PGM_BTH_NAME_RC_STR
903	#undef PGM_BTH_NAME_R0_STR
904	#undef PGM_GST_TYPE
905	#undef PGM_GST_NAME
906	#undef PGM_GST_NAME_RC_STR
907	#undef PGM_GST_NAME_R0_STR
908
909	/* Guest - protected mode */
910	#define PGM_GST_TYPE PGM_TYPE_PROT
911	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
912	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
913	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
914	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
915	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PROT_STR(name)
916	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PROT_STR(name)
917	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
918	#include "PGMBth.h"
919	#undef BTH_PGMPOOLKIND_PT_FOR_PT
920	#undef PGM_BTH_NAME
921	#undef PGM_BTH_NAME_RC_STR
922	#undef PGM_BTH_NAME_R0_STR
923	#undef PGM_GST_TYPE
924	#undef PGM_GST_NAME
925	#undef PGM_GST_NAME_RC_STR
926	#undef PGM_GST_NAME_R0_STR
927
928	/* Guest - 32-bit mode */
929	#define PGM_GST_TYPE PGM_TYPE_32BIT
930	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
931	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
932	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
933	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
934	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_32BIT_STR(name)
935	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_32BIT_STR(name)
936	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
937	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
938	#include "PGMBth.h"
939	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
940	#undef BTH_PGMPOOLKIND_PT_FOR_PT
941	#undef PGM_BTH_NAME
942	#undef PGM_BTH_NAME_RC_STR
943	#undef PGM_BTH_NAME_R0_STR
944	#undef PGM_GST_TYPE
945	#undef PGM_GST_NAME
946	#undef PGM_GST_NAME_RC_STR
947	#undef PGM_GST_NAME_R0_STR
948
949	/* Guest - PAE mode */
950	#define PGM_GST_TYPE PGM_TYPE_PAE
951	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
952	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
953	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
954	#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
955	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PAE_STR(name)
956	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PAE_STR(name)
957	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
958	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
959	#include "PGMBth.h"
960	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
961	#undef BTH_PGMPOOLKIND_PT_FOR_PT
962	#undef PGM_BTH_NAME
963	#undef PGM_BTH_NAME_RC_STR
964	#undef PGM_BTH_NAME_R0_STR
965	#undef PGM_GST_TYPE
966	#undef PGM_GST_NAME
967	#undef PGM_GST_NAME_RC_STR
968	#undef PGM_GST_NAME_R0_STR
969
970	#ifdef VBOX_WITH_64_BITS_GUESTS
971	/* Guest - AMD64 mode */
972	# define PGM_GST_TYPE PGM_TYPE_AMD64
973	# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
974	# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
975	# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
976	# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
977	# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_AMD64_STR(name)
978	# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_AMD64_STR(name)
979	# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
980	# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
981	# include "PGMBth.h"
982	# undef BTH_PGMPOOLKIND_PT_FOR_BIG
983	# undef BTH_PGMPOOLKIND_PT_FOR_PT
984	# undef PGM_BTH_NAME
985	# undef PGM_BTH_NAME_RC_STR
986	# undef PGM_BTH_NAME_R0_STR
987	# undef PGM_GST_TYPE
988	# undef PGM_GST_NAME
989	# undef PGM_GST_NAME_RC_STR
990	# undef PGM_GST_NAME_R0_STR
991	#endif /* VBOX_WITH_64_BITS_GUESTS */
992
993	#undef PGM_SHW_TYPE
994	#undef PGM_SHW_NAME
995	#undef PGM_SHW_NAME_RC_STR
996	#undef PGM_SHW_NAME_R0_STR
997
998
999	/*
1000	* Shadow - EPT
1001	*/
1002	#define PGM_SHW_TYPE PGM_TYPE_EPT
1003	#define PGM_SHW_NAME(name) PGM_SHW_NAME_EPT(name)
1004	#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_EPT_STR(name)
1005	#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_EPT_STR(name)
1006	#include "PGMShw.h"
1007
1008	/* Guest - real mode */
1009	#define PGM_GST_TYPE PGM_TYPE_REAL
1010	#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
1011	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
1012	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
1013	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_REAL(name)
1014	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_REAL_STR(name)
1015	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_REAL_STR(name)
1016	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1017	#include "PGMBth.h"
1018	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1019	#undef PGM_BTH_NAME
1020	#undef PGM_BTH_NAME_RC_STR
1021	#undef PGM_BTH_NAME_R0_STR
1022	#undef PGM_GST_TYPE
1023	#undef PGM_GST_NAME
1024	#undef PGM_GST_NAME_RC_STR
1025	#undef PGM_GST_NAME_R0_STR
1026
1027	/* Guest - protected mode */
1028	#define PGM_GST_TYPE PGM_TYPE_PROT
1029	#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
1030	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
1031	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
1032	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PROT(name)
1033	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PROT_STR(name)
1034	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PROT_STR(name)
1035	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1036	#include "PGMBth.h"
1037	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1038	#undef PGM_BTH_NAME
1039	#undef PGM_BTH_NAME_RC_STR
1040	#undef PGM_BTH_NAME_R0_STR
1041	#undef PGM_GST_TYPE
1042	#undef PGM_GST_NAME
1043	#undef PGM_GST_NAME_RC_STR
1044	#undef PGM_GST_NAME_R0_STR
1045
1046	/* Guest - 32-bit mode */
1047	#define PGM_GST_TYPE PGM_TYPE_32BIT
1048	#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
1049	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
1050	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
1051	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_32BIT(name)
1052	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_32BIT_STR(name)
1053	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_32BIT_STR(name)
1054	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
1055	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
1056	#include "PGMBth.h"
1057	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1058	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1059	#undef PGM_BTH_NAME
1060	#undef PGM_BTH_NAME_RC_STR
1061	#undef PGM_BTH_NAME_R0_STR
1062	#undef PGM_GST_TYPE
1063	#undef PGM_GST_NAME
1064	#undef PGM_GST_NAME_RC_STR
1065	#undef PGM_GST_NAME_R0_STR
1066
1067	/* Guest - PAE mode */
1068	#define PGM_GST_TYPE PGM_TYPE_PAE
1069	#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
1070	#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
1071	#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
1072	#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PAE(name)
1073	#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PAE_STR(name)
1074	#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PAE_STR(name)
1075	#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1076	#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1077	#include "PGMBth.h"
1078	#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1079	#undef BTH_PGMPOOLKIND_PT_FOR_PT
1080	#undef PGM_BTH_NAME
1081	#undef PGM_BTH_NAME_RC_STR
1082	#undef PGM_BTH_NAME_R0_STR
1083	#undef PGM_GST_TYPE
1084	#undef PGM_GST_NAME
1085	#undef PGM_GST_NAME_RC_STR
1086	#undef PGM_GST_NAME_R0_STR
1087
1088	#ifdef VBOX_WITH_64_BITS_GUESTS
1089	/* Guest - AMD64 mode */
1090	# define PGM_GST_TYPE PGM_TYPE_AMD64
1091	# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1092	# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
1093	# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1094	# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_AMD64(name)
1095	# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_AMD64_STR(name)
1096	# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_AMD64_STR(name)
1097	# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1098	# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1099	# include "PGMBth.h"
1100	# undef BTH_PGMPOOLKIND_PT_FOR_BIG
1101	# undef BTH_PGMPOOLKIND_PT_FOR_PT
1102	# undef PGM_BTH_NAME
1103	# undef PGM_BTH_NAME_RC_STR
1104	# undef PGM_BTH_NAME_R0_STR
1105	# undef PGM_GST_TYPE
1106	# undef PGM_GST_NAME
1107	# undef PGM_GST_NAME_RC_STR
1108	# undef PGM_GST_NAME_R0_STR
1109	#endif /* VBOX_WITH_64_BITS_GUESTS */
1110
1111	#undef PGM_SHW_TYPE
1112	#undef PGM_SHW_NAME
1113	#undef PGM_SHW_NAME_RC_STR
1114	#undef PGM_SHW_NAME_R0_STR
1115
1116
1117
1118	/**
1119	* Initiates the paging of VM.
1120	*
1121	* @returns VBox status code.
1122	* @param pVM Pointer to VM structure.
1123	*/
1124	VMMR3DECL(int) PGMR3Init(PVM pVM)
1125	{
1126	LogFlow(("PGMR3Init:\n"));
1127
1128	/*
1129	* Assert alignment and sizes.
1130	*/
1131	AssertRelease(sizeof(pVM->pgm.s) <= sizeof(pVM->pgm.padding));
1132
1133	/*
1134	* Init the structure.
1135	*/
1136	pVM->pgm.s.offVM = RT_OFFSETOF(VM, pgm.s);
1137	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
1138	pVM->pgm.s.enmGuestMode = PGMMODE_INVALID;
1139	pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1140	pVM->pgm.s.GCPhysCR3 = NIL_RTGCPHYS;
1141	pVM->pgm.s.GCPhysGstCR3Monitored = NIL_RTGCPHYS;
1142	pVM->pgm.s.fA20Enabled = true;
1143	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1; /* default; checked later */
1144	pVM->pgm.s.pGstPaePDPTHC = NULL;
1145	pVM->pgm.s.pGstPaePDPTGC = 0;
1146	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apGstPaePDsHC); i++)
1147	{
1148	pVM->pgm.s.apGstPaePDsHC[i] = NULL;
1149	pVM->pgm.s.apGstPaePDsGC[i] = 0;
1150	pVM->pgm.s.aGCPhysGstPaePDs[i] = NIL_RTGCPHYS;
1151	pVM->pgm.s.aGCPhysGstPaePDsMonitored[i] = NIL_RTGCPHYS;
1152	}
1153
1154	#ifdef VBOX_STRICT
1155	VMR3AtStateRegister(pVM, pgmR3ResetNoMorePhysWritesFlag, NULL);
1156	#endif
1157
1158	/*
1159	* Get the configured RAM size - to estimate saved state size.
1160	*/
1161	uint64_t cbRam;
1162	int rc = CFGMR3QueryU64(CFGMR3GetRoot(pVM), "RamSize", &cbRam);
1163	if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1164	cbRam = pVM->pgm.s.cbRamSize = 0;
1165	else if (VBOX_SUCCESS(rc))
1166	{
1167	if (cbRam < PAGE_SIZE)
1168	cbRam = 0;
1169	cbRam = RT_ALIGN_64(cbRam, PAGE_SIZE);
1170	pVM->pgm.s.cbRamSize = (RTUINT)cbRam;
1171	}
1172	else
1173	{
1174	AssertMsgFailed(("Configuration error: Failed to query integer \"RamSize\", rc=%Vrc.\n", rc));
1175	return rc;
1176	}
1177
1178	/*
1179	* Register saved state data unit.
1180	*/
1181	rc = SSMR3RegisterInternal(pVM, "pgm", 1, PGM_SAVED_STATE_VERSION, (size_t)cbRam + sizeof(PGM),
1182	NULL, pgmR3Save, NULL,
1183	NULL, pgmR3Load, NULL);
1184	if (VBOX_FAILURE(rc))
1185	return rc;
1186
1187	/*
1188	* Initialize the PGM critical section and flush the phys TLBs
1189	*/
1190	rc = PDMR3CritSectInit(pVM, &pVM->pgm.s.CritSect, "PGM");
1191	AssertRCReturn(rc, rc);
1192
1193	PGMR3PhysChunkInvalidateTLB(pVM);
1194	PGMPhysInvalidatePageR3MapTLB(pVM);
1195	PGMPhysInvalidatePageR0MapTLB(pVM);
1196	PGMPhysInvalidatePageGCMapTLB(pVM);
1197
1198	/*
1199	* Trees
1200	*/
1201	rc = MMHyperAlloc(pVM, sizeof(PGMTREES), 0, MM_TAG_PGM, (void **)&pVM->pgm.s.pTreesR3);
1202	if (VBOX_SUCCESS(rc))
1203	{
1204	pVM->pgm.s.pTreesR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pTreesR3);
1205	pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
1206
1207	/*
1208	* Alocate the zero page.
1209	*/
1210	rc = MMHyperAlloc(pVM, PAGE_SIZE, PAGE_SIZE, MM_TAG_PGM, &pVM->pgm.s.pvZeroPgR3);
1211	}
1212	if (VBOX_SUCCESS(rc))
1213	{
1214	pVM->pgm.s.pvZeroPgGC = MMHyperR3ToRC(pVM, pVM->pgm.s.pvZeroPgR3);
1215	pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1216	AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTHCPHYS);
1217	pVM->pgm.s.HCPhysZeroPg = MMR3HyperHCVirt2HCPhys(pVM, pVM->pgm.s.pvZeroPgR3);
1218	AssertRelease(pVM->pgm.s.HCPhysZeroPg != NIL_RTHCPHYS);
1219
1220	/*
1221	* Init the paging.
1222	*/
1223	rc = pgmR3InitPaging(pVM);
1224	}
1225	if (VBOX_SUCCESS(rc))
1226	{
1227	/*
1228	* Init the page pool.
1229	*/
1230	rc = pgmR3PoolInit(pVM);
1231	}
1232	if (VBOX_SUCCESS(rc))
1233	{
1234	/*
1235	* Info & statistics
1236	*/
1237	DBGFR3InfoRegisterInternal(pVM, "mode",
1238	"Shows the current paging mode. "
1239	"Recognizes 'all', 'guest', 'shadow' and 'host' as arguments, defaulting to 'all' if nothing's given.",
1240	pgmR3InfoMode);
1241	DBGFR3InfoRegisterInternal(pVM, "pgmcr3",
1242	"Dumps all the entries in the top level paging table. No arguments.",
1243	pgmR3InfoCr3);
1244	DBGFR3InfoRegisterInternal(pVM, "phys",
1245	"Dumps all the physical address ranges. No arguments.",
1246	pgmR3PhysInfo);
1247	DBGFR3InfoRegisterInternal(pVM, "handlers",
1248	"Dumps physical, virtual and hyper virtual handlers. "
1249	"Pass 'phys', 'virt', 'hyper' as argument if only one kind is wanted."
1250	"Add 'nost' if the statistics are unwanted, use together with 'all' or explicit selection.",
1251	pgmR3InfoHandlers);
1252	DBGFR3InfoRegisterInternal(pVM, "mappings",
1253	"Dumps guest mappings.",
1254	pgmR3MapInfo);
1255
1256	STAM_REL_REG(pVM, &pVM->pgm.s.cGuestModeChanges, STAMTYPE_COUNTER, "/PGM/cGuestModeChanges", STAMUNIT_OCCURENCES, "Number of guest mode changes.");
1257	#ifdef VBOX_WITH_STATISTICS
1258	pgmR3InitStats(pVM);
1259	#endif
1260	#ifdef VBOX_WITH_DEBUGGER
1261	/*
1262	* Debugger commands.
1263	*/
1264	static bool fRegisteredCmds = false;
1265	if (!fRegisteredCmds)
1266	{
1267	int rc = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
1268	if (VBOX_SUCCESS(rc))
1269	fRegisteredCmds = true;
1270	}
1271	#endif
1272	return VINF_SUCCESS;
1273	}
1274
1275	/* Almost no cleanup necessary, MM frees all memory. */
1276	PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
1277
1278	return rc;
1279	}
1280
1281
1282	/**
1283	* Init paging.
1284	*
1285	* Since we need to check what mode the host is operating in before we can choose
1286	* the right paging functions for the host we have to delay this until R0 has
1287	* been initialized.
1288	*
1289	* @returns VBox status code.
1290	* @param pVM VM handle.
1291	*/
1292	static int pgmR3InitPaging(PVM pVM)
1293	{
1294	/*
1295	* Force a recalculation of modes and switcher so everyone gets notified.
1296	*/
1297	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
1298	pVM->pgm.s.enmGuestMode = PGMMODE_INVALID;
1299	pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1300
1301	/*
1302	* Allocate static mapping space for whatever the cr3 register
1303	* points to and in the case of PAE mode to the 4 PDs.
1304	*/
1305	int rc = MMR3HyperReserve(pVM, PAGE_SIZE * 5, "CR3 mapping", &pVM->pgm.s.GCPtrCR3Mapping);
1306	if (VBOX_FAILURE(rc))
1307	{
1308	AssertMsgFailed(("Failed to reserve two pages for cr mapping in HMA, rc=%Vrc\n", rc));
1309	return rc;
1310	}
1311	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1312
1313	/*
1314	* Allocate pages for the three possible intermediate contexts
1315	* (AMD64, PAE and plain 32-Bit). We maintain all three contexts
1316	* for the sake of simplicity. The AMD64 uses the PAE for the
1317	* lower levels, making the total number of pages 11 (3 + 7 + 1).
1318	*
1319	* We assume that two page tables will be enought for the core code
1320	* mappings (HC virtual and identity).
1321	*/
1322	pVM->pgm.s.pInterPD = (PX86PD)MMR3PageAllocLow(pVM);
1323	pVM->pgm.s.apInterPTs[0] = (PX86PT)MMR3PageAllocLow(pVM);
1324	pVM->pgm.s.apInterPTs[1] = (PX86PT)MMR3PageAllocLow(pVM);
1325	pVM->pgm.s.apInterPaePTs[0] = (PX86PTPAE)MMR3PageAlloc(pVM);
1326	pVM->pgm.s.apInterPaePTs[1] = (PX86PTPAE)MMR3PageAlloc(pVM);
1327	pVM->pgm.s.apInterPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM);
1328	pVM->pgm.s.apInterPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM);
1329	pVM->pgm.s.apInterPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM);
1330	pVM->pgm.s.apInterPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM);
1331	pVM->pgm.s.pInterPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM);
1332	pVM->pgm.s.pInterPaePDPT64 = (PX86PDPT)MMR3PageAllocLow(pVM);
1333	pVM->pgm.s.pInterPaePML4 = (PX86PML4)MMR3PageAllocLow(pVM);
1334	if ( !pVM->pgm.s.pInterPD
1335	\|\| !pVM->pgm.s.apInterPTs[0]
1336	\|\| !pVM->pgm.s.apInterPTs[1]
1337	\|\| !pVM->pgm.s.apInterPaePTs[0]
1338	\|\| !pVM->pgm.s.apInterPaePTs[1]
1339	\|\| !pVM->pgm.s.apInterPaePDs[0]
1340	\|\| !pVM->pgm.s.apInterPaePDs[1]
1341	\|\| !pVM->pgm.s.apInterPaePDs[2]
1342	\|\| !pVM->pgm.s.apInterPaePDs[3]
1343	\|\| !pVM->pgm.s.pInterPaePDPT
1344	\|\| !pVM->pgm.s.pInterPaePDPT64
1345	\|\| !pVM->pgm.s.pInterPaePML4)
1346	{
1347	AssertMsgFailed(("Failed to allocate pages for the intermediate context!\n"));
1348	return VERR_NO_PAGE_MEMORY;
1349	}
1350
1351	pVM->pgm.s.HCPhysInterPD = MMPage2Phys(pVM, pVM->pgm.s.pInterPD);
1352	AssertRelease(pVM->pgm.s.HCPhysInterPD != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPD & PAGE_OFFSET_MASK));
1353	pVM->pgm.s.HCPhysInterPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT);
1354	AssertRelease(pVM->pgm.s.HCPhysInterPaePDPT != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePDPT & PAGE_OFFSET_MASK));
1355	pVM->pgm.s.HCPhysInterPaePML4 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePML4);
1356	AssertRelease(pVM->pgm.s.HCPhysInterPaePML4 != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePML4 & PAGE_OFFSET_MASK));
1357
1358	/*
1359	* Initialize the pages, setting up the PML4 and PDPT for repetitive 4GB action.
1360	*/
1361	ASMMemZeroPage(pVM->pgm.s.pInterPD);
1362	ASMMemZeroPage(pVM->pgm.s.apInterPTs[0]);
1363	ASMMemZeroPage(pVM->pgm.s.apInterPTs[1]);
1364
1365	ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[0]);
1366	ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[1]);
1367
1368	ASMMemZeroPage(pVM->pgm.s.pInterPaePDPT);
1369	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apInterPaePDs); i++)
1370	{
1371	ASMMemZeroPage(pVM->pgm.s.apInterPaePDs[i]);
1372	pVM->pgm.s.pInterPaePDPT->a[i].u = X86_PDPE_P \| PGM_PLXFLAGS_PERMANENT
1373	\| MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[i]);
1374	}
1375
1376	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePDPT64->a); i++)
1377	{
1378	const unsigned iPD = i % RT_ELEMENTS(pVM->pgm.s.apInterPaePDs);
1379	pVM->pgm.s.pInterPaePDPT64->a[i].u = X86_PDPE_P \| X86_PDPE_RW \| X86_PDPE_US \| X86_PDPE_A \| PGM_PLXFLAGS_PERMANENT
1380	\| MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[iPD]);
1381	}
1382
1383	RTHCPHYS HCPhysInterPaePDPT64 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64);
1384	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePML4->a); i++)
1385	pVM->pgm.s.pInterPaePML4->a[i].u = X86_PML4E_P \| X86_PML4E_RW \| X86_PML4E_US \| X86_PML4E_A \| PGM_PLXFLAGS_PERMANENT
1386	\| HCPhysInterPaePDPT64;
1387
1388	/*
1389	* Allocate pages for the three possible guest contexts (AMD64, PAE and plain 32-Bit).
1390	* We allocate pages for all three posibilities in order to simplify mappings and
1391	* avoid resource failure during mode switches. So, we need to cover all levels of the
1392	* of the first 4GB down to PD level.
1393	* As with the intermediate context, AMD64 uses the PAE PDPT and PDs.
1394	*/
1395	pVM->pgm.s.pHC32BitPD = (PX86PD)MMR3PageAllocLow(pVM);
1396	pVM->pgm.s.apHCPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM);
1397	pVM->pgm.s.apHCPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM);
1398	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[0] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[1]);
1399	pVM->pgm.s.apHCPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM);
1400	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[1] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[2]);
1401	pVM->pgm.s.apHCPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM);
1402	AssertRelease((uintptr_t)pVM->pgm.s.apHCPaePDs[2] + PAGE_SIZE == (uintptr_t)pVM->pgm.s.apHCPaePDs[3]);
1403	pVM->pgm.s.pHCPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM);
1404	pVM->pgm.s.pHCNestedRoot = MMR3PageAllocLow(pVM);
1405
1406	if ( !pVM->pgm.s.pHC32BitPD
1407	\|\| !pVM->pgm.s.apHCPaePDs[0]
1408	\|\| !pVM->pgm.s.apHCPaePDs[1]
1409	\|\| !pVM->pgm.s.apHCPaePDs[2]
1410	\|\| !pVM->pgm.s.apHCPaePDs[3]
1411	\|\| !pVM->pgm.s.pHCPaePDPT
1412	\|\| !pVM->pgm.s.pHCNestedRoot)
1413	{
1414	AssertMsgFailed(("Failed to allocate pages for the intermediate context!\n"));
1415	return VERR_NO_PAGE_MEMORY;
1416	}
1417
1418	/* get physical addresses. */
1419	pVM->pgm.s.HCPhys32BitPD = MMPage2Phys(pVM, pVM->pgm.s.pHC32BitPD);
1420	Assert(MMPagePhys2Page(pVM, pVM->pgm.s.HCPhys32BitPD) == pVM->pgm.s.pHC32BitPD);
1421	pVM->pgm.s.aHCPhysPaePDs[0] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[0]);
1422	pVM->pgm.s.aHCPhysPaePDs[1] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[1]);
1423	pVM->pgm.s.aHCPhysPaePDs[2] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[2]);
1424	pVM->pgm.s.aHCPhysPaePDs[3] = MMPage2Phys(pVM, pVM->pgm.s.apHCPaePDs[3]);
1425	pVM->pgm.s.HCPhysPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pHCPaePDPT);
1426	pVM->pgm.s.HCPhysNestedRoot = MMPage2Phys(pVM, pVM->pgm.s.pHCNestedRoot);
1427
1428	/*
1429	* Initialize the pages, setting up the PML4 and PDPT for action below 4GB.
1430	*/
1431	ASMMemZero32(pVM->pgm.s.pHC32BitPD, PAGE_SIZE);
1432	ASMMemZero32(pVM->pgm.s.pHCPaePDPT, PAGE_SIZE);
1433	ASMMemZero32(pVM->pgm.s.pHCNestedRoot, PAGE_SIZE);
1434	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apHCPaePDs); i++)
1435	{
1436	ASMMemZero32(pVM->pgm.s.apHCPaePDs[i], PAGE_SIZE);
1437	pVM->pgm.s.pHCPaePDPT->a[i].u = X86_PDPE_P \| PGM_PLXFLAGS_PERMANENT \| pVM->pgm.s.aHCPhysPaePDs[i];
1438	/* The flags will be corrected when entering and leaving long mode. */
1439	}
1440
1441	CPUMSetHyperCR3(pVM, (uint32_t)pVM->pgm.s.HCPhys32BitPD);
1442
1443	/*
1444	* Initialize paging workers and mode from current host mode
1445	* and the guest running in real mode.
1446	*/
1447	pVM->pgm.s.enmHostMode = SUPGetPagingMode();
1448	switch (pVM->pgm.s.enmHostMode)
1449	{
1450	case SUPPAGINGMODE_32_BIT:
1451	case SUPPAGINGMODE_32_BIT_GLOBAL:
1452	case SUPPAGINGMODE_PAE:
1453	case SUPPAGINGMODE_PAE_GLOBAL:
1454	case SUPPAGINGMODE_PAE_NX:
1455	case SUPPAGINGMODE_PAE_GLOBAL_NX:
1456	break;
1457
1458	case SUPPAGINGMODE_AMD64:
1459	case SUPPAGINGMODE_AMD64_GLOBAL:
1460	case SUPPAGINGMODE_AMD64_NX:
1461	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1462	#ifndef VBOX_WITH_HYBIRD_32BIT_KERNEL
1463	if (ARCH_BITS != 64)
1464	{
1465	AssertMsgFailed(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1466	LogRel(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1467	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1468	}
1469	#endif
1470	break;
1471	default:
1472	AssertMsgFailed(("Host mode %d is not supported\n", pVM->pgm.s.enmHostMode));
1473	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1474	}
1475	rc = pgmR3ModeDataInit(pVM, false /* don't resolve GC and R0 syms yet */);
1476	if (VBOX_SUCCESS(rc))
1477	rc = PGMR3ChangeMode(pVM, PGMMODE_REAL);
1478	if (VBOX_SUCCESS(rc))
1479	{
1480	LogFlow(("pgmR3InitPaging: returns successfully\n"));
1481	#if HC_ARCH_BITS == 64
1482	LogRel(("Debug: HCPhys32BitPD=%VHp aHCPhysPaePDs={%RHp,%RHp,%RHp,%RHp} HCPhysPaePDPT=%RHp HCPhysPaePML4=%RHp\n",
1483	pVM->pgm.s.HCPhys32BitPD,
1484	pVM->pgm.s.aHCPhysPaePDs[0], pVM->pgm.s.aHCPhysPaePDs[1], pVM->pgm.s.aHCPhysPaePDs[2], pVM->pgm.s.aHCPhysPaePDs[3],
1485	pVM->pgm.s.HCPhysPaePDPT,
1486	pVM->pgm.s.HCPhysPaePML4));
1487	LogRel(("Debug: HCPhysInterPD=%RHp HCPhysInterPaePDPT=%RHp HCPhysInterPaePML4=%RHp\n",
1488	pVM->pgm.s.HCPhysInterPD, pVM->pgm.s.HCPhysInterPaePDPT, pVM->pgm.s.HCPhysInterPaePML4));
1489	LogRel(("Debug: apInterPTs={%RHp,%RHp} apInterPaePTs={%RHp,%RHp} apInterPaePDs={%RHp,%RHp,%RHp,%RHp} pInterPaePDPT64=%RHp\n",
1490	MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[1]),
1491	MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[1]),
1492	MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[1]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[2]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[3]),
1493	MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64)));
1494	#endif
1495
1496	return VINF_SUCCESS;
1497	}
1498
1499	LogFlow(("pgmR3InitPaging: returns %Vrc\n", rc));
1500	return rc;
1501	}
1502
1503
1504	#ifdef VBOX_WITH_STATISTICS
1505	/**
1506	* Init statistics
1507	*/
1508	static void pgmR3InitStats(PVM pVM)
1509	{
1510	PPGM pPGM = &pVM->pgm.s;
1511	unsigned i;
1512
1513	/*
1514	* Note! The layout of this function matches the member layout exactly!
1515	*/
1516
1517	/* Common - misc variables */
1518	STAM_REG(pVM, &pPGM->cAllPages, STAMTYPE_U32, "/PGM/Page/cAllPages", STAMUNIT_OCCURENCES, "The total number of pages.");
1519	STAM_REG(pVM, &pPGM->cPrivatePages, STAMTYPE_U32, "/PGM/Page/cPrivatePages", STAMUNIT_OCCURENCES, "The number of private pages.");
1520	STAM_REG(pVM, &pPGM->cSharedPages, STAMTYPE_U32, "/PGM/Page/cSharedPages", STAMUNIT_OCCURENCES, "The number of shared pages.");
1521	STAM_REG(pVM, &pPGM->cZeroPages, STAMTYPE_U32, "/PGM/Page/cZeroPages", STAMUNIT_OCCURENCES, "The number of zero backed pages.");
1522	STAM_REG(pVM, &pPGM->ChunkR3Map.c, STAMTYPE_U32, "/PGM/ChunkR3Map/c", STAMUNIT_OCCURENCES, "Number of mapped chunks.");
1523	STAM_REG(pVM, &pPGM->ChunkR3Map.cMax, STAMTYPE_U32, "/PGM/ChunkR3Map/cMax", STAMUNIT_OCCURENCES, "Maximum number of mapped chunks.");
1524
1525	/* Common - stats */
1526	#ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1527	STAM_REG(pVM, &pPGM->StatTrackVirgin, STAMTYPE_COUNTER, "/PGM/Track/Virgin", STAMUNIT_OCCURENCES, "The number of first time shadowings");
1528	STAM_REG(pVM, &pPGM->StatTrackAliased, STAMTYPE_COUNTER, "/PGM/Track/Aliased", STAMUNIT_OCCURENCES, "The number of times switching to cRef2, i.e. the page is being shadowed by two PTs.");
1529	STAM_REG(pVM, &pPGM->StatTrackAliasedMany, STAMTYPE_COUNTER, "/PGM/Track/AliasedMany", STAMUNIT_OCCURENCES, "The number of times we're tracking using cRef2.");
1530	STAM_REG(pVM, &pPGM->StatTrackAliasedLots, STAMTYPE_COUNTER, "/PGM/Track/AliasedLots", STAMUNIT_OCCURENCES, "The number of times we're hitting pages which has overflowed cRef2");
1531	STAM_REG(pVM, &pPGM->StatTrackOverflows, STAMTYPE_COUNTER, "/PGM/Track/Overflows", STAMUNIT_OCCURENCES, "The number of times the extent list grows to long.");
1532	STAM_REG(pVM, &pPGM->StatTrackDeref, STAMTYPE_PROFILE, "/PGM/Track/Deref", STAMUNIT_OCCURENCES, "Profiling of SyncPageWorkerTrackDeref (expensive).");
1533	#endif
1534	for (i = 0; i < RT_ELEMENTS(pPGM->StatSyncPtPD); i++)
1535	STAMR3RegisterF(pVM, &pPGM->StatSyncPtPD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1536	"The number of SyncPT per PD n.", "/PGM/PDSyncPT/%04X", i);
1537	for (i = 0; i < RT_ELEMENTS(pPGM->StatSyncPagePD); i++)
1538	STAMR3RegisterF(pVM, &pPGM->StatSyncPagePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1539	"The number of SyncPage per PD n.", "/PGM/PDSyncPage/%04X", i);
1540
1541	/* R3 only: */
1542	STAM_REG(pVM, &pPGM->StatR3DetectedConflicts, STAMTYPE_COUNTER, "/PGM/R3/DetectedConflicts", STAMUNIT_OCCURENCES, "The number of times PGMR3CheckMappingConflicts() detected a conflict.");
1543	STAM_REG(pVM, &pPGM->StatR3ResolveConflict, STAMTYPE_PROFILE, "/PGM/R3/ResolveConflict", STAMUNIT_TICKS_PER_CALL, "pgmR3SyncPTResolveConflict() profiling (includes the entire relocation).");
1544	STAM_REG(pVM, &pPGM->StatR3GuestPDWrite, STAMTYPE_COUNTER, "/PGM/R3/PDWrite", STAMUNIT_OCCURENCES, "The total number of times pgmHCGuestPDWriteHandler() was called.");
1545	STAM_REG(pVM, &pPGM->StatR3GuestPDWriteConflict, STAMTYPE_COUNTER, "/PGM/R3/PDWriteConflict", STAMUNIT_OCCURENCES, "The number of times pgmHCGuestPDWriteHandler() detected a conflict.");
1546	STAM_REG(pVM, &pPGM->StatR3DynRamTotal, STAMTYPE_COUNTER, "/PGM/DynAlloc/TotalAlloc", STAMUNIT_MEGABYTES, "Allocated MBs of guest ram.");
1547	STAM_REG(pVM, &pPGM->StatR3DynRamGrow, STAMTYPE_COUNTER, "/PGM/DynAlloc/Grow", STAMUNIT_OCCURENCES, "Nr of pgmr3PhysGrowRange calls.");
1548
1549	/* GC only: */
1550	STAM_REG(pVM, &pPGM->StatRCDynMapCacheHits, STAMTYPE_COUNTER, "/PGM/RC/DynMapCache/Hits" , STAMUNIT_OCCURENCES, "Number of dynamic page mapping cache hits.");
1551	STAM_REG(pVM, &pPGM->StatRCDynMapCacheMisses, STAMTYPE_COUNTER, "/PGM/RC/DynMapCache/Misses" , STAMUNIT_OCCURENCES, "Number of dynamic page mapping cache misses.");
1552	STAM_REG(pVM, &pPGM->StatRCInvlPgConflict, STAMTYPE_COUNTER, "/PGM/RC/InvlPgConflict", STAMUNIT_OCCURENCES, "Number of times PGMInvalidatePage() detected a mapping conflict.");
1553	STAM_REG(pVM, &pPGM->StatRCInvlPgSyncMonCR3, STAMTYPE_COUNTER, "/PGM/RC/InvlPgSyncMonitorCR3", STAMUNIT_OCCURENCES, "Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3.");
1554
1555	/* RZ only: */
1556	STAM_REG(pVM, &pPGM->StatRZTrap0e, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMTrap0eHandler() body.");
1557	STAM_REG(pVM, &pPGM->StatRZTrap0eTimeCheckPageFault, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time/CheckPageFault", STAMUNIT_TICKS_PER_CALL, "Profiling of checking for dirty/access emulation faults.");
1558	STAM_REG(pVM, &pPGM->StatRZTrap0eTimeSyncPT, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of lazy page table syncing.");
1559	STAM_REG(pVM, &pPGM->StatRZTrap0eTimeMapping, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time/Mapping", STAMUNIT_TICKS_PER_CALL, "Profiling of checking virtual mappings.");
1560	STAM_REG(pVM, &pPGM->StatRZTrap0eTimeOutOfSync, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time/OutOfSync", STAMUNIT_TICKS_PER_CALL, "Profiling of out of sync page handling.");
1561	STAM_REG(pVM, &pPGM->StatRZTrap0eTimeHandlers, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of checking handlers.");
1562	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2CSAM, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/CSAM", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is CSAM.");
1563	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2DirtyAndAccessed, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/DirtyAndAccessedBits", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation.");
1564	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2GuestTrap, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/GuestTrap", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a guest trap.");
1565	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2HndPhys, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/HandlerPhysical", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a physical handler.");
1566	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2HndVirt, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/HandlerVirtual", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is a virtual handler.");
1567	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2HndUnhandled, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/HandlerUnhandled", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page.");
1568	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2Misc, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/Misc", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is not known.");
1569	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2OutOfSync, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/OutOfSync", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync page.");
1570	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2OutOfSyncHndPhys, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/OutOfSyncHndPhys", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page.");
1571	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2OutOfSyncHndVirt, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/OutOfSyncHndVirt", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page.");
1572	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2OutOfSyncHndObs, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/OutOfSyncObsHnd", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is an obsolete handler page.");
1573	STAM_REG(pVM, &pPGM->StatRZTrap0eTime2SyncPT, STAMTYPE_PROFILE, "/PGM/RZ/Trap0e/Time2/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT.");
1574	STAM_REG(pVM, &pPGM->StatRZTrap0eConflicts, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Conflicts", STAMUNIT_OCCURENCES, "The number of times #PF was caused by an undetected conflict.");
1575	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersMapping, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/Mapping", STAMUNIT_OCCURENCES, "Number of traps due to access handlers in mappings.");
1576	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersOutOfSync, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/OutOfSync", STAMUNIT_OCCURENCES, "Number of traps due to out-of-sync handled pages.");
1577	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersPhysical, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/Physical", STAMUNIT_OCCURENCES, "Number of traps due to physical access handlers.");
1578	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersVirtual, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/Virtual", STAMUNIT_OCCURENCES, "Number of traps due to virtual access handlers.");
1579	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersVirtualByPhys, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/VirtualByPhys", STAMUNIT_OCCURENCES, "Number of traps due to virtual access handlers by physical address.");
1580	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersVirtualUnmarked,STAMTYPE_COUNTER,"/PGM/RZ/Trap0e/Handlers/VirtualUnmarked",STAMUNIT_OCCURENCES, "Number of traps due to virtual access handlers by virtual address (without proper physical flags).");
1581	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersUnhandled, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/Unhandled", STAMUNIT_OCCURENCES, "Number of traps due to access outside range of monitored page(s).");
1582	STAM_REG(pVM, &pPGM->StatRZTrap0eHandlersInvalid, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Handlers/Invalid", STAMUNIT_OCCURENCES, "Number of traps due to access to invalid physical memory.");
1583	STAM_REG(pVM, &pPGM->StatRZTrap0eUSNotPresentRead, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/NPRead", STAMUNIT_OCCURENCES, "Number of user mode not present read page faults.");
1584	STAM_REG(pVM, &pPGM->StatRZTrap0eUSNotPresentWrite, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/NPWrite", STAMUNIT_OCCURENCES, "Number of user mode not present write page faults.");
1585	STAM_REG(pVM, &pPGM->StatRZTrap0eUSWrite, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/Write", STAMUNIT_OCCURENCES, "Number of user mode write page faults.");
1586	STAM_REG(pVM, &pPGM->StatRZTrap0eUSReserved, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/Reserved", STAMUNIT_OCCURENCES, "Number of user mode reserved bit page faults.");
1587	STAM_REG(pVM, &pPGM->StatRZTrap0eUSNXE, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/NXE", STAMUNIT_OCCURENCES, "Number of user mode NXE page faults.");
1588	STAM_REG(pVM, &pPGM->StatRZTrap0eUSRead, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/User/Read", STAMUNIT_OCCURENCES, "Number of user mode read page faults.");
1589	STAM_REG(pVM, &pPGM->StatRZTrap0eSVNotPresentRead, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/Supervisor/NPRead", STAMUNIT_OCCURENCES, "Number of supervisor mode not present read page faults.");
1590	STAM_REG(pVM, &pPGM->StatRZTrap0eSVNotPresentWrite, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/Supervisor/NPWrite", STAMUNIT_OCCURENCES, "Number of supervisor mode not present write page faults.");
1591	STAM_REG(pVM, &pPGM->StatRZTrap0eSVWrite, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/Supervisor/Write", STAMUNIT_OCCURENCES, "Number of supervisor mode write page faults.");
1592	STAM_REG(pVM, &pPGM->StatRZTrap0eSVReserved, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/Supervisor/Reserved", STAMUNIT_OCCURENCES, "Number of supervisor mode reserved bit page faults.");
1593	STAM_REG(pVM, &pPGM->StatRZTrap0eSNXE, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/Err/Supervisor/NXE", STAMUNIT_OCCURENCES, "Number of supervisor mode NXE page faults.");
1594	STAM_REG(pVM, &pPGM->StatRZTrap0eGuestPF, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/GuestPF", STAMUNIT_OCCURENCES, "Number of real guest page faults.");
1595	STAM_REG(pVM, &pPGM->StatRZTrap0eGuestPFUnh, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/GuestPF/Unhandled", STAMUNIT_OCCURENCES, "Number of real guest page faults from the 'unhandled' case.");
1596	STAM_REG(pVM, &pPGM->StatRZTrap0eGuestPFMapping, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/GuestPF/InMapping", STAMUNIT_OCCURENCES, "Number of real guest page faults in a mapping.");
1597	STAM_REG(pVM, &pPGM->StatRZTrap0eWPEmulInRZ, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/WP/InRZ", STAMUNIT_OCCURENCES, "Number of guest page faults due to X86_CR0_WP emulation.");
1598	STAM_REG(pVM, &pPGM->StatRZTrap0eWPEmulToR3, STAMTYPE_COUNTER, "/PGM/RZ/Trap0e/WP/ToR3", STAMUNIT_OCCURENCES, "Number of guest page faults due to X86_CR0_WP emulation (forward to R3 for emulation).");
1599	for (i = 0; i < RT_ELEMENTS(pPGM->StatRZTrap0ePD); i++)
1600	STAMR3RegisterF(pVM, &pPGM->StatRZTrap0ePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1601	"The number of traps in page directory n.", "/PGM/RZ/Trap0e/PD/%04X", i);
1602	STAM_REG(pVM, &pPGM->StatRZGuestCR3WriteHandled, STAMTYPE_COUNTER, "/PGM/RZ/CR3WriteHandled", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 change was successfully handled.");
1603	STAM_REG(pVM, &pPGM->StatRZGuestCR3WriteUnhandled, STAMTYPE_COUNTER, "/PGM/RZ/CR3WriteUnhandled", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 change was passed back to the recompiler.");
1604	STAM_REG(pVM, &pPGM->StatRZGuestCR3WriteConflict, STAMTYPE_COUNTER, "/PGM/RZ/CR3WriteConflict", STAMUNIT_OCCURENCES, "The number of times the Guest CR3 monitoring detected a conflict.");
1605	STAM_REG(pVM, &pPGM->StatRZGuestROMWriteHandled, STAMTYPE_COUNTER, "/PGM/RZ/ROMWriteHandled", STAMUNIT_OCCURENCES, "The number of times the Guest ROM change was successfully handled.");
1606	STAM_REG(pVM, &pPGM->StatRZGuestROMWriteUnhandled, STAMTYPE_COUNTER, "/PGM/RZ/ROMWriteUnhandled", STAMUNIT_OCCURENCES, "The number of times the Guest ROM change was passed back to the recompiler.");
1607
1608	/* HC only: */
1609
1610	/* RZ & R3: */
1611	STAM_REG(pVM, &pPGM->StatRZSyncCR3, STAMTYPE_PROFILE, "/PGM/RZ/SyncCR3", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() body.");
1612	STAM_REG(pVM, &pPGM->StatRZSyncCR3Handlers, STAMTYPE_PROFILE, "/PGM/RZ/SyncCR3/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() update handler section.");
1613	STAM_REG(pVM, &pPGM->StatRZSyncCR3HandlerVirtualUpdate, STAMTYPE_PROFILE, "/PGM/RZ/SyncCR3/Handlers/VirtualUpdate", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler updates.");
1614	STAM_REG(pVM, &pPGM->StatRZSyncCR3HandlerVirtualReset, STAMTYPE_PROFILE, "/PGM/RZ/SyncCR3/Handlers/VirtualReset", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler resets.");
1615	STAM_REG(pVM, &pPGM->StatRZSyncCR3Global, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/Global", STAMUNIT_OCCURENCES, "The number of global CR3 syncs.");
1616	STAM_REG(pVM, &pPGM->StatRZSyncCR3NotGlobal, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/NotGlobal", STAMUNIT_OCCURENCES, "The number of non-global CR3 syncs.");
1617	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstCacheHit, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstChacheHit", STAMUNIT_OCCURENCES, "The number of times we got some kind of a cache hit.");
1618	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstFreed, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstFreed", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry.");
1619	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstFreedSrcNP, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstFreedSrcNP", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry for which the source entry was not present.");
1620	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstNotPresent, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstNotPresent", STAMUNIT_OCCURENCES, "The number of times we've encountered a not present shadow entry for a present guest entry.");
1621	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstSkippedGlobalPD, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstSkippedGlobalPD", STAMUNIT_OCCURENCES, "The number of times a global page directory wasn't flushed.");
1622	STAM_REG(pVM, &pPGM->StatRZSyncCR3DstSkippedGlobalPT, STAMTYPE_COUNTER, "/PGM/RZ/SyncCR3/DstSkippedGlobalPT", STAMUNIT_OCCURENCES, "The number of times a page table with only global entries wasn't flushed.");
1623	STAM_REG(pVM, &pPGM->StatRZSyncPT, STAMTYPE_PROFILE, "/PGM/RZ/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the pfnSyncPT() body.");
1624	STAM_REG(pVM, &pPGM->StatRZSyncPTFailed, STAMTYPE_COUNTER, "/PGM/RZ/SyncPT/Failed", STAMUNIT_OCCURENCES, "The number of times pfnSyncPT() failed.");
1625	STAM_REG(pVM, &pPGM->StatRZSyncPT4K, STAMTYPE_COUNTER, "/PGM/RZ/SyncPT/4K", STAMUNIT_OCCURENCES, "Nr of 4K PT syncs");
1626	STAM_REG(pVM, &pPGM->StatRZSyncPT4M, STAMTYPE_COUNTER, "/PGM/RZ/SyncPT/4M", STAMUNIT_OCCURENCES, "Nr of 4M PT syncs");
1627	STAM_REG(pVM, &pPGM->StatRZSyncPagePDNAs, STAMTYPE_COUNTER, "/PGM/RZ/SyncPagePDNAs", STAMUNIT_OCCURENCES, "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1628	STAM_REG(pVM, &pPGM->StatRZSyncPagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/RZ/SyncPagePDOutOfSync", STAMUNIT_OCCURENCES, "The number of time we've encountered an out-of-sync PD in SyncPage.");
1629	STAM_REG(pVM, &pPGM->StatRZAccessedPage, STAMTYPE_COUNTER, "/PGM/RZ/AccessedPage", STAMUNIT_OCCURENCES, "The number of pages marked not present for accessed bit emulation.");
1630	STAM_REG(pVM, &pPGM->StatRZDirtyBitTracking, STAMTYPE_PROFILE, "/PGM/RZ/DirtyPage", STAMUNIT_TICKS_PER_CALL, "Profiling the dirty bit tracking in CheckPageFault().");
1631	STAM_REG(pVM, &pPGM->StatRZDirtyPage, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/Mark", STAMUNIT_OCCURENCES, "The number of pages marked read-only for dirty bit tracking.");
1632	STAM_REG(pVM, &pPGM->StatRZDirtyPageBig, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/MarkBig", STAMUNIT_OCCURENCES, "The number of 4MB pages marked read-only for dirty bit tracking.");
1633	STAM_REG(pVM, &pPGM->StatRZDirtyPageSkipped, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/Skipped", STAMUNIT_OCCURENCES, "The number of pages already dirty or readonly.");
1634	STAM_REG(pVM, &pPGM->StatRZDirtyPageTrap, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/Trap", STAMUNIT_OCCURENCES, "The number of traps generated for dirty bit tracking.");
1635	STAM_REG(pVM, &pPGM->StatRZDirtiedPage, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/SetDirty", STAMUNIT_OCCURENCES, "The number of pages marked dirty because of write accesses.");
1636	STAM_REG(pVM, &pPGM->StatRZDirtyTrackRealPF, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/RealPF", STAMUNIT_OCCURENCES, "The number of real pages faults during dirty bit tracking.");
1637	STAM_REG(pVM, &pPGM->StatRZPageAlreadyDirty, STAMTYPE_COUNTER, "/PGM/RZ/DirtyPage/AlreadySet", STAMUNIT_OCCURENCES, "The number of pages already marked dirty because of write accesses.");
1638	STAM_REG(pVM, &pPGM->StatRZInvalidatePage, STAMTYPE_PROFILE, "/PGM/RZ/InvalidatePage", STAMUNIT_TICKS_PER_CALL, "PGMInvalidatePage() profiling.");
1639	STAM_REG(pVM, &pPGM->StatRZInvalidatePage4KBPages, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/4KBPages", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a 4KB page.");
1640	STAM_REG(pVM, &pPGM->StatRZInvalidatePage4MBPages, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/4MBPages", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a 4MB page.");
1641	STAM_REG(pVM, &pPGM->StatRZInvalidatePage4MBPagesSkip, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/4MBPagesSkip",STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() skipped a 4MB page.");
1642	STAM_REG(pVM, &pPGM->StatRZInvalidatePagePDMappings, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/PDMappings", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1643	STAM_REG(pVM, &pPGM->StatRZInvalidatePagePDNAs, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/PDNAs", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1644	STAM_REG(pVM, &pPGM->StatRZInvalidatePagePDNPs, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/PDNPs", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a not present page directory.");
1645	STAM_REG(pVM, &pPGM->StatRZInvalidatePagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/PDOutOfSync", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1646	STAM_REG(pVM, &pPGM->StatRZInvalidatePageSkipped, STAMTYPE_COUNTER, "/PGM/RZ/InvalidatePage/Skipped", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1647	STAM_REG(pVM, &pPGM->StatRZVirtHandlerSearchByPhys, STAMTYPE_PROFILE, "/PGM/RZ/VirtHandlerSearchByPhys", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1648	STAM_REG(pVM, &pPGM->StatRZPhysHandlerReset, STAMTYPE_COUNTER, "/PGM/RZ/PhysHandlerReset", STAMUNIT_OCCURENCES, "The number of times PGMHandlerPhysicalReset is called.");
1649	STAM_REG(pVM, &pPGM->StatRZPageOutOfSyncSupervisor, STAMTYPE_COUNTER, "/PGM/RZ/OutOfSync/SuperVisor", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1650	STAM_REG(pVM, &pPGM->StatRZPageOutOfSyncUser, STAMTYPE_COUNTER, "/PGM/RZ/OutOfSync/User", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1651	STAM_REG(pVM, &pPGM->StatRZPrefetch, STAMTYPE_PROFILE, "/PGM/RZ/Prefetch", STAMUNIT_TICKS_PER_CALL, "PGMPrefetchPage profiling.");
1652	STAM_REG(pVM, &pPGM->StatRZChunkR3MapTlbHits, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbHitsRZ", STAMUNIT_OCCURENCES, "TLB hits.");
1653	STAM_REG(pVM, &pPGM->StatRZChunkR3MapTlbMisses, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbMissesRZ", STAMUNIT_OCCURENCES, "TLB misses.");
1654	STAM_REG(pVM, &pPGM->StatRZPageMapTlbHits, STAMTYPE_COUNTER, "/PGM/RZ/Page/MapTlbHits", STAMUNIT_OCCURENCES, "TLB hits.");
1655	STAM_REG(pVM, &pPGM->StatRZPageMapTlbMisses, STAMTYPE_COUNTER, "/PGM/RZ/Page/MapTlbMisses", STAMUNIT_OCCURENCES, "TLB misses.");
1656	STAM_REG(pVM, &pPGM->StatRZPageReplaceShared, STAMTYPE_COUNTER, "/PGM/RZ/Page/ReplacedShared", STAMUNIT_OCCURENCES, "Times a shared page was replaced.");
1657	STAM_REG(pVM, &pPGM->StatRZPageReplaceZero, STAMTYPE_COUNTER, "/PGM/RZ/Page/ReplacedZero", STAMUNIT_OCCURENCES, "Times the zero page was replaced.");
1658	/// @todo STAM_REG(pVM, &pPGM->StatRZPageHandyAllocs, STAMTYPE_COUNTER, "/PGM/RZ/Page/HandyAllocs", STAMUNIT_OCCURENCES, "Number of times we've allocated more handy pages.");
1659	STAM_REG(pVM, &pPGM->StatRZFlushTLB, STAMTYPE_PROFILE, "/PGM/RZ/FlushTLB", STAMUNIT_OCCURENCES, "Profiling of the PGMFlushTLB() body.");
1660	STAM_REG(pVM, &pPGM->StatRZFlushTLBNewCR3, STAMTYPE_COUNTER, "/PGM/RZ/FlushTLB/NewCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1661	STAM_REG(pVM, &pPGM->StatRZFlushTLBNewCR3Global, STAMTYPE_COUNTER, "/PGM/RZ/FlushTLB/NewCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1662	STAM_REG(pVM, &pPGM->StatRZFlushTLBSameCR3, STAMTYPE_COUNTER, "/PGM/RZ/FlushTLB/SameCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1663	STAM_REG(pVM, &pPGM->StatRZFlushTLBSameCR3Global, STAMTYPE_COUNTER, "/PGM/RZ/FlushTLB/SameCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1664	STAM_REG(pVM, &pPGM->StatRZGstModifyPage, STAMTYPE_PROFILE, "/PGM/RZ/GstModifyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGstModifyPage() body.");
1665
1666	STAM_REG(pVM, &pPGM->StatR3SyncCR3, STAMTYPE_PROFILE, "/PGM/R3/SyncCR3", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() body.");
1667	STAM_REG(pVM, &pPGM->StatR3SyncCR3Handlers, STAMTYPE_PROFILE, "/PGM/R3/SyncCR3/Handlers", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMSyncCR3() update handler section.");
1668	STAM_REG(pVM, &pPGM->StatR3SyncCR3HandlerVirtualUpdate, STAMTYPE_PROFILE, "/PGM/R3/SyncCR3/Handlers/VirtualUpdate", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler updates.");
1669	STAM_REG(pVM, &pPGM->StatR3SyncCR3HandlerVirtualReset, STAMTYPE_PROFILE, "/PGM/R3/SyncCR3/Handlers/VirtualReset", STAMUNIT_TICKS_PER_CALL, "Profiling of the virtual handler resets.");
1670	STAM_REG(pVM, &pPGM->StatR3SyncCR3Global, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/Global", STAMUNIT_OCCURENCES, "The number of global CR3 syncs.");
1671	STAM_REG(pVM, &pPGM->StatR3SyncCR3NotGlobal, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/NotGlobal", STAMUNIT_OCCURENCES, "The number of non-global CR3 syncs.");
1672	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstCacheHit, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstChacheHit", STAMUNIT_OCCURENCES, "The number of times we got some kind of a cache hit.");
1673	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstFreed, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstFreed", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry.");
1674	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstFreedSrcNP, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstFreedSrcNP", STAMUNIT_OCCURENCES, "The number of times we've had to free a shadow entry for which the source entry was not present.");
1675	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstNotPresent, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstNotPresent", STAMUNIT_OCCURENCES, "The number of times we've encountered a not present shadow entry for a present guest entry.");
1676	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstSkippedGlobalPD, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstSkippedGlobalPD", STAMUNIT_OCCURENCES, "The number of times a global page directory wasn't flushed.");
1677	STAM_REG(pVM, &pPGM->StatR3SyncCR3DstSkippedGlobalPT, STAMTYPE_COUNTER, "/PGM/R3/SyncCR3/DstSkippedGlobalPT", STAMUNIT_OCCURENCES, "The number of times a page table with only global entries wasn't flushed.");
1678	STAM_REG(pVM, &pPGM->StatR3SyncPT, STAMTYPE_PROFILE, "/PGM/R3/SyncPT", STAMUNIT_TICKS_PER_CALL, "Profiling of the pfnSyncPT() body.");
1679	STAM_REG(pVM, &pPGM->StatR3SyncPTFailed, STAMTYPE_COUNTER, "/PGM/R3/SyncPT/Failed", STAMUNIT_OCCURENCES, "The number of times pfnSyncPT() failed.");
1680	STAM_REG(pVM, &pPGM->StatR3SyncPT4K, STAMTYPE_COUNTER, "/PGM/R3/SyncPT/4K", STAMUNIT_OCCURENCES, "Nr of 4K PT syncs");
1681	STAM_REG(pVM, &pPGM->StatR3SyncPT4M, STAMTYPE_COUNTER, "/PGM/R3/SyncPT/4M", STAMUNIT_OCCURENCES, "Nr of 4M PT syncs");
1682	STAM_REG(pVM, &pPGM->StatR3SyncPagePDNAs, STAMTYPE_COUNTER, "/PGM/R3/SyncPagePDNAs", STAMUNIT_OCCURENCES, "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1683	STAM_REG(pVM, &pPGM->StatR3SyncPagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/R3/SyncPagePDOutOfSync", STAMUNIT_OCCURENCES, "The number of time we've encountered an out-of-sync PD in SyncPage.");
1684	STAM_REG(pVM, &pPGM->StatR3AccessedPage, STAMTYPE_COUNTER, "/PGM/R3/AccessedPage", STAMUNIT_OCCURENCES, "The number of pages marked not present for accessed bit emulation.");
1685	STAM_REG(pVM, &pPGM->StatR3DirtyBitTracking, STAMTYPE_PROFILE, "/PGM/R3/DirtyPage", STAMUNIT_TICKS_PER_CALL, "Profiling the dirty bit tracking in CheckPageFault().");
1686	STAM_REG(pVM, &pPGM->StatR3DirtyPage, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/Mark", STAMUNIT_OCCURENCES, "The number of pages marked read-only for dirty bit tracking.");
1687	STAM_REG(pVM, &pPGM->StatR3DirtyPageBig, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/MarkBig", STAMUNIT_OCCURENCES, "The number of 4MB pages marked read-only for dirty bit tracking.");
1688	STAM_REG(pVM, &pPGM->StatR3DirtyPageSkipped, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/Skipped", STAMUNIT_OCCURENCES, "The number of pages already dirty or readonly.");
1689	STAM_REG(pVM, &pPGM->StatR3DirtyPageTrap, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/Trap", STAMUNIT_OCCURENCES, "The number of traps generated for dirty bit tracking.");
1690	STAM_REG(pVM, &pPGM->StatR3DirtiedPage, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/SetDirty", STAMUNIT_OCCURENCES, "The number of pages marked dirty because of write accesses.");
1691	STAM_REG(pVM, &pPGM->StatR3DirtyTrackRealPF, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/RealPF", STAMUNIT_OCCURENCES, "The number of real pages faults during dirty bit tracking.");
1692	STAM_REG(pVM, &pPGM->StatR3PageAlreadyDirty, STAMTYPE_COUNTER, "/PGM/R3/DirtyPage/AlreadySet", STAMUNIT_OCCURENCES, "The number of pages already marked dirty because of write accesses.");
1693	STAM_REG(pVM, &pPGM->StatR3InvalidatePage, STAMTYPE_PROFILE, "/PGM/R3/InvalidatePage", STAMUNIT_TICKS_PER_CALL, "PGMInvalidatePage() profiling.");
1694	STAM_REG(pVM, &pPGM->StatR3InvalidatePage4KBPages, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/4KBPages", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a 4KB page.");
1695	STAM_REG(pVM, &pPGM->StatR3InvalidatePage4MBPages, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/4MBPages", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a 4MB page.");
1696	STAM_REG(pVM, &pPGM->StatR3InvalidatePage4MBPagesSkip, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/4MBPagesSkip",STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() skipped a 4MB page.");
1697	STAM_REG(pVM, &pPGM->StatR3InvalidatePagePDMappings, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/PDMappings", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1698	STAM_REG(pVM, &pPGM->StatR3InvalidatePagePDNAs, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/PDNAs", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1699	STAM_REG(pVM, &pPGM->StatR3InvalidatePagePDNPs, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/PDNPs", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for a not present page directory.");
1700	STAM_REG(pVM, &pPGM->StatR3InvalidatePagePDOutOfSync, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/PDOutOfSync", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1701	STAM_REG(pVM, &pPGM->StatR3InvalidatePageSkipped, STAMTYPE_COUNTER, "/PGM/R3/InvalidatePage/Skipped", STAMUNIT_OCCURENCES, "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1702	STAM_REG(pVM, &pPGM->StatR3VirtHandlerSearchByPhys, STAMTYPE_PROFILE, "/PGM/R3/VirtHandlerSearchByPhys", STAMUNIT_TICKS_PER_CALL, "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1703	STAM_REG(pVM, &pPGM->StatR3PhysHandlerReset, STAMTYPE_COUNTER, "/PGM/R3/PhysHandlerReset", STAMUNIT_OCCURENCES, "The number of times PGMHandlerPhysicalReset is called.");
1704	STAM_REG(pVM, &pPGM->StatR3PageOutOfSyncSupervisor, STAMTYPE_COUNTER, "/PGM/R3/OutOfSync/SuperVisor", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1705	STAM_REG(pVM, &pPGM->StatR3PageOutOfSyncUser, STAMTYPE_COUNTER, "/PGM/R3/OutOfSync/User", STAMUNIT_OCCURENCES, "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1706	STAM_REG(pVM, &pPGM->StatR3Prefetch, STAMTYPE_PROFILE, "/PGM/R3/Prefetch", STAMUNIT_TICKS_PER_CALL, "PGMPrefetchPage profiling.");
1707	STAM_REG(pVM, &pPGM->StatR3ChunkR3MapTlbHits, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbHitsR3", STAMUNIT_OCCURENCES, "TLB hits.");
1708	STAM_REG(pVM, &pPGM->StatR3ChunkR3MapTlbMisses, STAMTYPE_COUNTER, "/PGM/ChunkR3Map/TlbMissesR3", STAMUNIT_OCCURENCES, "TLB misses.");
1709	STAM_REG(pVM, &pPGM->StatR3PageMapTlbHits, STAMTYPE_COUNTER, "/PGM/R3/Page/MapTlbHits", STAMUNIT_OCCURENCES, "TLB hits.");
1710	STAM_REG(pVM, &pPGM->StatR3PageMapTlbMisses, STAMTYPE_COUNTER, "/PGM/R3/Page/MapTlbMisses", STAMUNIT_OCCURENCES, "TLB misses.");
1711	STAM_REG(pVM, &pPGM->StatR3PageReplaceShared, STAMTYPE_COUNTER, "/PGM/R3/Page/ReplacedShared", STAMUNIT_OCCURENCES, "Times a shared page was replaced.");
1712	STAM_REG(pVM, &pPGM->StatR3PageReplaceZero, STAMTYPE_COUNTER, "/PGM/R3/Page/ReplacedZero", STAMUNIT_OCCURENCES, "Times the zero page was replaced.");
1713	/// @todo STAM_REG(pVM, &pPGM->StatR3PageHandyAllocs, STAMTYPE_COUNTER, "/PGM/R3/Page/HandyAllocs", STAMUNIT_OCCURENCES, "Number of times we've allocated more handy pages.");
1714	STAM_REG(pVM, &pPGM->StatR3FlushTLB, STAMTYPE_PROFILE, "/PGM/R3/FlushTLB", STAMUNIT_OCCURENCES, "Profiling of the PGMFlushTLB() body.");
1715	STAM_REG(pVM, &pPGM->StatR3FlushTLBNewCR3, STAMTYPE_COUNTER, "/PGM/R3/FlushTLB/NewCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1716	STAM_REG(pVM, &pPGM->StatR3FlushTLBNewCR3Global, STAMTYPE_COUNTER, "/PGM/R3/FlushTLB/NewCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1717	STAM_REG(pVM, &pPGM->StatR3FlushTLBSameCR3, STAMTYPE_COUNTER, "/PGM/R3/FlushTLB/SameCR3", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1718	STAM_REG(pVM, &pPGM->StatR3FlushTLBSameCR3Global, STAMTYPE_COUNTER, "/PGM/R3/FlushTLB/SameCR3Global", STAMUNIT_OCCURENCES, "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1719	STAM_REG(pVM, &pPGM->StatR3GstModifyPage, STAMTYPE_PROFILE, "/PGM/R3/GstModifyPage", STAMUNIT_TICKS_PER_CALL, "Profiling of the PGMGstModifyPage() body.");
1720
1721	}
1722	#endif /* VBOX_WITH_STATISTICS */
1723
1724
1725	/**
1726	* Init the PGM bits that rely on VMMR0 and MM to be fully initialized.
1727	*
1728	* The dynamic mapping area will also be allocated and initialized at this
1729	* time. We could allocate it during PGMR3Init of course, but the mapping
1730	* wouldn't be allocated at that time preventing us from setting up the
1731	* page table entries with the dummy page.
1732	*
1733	* @returns VBox status code.
1734	* @param pVM VM handle.
1735	*/
1736	VMMR3DECL(int) PGMR3InitDynMap(PVM pVM)
1737	{
1738	RTGCPTR GCPtr;
1739	/*
1740	* Reserve space for mapping the paging pages into guest context.
1741	*/
1742	int rc = MMR3HyperReserve(pVM, PAGE_SIZE * (2 + RT_ELEMENTS(pVM->pgm.s.apHCPaePDs) + 1 + 2 + 2), "Paging", &GCPtr);
1743	AssertRCReturn(rc, rc);
1744	pVM->pgm.s.pGC32BitPD = GCPtr;
1745	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1746
1747	/*
1748	* Reserve space for the dynamic mappings.
1749	*/
1750	rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping", &GCPtr);
1751	if (VBOX_SUCCESS(rc))
1752	pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1753
1754	if ( VBOX_SUCCESS(rc)
1755	&& (pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) != ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT))
1756	{
1757	rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping not crossing", &GCPtr);
1758	if (VBOX_SUCCESS(rc))
1759	pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1760	}
1761	if (VBOX_SUCCESS(rc))
1762	{
1763	AssertRelease((pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) == ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT));
1764	MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1765	}
1766	return rc;
1767	}
1768
1769
1770	/**
1771	* Ring-3 init finalizing.
1772	*
1773	* @returns VBox status code.
1774	* @param pVM The VM handle.
1775	*/
1776	VMMR3DECL(int) PGMR3InitFinalize(PVM pVM)
1777	{
1778	/*
1779	* Map the paging pages into the guest context.
1780	*/
1781	RTGCPTR GCPtr = pVM->pgm.s.pGC32BitPD;
1782	AssertReleaseReturn(GCPtr, VERR_INTERNAL_ERROR);
1783
1784	int rc = PGMMap(pVM, GCPtr, pVM->pgm.s.HCPhys32BitPD, PAGE_SIZE, 0);
1785	AssertRCReturn(rc, rc);
1786	pVM->pgm.s.pGC32BitPD = GCPtr;
1787	GCPtr += PAGE_SIZE;
1788	GCPtr += PAGE_SIZE; /* reserved page */
1789
1790	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apHCPaePDs); i++)
1791	{
1792	rc = PGMMap(pVM, GCPtr, pVM->pgm.s.aHCPhysPaePDs[i], PAGE_SIZE, 0);
1793	AssertRCReturn(rc, rc);
1794	pVM->pgm.s.apGCPaePDs[i] = GCPtr;
1795	GCPtr += PAGE_SIZE;
1796	}
1797	/* A bit of paranoia is justified. */
1798	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[0] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[1]);
1799	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[1] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[2]);
1800	AssertRelease((RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[2] + PAGE_SIZE == (RTGCUINTPTR)pVM->pgm.s.apGCPaePDs[3]);
1801	GCPtr += PAGE_SIZE; /* reserved page */
1802
1803	rc = PGMMap(pVM, GCPtr, pVM->pgm.s.HCPhysPaePDPT, PAGE_SIZE, 0);
1804	AssertRCReturn(rc, rc);
1805	pVM->pgm.s.pGCPaePDPT = GCPtr;
1806	GCPtr += PAGE_SIZE;
1807	GCPtr += PAGE_SIZE; /* reserved page */
1808
1809
1810	/*
1811	* Reserve space for the dynamic mappings.
1812	* Initialize the dynamic mapping pages with dummy pages to simply the cache.
1813	*/
1814	/* get the pointer to the page table entries. */
1815	PPGMMAPPING pMapping = pgmGetMapping(pVM, pVM->pgm.s.pbDynPageMapBaseGC);
1816	AssertRelease(pMapping);
1817	const uintptr_t off = pVM->pgm.s.pbDynPageMapBaseGC - pMapping->GCPtr;
1818	const unsigned iPT = off >> X86_PD_SHIFT;
1819	const unsigned iPG = (off >> X86_PT_SHIFT) & X86_PT_MASK;
1820	pVM->pgm.s.paDynPageMap32BitPTEsGC = pMapping->aPTs[iPT].pPTRC + iPG * sizeof(pMapping->aPTs[0].pPTR3->a[0]);
1821	pVM->pgm.s.paDynPageMapPaePTEsGC = pMapping->aPTs[iPT].paPaePTsRC + iPG * sizeof(pMapping->aPTs[0].paPaePTsR3->a[0]);
1822
1823	/* init cache */
1824	RTHCPHYS HCPhysDummy = MMR3PageDummyHCPhys(pVM);
1825	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.aHCPhysDynPageMapCache); i++)
1826	pVM->pgm.s.aHCPhysDynPageMapCache[i] = HCPhysDummy;
1827
1828	for (unsigned i = 0; i < MM_HYPER_DYNAMIC_SIZE; i += PAGE_SIZE)
1829	{
1830	rc = PGMMap(pVM, pVM->pgm.s.pbDynPageMapBaseGC + i, HCPhysDummy, PAGE_SIZE, 0);
1831	AssertRCReturn(rc, rc);
1832	}
1833
1834	/*
1835	* Note that AMD uses all the 8 reserved bits for the address (so 40 bits in total);
1836	* Intel only goes up to 36 bits, so we stick to 36 as well.
1837	*/
1838	/** @todo How to test for the 40 bits support? Long mode seems to be the test criterium. */
1839	uint32_t u32Dummy, u32Features;
1840	CPUMGetGuestCpuId(pVM, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
1841
1842	if (u32Features & X86_CPUID_FEATURE_EDX_PSE36)
1843	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(36) - 1;
1844	else
1845	pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1;
1846
1847	LogRel(("PGMR3InitFinalize: 4 MB PSE mask %RGp\n", pVM->pgm.s.GCPhys4MBPSEMask));
1848
1849	return rc;
1850	}
1851
1852
1853	/**
1854	* Applies relocations to data and code managed by this component.
1855	*
1856	* This function will be called at init and whenever the VMM need to relocate it
1857	* self inside the GC.
1858	*
1859	* @param pVM The VM.
1860	* @param offDelta Relocation delta relative to old location.
1861	*/
1862	VMMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
1863	{
1864	LogFlow(("PGMR3Relocate\n"));
1865
1866	/*
1867	* Paging stuff.
1868	*/
1869	pVM->pgm.s.GCPtrCR3Mapping += offDelta;
1870	/** @todo move this into shadow and guest specific relocation functions. */
1871	AssertMsg(pVM->pgm.s.pGC32BitPD, ("Init order, no relocation before paging is initialized!\n"));
1872	pVM->pgm.s.pGC32BitPD += offDelta;
1873	pVM->pgm.s.pGuestPDGC += offDelta;
1874	AssertCompile(RT_ELEMENTS(pVM->pgm.s.apGCPaePDs) == RT_ELEMENTS(pVM->pgm.s.apGstPaePDsGC));
1875	for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apGCPaePDs); i++)
1876	{
1877	pVM->pgm.s.apGCPaePDs[i] += offDelta;
1878	pVM->pgm.s.apGstPaePDsGC[i] += offDelta;
1879	}
1880	pVM->pgm.s.pGstPaePDPTGC += offDelta;
1881	pVM->pgm.s.pGCPaePDPT += offDelta;
1882
1883	pgmR3ModeDataInit(pVM, true /* resolve GC/R0 symbols */);
1884	pgmR3ModeDataSwitch(pVM, pVM->pgm.s.enmShadowMode, pVM->pgm.s.enmGuestMode);
1885
1886	PGM_SHW_PFN(Relocate, pVM)(pVM, offDelta);
1887	PGM_GST_PFN(Relocate, pVM)(pVM, offDelta);
1888	PGM_BTH_PFN(Relocate, pVM)(pVM, offDelta);
1889
1890	/*
1891	* Trees.
1892	*/
1893	pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
1894
1895	/*
1896	* Ram ranges.
1897	*/
1898	if (pVM->pgm.s.pRamRangesR3)
1899	{
1900	pVM->pgm.s.pRamRangesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pRamRangesR3);
1901	for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur->pNextR3; pCur = pCur->pNextR3)
1902	pCur->pNextRC = MMHyperR3ToRC(pVM, pCur->pNextR3);
1903	}
1904
1905	/*
1906	* Update the two page directories with all page table mappings.
1907	* (One or more of them have changed, that's why we're here.)
1908	*/
1909	pVM->pgm.s.pMappingsRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pMappingsR3);
1910	for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur->pNextR3; pCur = pCur->pNextR3)
1911	pCur->pNextRC = MMHyperR3ToRC(pVM, pCur->pNextR3);
1912
1913	/* Relocate GC addresses of Page Tables. */
1914	for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
1915	{
1916	for (RTHCUINT i = 0; i < pCur->cPTs; i++)
1917	{
1918	pCur->aPTs[i].pPTRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].pPTR3);
1919	pCur->aPTs[i].paPaePTsRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].paPaePTsR3);
1920	}
1921	}
1922
1923	/*
1924	* Dynamic page mapping area.
1925	*/
1926	pVM->pgm.s.paDynPageMap32BitPTEsGC += offDelta;
1927	pVM->pgm.s.paDynPageMapPaePTEsGC += offDelta;
1928	pVM->pgm.s.pbDynPageMapBaseGC += offDelta;
1929
1930	/*
1931	* The Zero page.
1932	*/
1933	pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1934	AssertRelease(pVM->pgm.s.pvZeroPgR0);
1935
1936	/*
1937	* Physical and virtual handlers.
1938	*/
1939	RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3RelocatePhysHandler, &offDelta);
1940	RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3RelocateVirtHandler, &offDelta);
1941	RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3RelocateHyperVirtHandler, &offDelta);
1942
1943	/*
1944	* The page pool.
1945	*/
1946	pgmR3PoolRelocate(pVM);
1947	}
1948
1949
1950	/**
1951	* Callback function for relocating a physical access handler.
1952	*
1953	* @returns 0 (continue enum)
1954	* @param pNode Pointer to a PGMPHYSHANDLER node.
1955	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1956	* not certain the delta will fit in a void pointer for all possible configs.
1957	*/
1958	static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser)
1959	{
1960	PPGMPHYSHANDLER pHandler = (PPGMPHYSHANDLER)pNode;
1961	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
1962	if (pHandler->pfnHandlerRC)
1963	pHandler->pfnHandlerRC += offDelta;
1964	if (pHandler->pvUserRC >= 0x10000)
1965	pHandler->pvUserRC += offDelta;
1966	return 0;
1967	}
1968
1969
1970	/**
1971	* Callback function for relocating a virtual access handler.
1972	*
1973	* @returns 0 (continue enum)
1974	* @param pNode Pointer to a PGMVIRTHANDLER node.
1975	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1976	* not certain the delta will fit in a void pointer for all possible configs.
1977	*/
1978	static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
1979	{
1980	PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
1981	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
1982	Assert( pHandler->enmType == PGMVIRTHANDLERTYPE_ALL
1983	\|\| pHandler->enmType == PGMVIRTHANDLERTYPE_WRITE);
1984	Assert(pHandler->pfnHandlerRC);
1985	pHandler->pfnHandlerRC += offDelta;
1986	return 0;
1987	}
1988
1989
1990	/**
1991	* Callback function for relocating a virtual access handler for the hypervisor mapping.
1992	*
1993	* @returns 0 (continue enum)
1994	* @param pNode Pointer to a PGMVIRTHANDLER node.
1995	* @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
1996	* not certain the delta will fit in a void pointer for all possible configs.
1997	*/
1998	static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
1999	{
2000	PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
2001	RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2002	Assert(pHandler->enmType == PGMVIRTHANDLERTYPE_HYPERVISOR);
2003	Assert(pHandler->pfnHandlerRC);
2004	pHandler->pfnHandlerRC += offDelta;
2005	return 0;
2006	}
2007
2008
2009	/**
2010	* The VM is being reset.
2011	*
2012	* For the PGM component this means that any PD write monitors
2013	* needs to be removed.
2014	*
2015	* @param pVM VM handle.
2016	*/
2017	VMMR3DECL(void) PGMR3Reset(PVM pVM)
2018	{
2019	LogFlow(("PGMR3Reset:\n"));
2020	VM_ASSERT_EMT(pVM);
2021
2022	pgmLock(pVM);
2023
2024	/*
2025	* Unfix any fixed mappings and disable CR3 monitoring.
2026	*/
2027	pVM->pgm.s.fMappingsFixed = false;
2028	pVM->pgm.s.GCPtrMappingFixed = 0;
2029	pVM->pgm.s.cbMappingFixed = 0;
2030
2031	/* Exit the guest paging mode before the pgm pool gets reset.
2032	* Important to clean up the amd64 case.
2033	*/
2034	int rc = PGM_GST_PFN(Exit, pVM)(pVM);
2035	AssertRC(rc);
2036	#ifdef DEBUG
2037	DBGFR3InfoLog(pVM, "mappings", NULL);
2038	DBGFR3InfoLog(pVM, "handlers", "all nostat");
2039	#endif
2040
2041	/*
2042	* Reset the shadow page pool.
2043	*/
2044	pgmR3PoolReset(pVM);
2045
2046	/*
2047	* Re-init other members.
2048	*/
2049	pVM->pgm.s.fA20Enabled = true;
2050
2051	/*
2052	* Clear the FFs PGM owns.
2053	*/
2054	VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3);
2055	VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
2056
2057	/*
2058	* Reset (zero) RAM pages.
2059	*/
2060	rc = pgmR3PhysRamReset(pVM);
2061	if (RT_SUCCESS(rc))
2062	{
2063	#ifdef VBOX_WITH_NEW_PHYS_CODE
2064	/*
2065	* Reset (zero) shadow ROM pages.
2066	*/
2067	rc = pgmR3PhysRomReset(pVM);
2068	#endif
2069	if (RT_SUCCESS(rc))
2070	{
2071	/*
2072	* Switch mode back to real mode.
2073	*/
2074	rc = PGMR3ChangeMode(pVM, PGMMODE_REAL);
2075	STAM_REL_COUNTER_RESET(&pVM->pgm.s.cGuestModeChanges);
2076	}
2077	}
2078
2079	pgmUnlock(pVM);
2080	//return rc;
2081	AssertReleaseRC(rc);
2082	}
2083
2084
2085	#ifdef VBOX_STRICT
2086	/**
2087	* VM state change callback for clearing fNoMorePhysWrites after
2088	* a snapshot has been created.
2089	*/
2090	static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser)
2091	{
2092	if (enmState == VMSTATE_RUNNING)
2093	pVM->pgm.s.fNoMorePhysWrites = false;
2094	}
2095	#endif
2096
2097
2098	/**
2099	* Terminates the PGM.
2100	*
2101	* @returns VBox status code.
2102	* @param pVM Pointer to VM structure.
2103	*/
2104	VMMR3DECL(int) PGMR3Term(PVM pVM)
2105	{
2106	return PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
2107	}
2108
2109
2110	/**
2111	* Execute state save operation.
2112	*
2113	* @returns VBox status code.
2114	* @param pVM VM Handle.
2115	* @param pSSM SSM operation handle.
2116	*/
2117	static DECLCALLBACK(int) pgmR3Save(PVM pVM, PSSMHANDLE pSSM)
2118	{
2119	PPGM pPGM = &pVM->pgm.s;
2120
2121	/* No more writes to physical memory after this point! */
2122	pVM->pgm.s.fNoMorePhysWrites = true;
2123
2124	/*
2125	* Save basic data (required / unaffected by relocation).
2126	*/
2127	#if 1
2128	SSMR3PutBool(pSSM, pPGM->fMappingsFixed);
2129	#else
2130	SSMR3PutUInt(pSSM, pPGM->fMappingsFixed);
2131	#endif
2132	SSMR3PutGCPtr(pSSM, pPGM->GCPtrMappingFixed);
2133	SSMR3PutU32(pSSM, pPGM->cbMappingFixed);
2134	SSMR3PutUInt(pSSM, pPGM->cbRamSize);
2135	SSMR3PutGCPhys(pSSM, pPGM->GCPhysA20Mask);
2136	SSMR3PutUInt(pSSM, pPGM->fA20Enabled);
2137	SSMR3PutUInt(pSSM, pPGM->fSyncFlags);
2138	SSMR3PutUInt(pSSM, pPGM->enmGuestMode);
2139	SSMR3PutU32(pSSM, ~0); /* Separator. */
2140
2141	/*
2142	* The guest mappings.
2143	*/
2144	uint32_t i = 0;
2145	for (PPGMMAPPING pMapping = pPGM->pMappingsR3; pMapping; pMapping = pMapping->pNextR3, i++)
2146	{
2147	SSMR3PutU32(pSSM, i);
2148	SSMR3PutStrZ(pSSM, pMapping->pszDesc); /* This is the best unique id we have... */
2149	SSMR3PutGCPtr(pSSM, pMapping->GCPtr);
2150	SSMR3PutGCUIntPtr(pSSM, pMapping->cPTs);
2151	/* flags are done by the mapping owners! */
2152	}
2153	SSMR3PutU32(pSSM, ~0); /* terminator. */
2154
2155	/*
2156	* Ram range flags and bits.
2157	*/
2158	i = 0;
2159	for (PPGMRAMRANGE pRam = pPGM->pRamRangesR3; pRam; pRam = pRam->pNextR3, i++)
2160	{
2161	/** @todo MMIO ranges may move (PCI reconfig), we currently assume they don't. */
2162
2163	SSMR3PutU32(pSSM, i);
2164	SSMR3PutGCPhys(pSSM, pRam->GCPhys);
2165	SSMR3PutGCPhys(pSSM, pRam->GCPhysLast);
2166	SSMR3PutGCPhys(pSSM, pRam->cb);
2167	SSMR3PutU8(pSSM, !!pRam->pvR3); /* boolean indicating memory or not. */
2168
2169	/* Flags. */
2170	const unsigned cPages = pRam->cb >> PAGE_SHIFT;
2171	for (unsigned iPage = 0; iPage < cPages; iPage++)
2172	SSMR3PutU16(pSSM, (uint16_t)(pRam->aPages[iPage].HCPhys & ~X86_PTE_PAE_PG_MASK)); /** @todo PAGE FLAGS */
2173
2174	/* any memory associated with the range. */
2175	if (pRam->fFlags & MM_RAM_FLAGS_DYNAMIC_ALLOC)
2176	{
2177	for (unsigned iChunk = 0; iChunk < (pRam->cb >> PGM_DYNAMIC_CHUNK_SHIFT); iChunk++)
2178	{
2179	if (pRam->paChunkR3Ptrs[iChunk])
2180	{
2181	SSMR3PutU8(pSSM, 1); /* chunk present */
2182	SSMR3PutMem(pSSM, (void *)pRam->paChunkR3Ptrs[iChunk], PGM_DYNAMIC_CHUNK_SIZE);
2183	}
2184	else
2185	SSMR3PutU8(pSSM, 0); /* no chunk present */
2186	}
2187	}
2188	else if (pRam->pvR3)
2189	{
2190	int rc = SSMR3PutMem(pSSM, pRam->pvR3, pRam->cb);
2191	if (VBOX_FAILURE(rc))
2192	{
2193	Log(("pgmR3Save: SSMR3PutMem(, %p, %#x) -> %Vrc\n", pRam->pvR3, pRam->cb, rc));
2194	return rc;
2195	}
2196	}
2197	}
2198	return SSMR3PutU32(pSSM, ~0); /* terminator. */
2199	}
2200
2201
2202	/**
2203	* Execute state load operation.
2204	*
2205	* @returns VBox status code.
2206	* @param pVM VM Handle.
2207	* @param pSSM SSM operation handle.
2208	* @param u32Version Data layout version.
2209	*/
2210	static DECLCALLBACK(int) pgmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t u32Version)
2211	{
2212	/*
2213	* Validate version.
2214	*/
2215	if (u32Version != PGM_SAVED_STATE_VERSION)
2216	{
2217	AssertMsgFailed(("pgmR3Load: Invalid version u32Version=%d (current %d)!\n", u32Version, PGM_SAVED_STATE_VERSION));
2218	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
2219	}
2220
2221	/*
2222	* Call the reset function to make sure all the memory is cleared.
2223	*/
2224	PGMR3Reset(pVM);
2225
2226	/*
2227	* Load basic data (required / unaffected by relocation).
2228	*/
2229	PPGM pPGM = &pVM->pgm.s;
2230	#if 1
2231	SSMR3GetBool(pSSM, &pPGM->fMappingsFixed);
2232	#else
2233	uint32_t u;
2234	SSMR3GetU32(pSSM, &u);
2235	pPGM->fMappingsFixed = u;
2236	#endif
2237	SSMR3GetGCPtr(pSSM, &pPGM->GCPtrMappingFixed);
2238	SSMR3GetU32(pSSM, &pPGM->cbMappingFixed);
2239
2240	RTUINT cbRamSize;
2241	int rc = SSMR3GetU32(pSSM, &cbRamSize);
2242	if (VBOX_FAILURE(rc))
2243	return rc;
2244	if (cbRamSize != pPGM->cbRamSize)
2245	return VERR_SSM_LOAD_MEMORY_SIZE_MISMATCH;
2246	SSMR3GetGCPhys(pSSM, &pPGM->GCPhysA20Mask);
2247	SSMR3GetUInt(pSSM, &pPGM->fA20Enabled);
2248	SSMR3GetUInt(pSSM, &pPGM->fSyncFlags);
2249	RTUINT uGuestMode;
2250	SSMR3GetUInt(pSSM, &uGuestMode);
2251	pPGM->enmGuestMode = (PGMMODE)uGuestMode;
2252
2253	/* check separator. */
2254	uint32_t u32Sep;
2255	SSMR3GetU32(pSSM, &u32Sep);
2256	if (VBOX_FAILURE(rc))
2257	return rc;
2258	if (u32Sep != (uint32_t)~0)
2259	{
2260	AssertMsgFailed(("u32Sep=%#x (first)\n", u32Sep));
2261	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2262	}
2263
2264	/*
2265	* The guest mappings.
2266	*/
2267	uint32_t i = 0;
2268	for (;; i++)
2269	{
2270	/* Check the seqence number / separator. */
2271	rc = SSMR3GetU32(pSSM, &u32Sep);
2272	if (VBOX_FAILURE(rc))
2273	return rc;
2274	if (u32Sep == ~0U)
2275	break;
2276	if (u32Sep != i)
2277	{
2278	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2279	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2280	}
2281
2282	/* get the mapping details. */
2283	char szDesc[256];
2284	szDesc[0] = '\0';
2285	rc = SSMR3GetStrZ(pSSM, szDesc, sizeof(szDesc));
2286	if (VBOX_FAILURE(rc))
2287	return rc;
2288	RTGCPTR GCPtr;
2289	SSMR3GetGCPtr(pSSM, &GCPtr);
2290	RTGCUINTPTR cPTs;
2291	rc = SSMR3GetGCUIntPtr(pSSM, &cPTs);
2292	if (VBOX_FAILURE(rc))
2293	return rc;
2294
2295	/* find matching range. */
2296	PPGMMAPPING pMapping;
2297	for (pMapping = pPGM->pMappingsR3; pMapping; pMapping = pMapping->pNextR3)
2298	if ( pMapping->cPTs == cPTs
2299	&& !strcmp(pMapping->pszDesc, szDesc))
2300	break;
2301	if (!pMapping)
2302	{
2303	LogRel(("Couldn't find mapping: cPTs=%#x szDesc=%s (GCPtr=%VGv)\n",
2304	cPTs, szDesc, GCPtr));
2305	AssertFailed();
2306	return VERR_SSM_LOAD_CONFIG_MISMATCH;
2307	}
2308
2309	/* relocate it. */
2310	if (pMapping->GCPtr != GCPtr)
2311	{
2312	AssertMsg((GCPtr >> X86_PD_SHIFT << X86_PD_SHIFT) == GCPtr, ("GCPtr=%VGv\n", GCPtr));
2313	pgmR3MapRelocate(pVM, pMapping, pMapping->GCPtr, GCPtr);
2314	}
2315	else
2316	Log(("pgmR3Load: '%s' needed no relocation (%VGv)\n", szDesc, GCPtr));
2317	}
2318
2319	/*
2320	* Ram range flags and bits.
2321	*/
2322	i = 0;
2323	for (PPGMRAMRANGE pRam = pPGM->pRamRangesR3; pRam; pRam = pRam->pNextR3, i++)
2324	{
2325	/** @todo MMIO ranges may move (PCI reconfig), we currently assume they don't. */
2326	/* Check the seqence number / separator. */
2327	rc = SSMR3GetU32(pSSM, &u32Sep);
2328	if (VBOX_FAILURE(rc))
2329	return rc;
2330	if (u32Sep == ~0U)
2331	break;
2332	if (u32Sep != i)
2333	{
2334	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2335	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2336	}
2337
2338	/* Get the range details. */
2339	RTGCPHYS GCPhys;
2340	SSMR3GetGCPhys(pSSM, &GCPhys);
2341	RTGCPHYS GCPhysLast;
2342	SSMR3GetGCPhys(pSSM, &GCPhysLast);
2343	RTGCPHYS cb;
2344	SSMR3GetGCPhys(pSSM, &cb);
2345	uint8_t fHaveBits;
2346	rc = SSMR3GetU8(pSSM, &fHaveBits);
2347	if (VBOX_FAILURE(rc))
2348	return rc;
2349	if (fHaveBits & ~1)
2350	{
2351	AssertMsgFailed(("u32Sep=%#x (last)\n", u32Sep));
2352	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2353	}
2354
2355	/* Match it up with the current range. */
2356	if ( GCPhys != pRam->GCPhys
2357	\|\| GCPhysLast != pRam->GCPhysLast
2358	\|\| cb != pRam->cb
2359	\|\| fHaveBits != !!pRam->pvR3)
2360	{
2361	LogRel(("Ram range: %RGp-%RGp %RGp bytes %s\n"
2362	"State : %RGp-%RGp %RGp bytes %s\n",
2363	pRam->GCPhys, pRam->GCPhysLast, pRam->cb, pRam->pvR3 ? "bits" : "nobits",
2364	GCPhys, GCPhysLast, cb, fHaveBits ? "bits" : "nobits"));
2365	/*
2366	* If we're loading a state for debugging purpose, don't make a fuss if
2367	* the MMIO[2] and ROM stuff isn't 100% right, just skip the mismatches.
2368	*/
2369	if ( SSMR3HandleGetAfter(pSSM) != SSMAFTER_DEBUG_IT
2370	\|\| GCPhys < 8 * _1M)
2371	AssertFailedReturn(VERR_SSM_LOAD_CONFIG_MISMATCH);
2372
2373	RTGCPHYS cPages = ((GCPhysLast - GCPhys) + 1) >> PAGE_SHIFT;
2374	while (cPages-- > 0)
2375	{
2376	uint16_t u16Ignore;
2377	SSMR3GetU16(pSSM, &u16Ignore);
2378	}
2379	continue;
2380	}
2381
2382	/* Flags. */
2383	const unsigned cPages = pRam->cb >> PAGE_SHIFT;
2384	for (unsigned iPage = 0; iPage < cPages; iPage++)
2385	{
2386	uint16_t u16 = 0;
2387	SSMR3GetU16(pSSM, &u16);
2388	u16 &= PAGE_OFFSET_MASK & ~( RT_BIT(4) \| RT_BIT(5) \| RT_BIT(6)
2389	\| RT_BIT(7) \| RT_BIT(8) \| RT_BIT(9) \| RT_BIT(10) );
2390	// &= MM_RAM_FLAGS_DYNAMIC_ALLOC \| MM_RAM_FLAGS_RESERVED \| MM_RAM_FLAGS_ROM \| MM_RAM_FLAGS_MMIO \| MM_RAM_FLAGS_MMIO2
2391	pRam->aPages[iPage].HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[iPage]) \| (RTHCPHYS)u16; /** @todo PAGE FLAGS */
2392	}
2393
2394	/* any memory associated with the range. */
2395	if (pRam->fFlags & MM_RAM_FLAGS_DYNAMIC_ALLOC)
2396	{
2397	for (unsigned iChunk = 0; iChunk < (pRam->cb >> PGM_DYNAMIC_CHUNK_SHIFT); iChunk++)
2398	{
2399	uint8_t fValidChunk;
2400
2401	rc = SSMR3GetU8(pSSM, &fValidChunk);
2402	if (VBOX_FAILURE(rc))
2403	return rc;
2404	if (fValidChunk > 1)
2405	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
2406
2407	if (fValidChunk)
2408	{
2409	if (!pRam->paChunkR3Ptrs[iChunk])
2410	{
2411	rc = pgmr3PhysGrowRange(pVM, pRam->GCPhys + iChunk * PGM_DYNAMIC_CHUNK_SIZE);
2412	if (VBOX_FAILURE(rc))
2413	return rc;
2414	}
2415	Assert(pRam->paChunkR3Ptrs[iChunk]);
2416
2417	SSMR3GetMem(pSSM, (void *)pRam->paChunkR3Ptrs[iChunk], PGM_DYNAMIC_CHUNK_SIZE);
2418	}
2419	/* else nothing to do */
2420	}
2421	}
2422	else if (pRam->pvR3)
2423	{
2424	int rc = SSMR3GetMem(pSSM, pRam->pvR3, pRam->cb);
2425	if (VBOX_FAILURE(rc))
2426	{
2427	Log(("pgmR3Save: SSMR3GetMem(, %p, %#x) -> %Vrc\n", pRam->pvR3, pRam->cb, rc));
2428	return rc;
2429	}
2430	}
2431	}
2432
2433	/*
2434	* We require a full resync now.
2435	*/
2436	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
2437	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
2438	pPGM->fSyncFlags \|= PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL;
2439	pPGM->fPhysCacheFlushPending = true;
2440	pgmR3HandlerPhysicalUpdateAll(pVM);
2441
2442	/*
2443	* Change the paging mode.
2444	*/
2445	rc = PGMR3ChangeMode(pVM, pPGM->enmGuestMode);
2446
2447	/* Restore pVM->pgm.s.GCPhysCR3. */
2448	Assert(pVM->pgm.s.GCPhysCR3 == NIL_RTGCPHYS);
2449	RTGCPHYS GCPhysCR3 = CPUMGetGuestCR3(pVM);
2450	if ( pVM->pgm.s.enmGuestMode == PGMMODE_PAE
2451	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_PAE_NX
2452	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_AMD64
2453	\|\| pVM->pgm.s.enmGuestMode == PGMMODE_AMD64_NX)
2454	GCPhysCR3 = (GCPhysCR3 & X86_CR3_PAE_PAGE_MASK);
2455	else
2456	GCPhysCR3 = (GCPhysCR3 & X86_CR3_PAGE_MASK);
2457	pVM->pgm.s.GCPhysCR3 = GCPhysCR3;
2458
2459	return rc;
2460	}
2461
2462
2463	/**
2464	* Show paging mode.
2465	*
2466	* @param pVM VM Handle.
2467	* @param pHlp The info helpers.
2468	* @param pszArgs "all" (default), "guest", "shadow" or "host".
2469	*/
2470	static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2471	{
2472	/* digest argument. */
2473	bool fGuest, fShadow, fHost;
2474	if (pszArgs)
2475	pszArgs = RTStrStripL(pszArgs);
2476	if (!pszArgs \|\| !*pszArgs \|\| strstr(pszArgs, "all"))
2477	fShadow = fHost = fGuest = true;
2478	else
2479	{
2480	fShadow = fHost = fGuest = false;
2481	if (strstr(pszArgs, "guest"))
2482	fGuest = true;
2483	if (strstr(pszArgs, "shadow"))
2484	fShadow = true;
2485	if (strstr(pszArgs, "host"))
2486	fHost = true;
2487	}
2488
2489	/* print info. */
2490	if (fGuest)
2491	pHlp->pfnPrintf(pHlp, "Guest paging mode: %s, changed %RU64 times, A20 %s\n",
2492	PGMGetModeName(pVM->pgm.s.enmGuestMode), pVM->pgm.s.cGuestModeChanges.c,
2493	pVM->pgm.s.fA20Enabled ? "enabled" : "disabled");
2494	if (fShadow)
2495	pHlp->pfnPrintf(pHlp, "Shadow paging mode: %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode));
2496	if (fHost)
2497	{
2498	const char *psz;
2499	switch (pVM->pgm.s.enmHostMode)
2500	{
2501	case SUPPAGINGMODE_INVALID: psz = "invalid"; break;
2502	case SUPPAGINGMODE_32_BIT: psz = "32-bit"; break;
2503	case SUPPAGINGMODE_32_BIT_GLOBAL: psz = "32-bit+G"; break;
2504	case SUPPAGINGMODE_PAE: psz = "PAE"; break;
2505	case SUPPAGINGMODE_PAE_GLOBAL: psz = "PAE+G"; break;
2506	case SUPPAGINGMODE_PAE_NX: psz = "PAE+NX"; break;
2507	case SUPPAGINGMODE_PAE_GLOBAL_NX: psz = "PAE+G+NX"; break;
2508	case SUPPAGINGMODE_AMD64: psz = "AMD64"; break;
2509	case SUPPAGINGMODE_AMD64_GLOBAL: psz = "AMD64+G"; break;
2510	case SUPPAGINGMODE_AMD64_NX: psz = "AMD64+NX"; break;
2511	case SUPPAGINGMODE_AMD64_GLOBAL_NX: psz = "AMD64+G+NX"; break;
2512	default: psz = "unknown"; break;
2513	}
2514	pHlp->pfnPrintf(pHlp, "Host paging mode: %s\n", psz);
2515	}
2516	}
2517
2518
2519	/**
2520	* Dump registered MMIO ranges to the log.
2521	*
2522	* @param pVM VM Handle.
2523	* @param pHlp The info helpers.
2524	* @param pszArgs Arguments, ignored.
2525	*/
2526	static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2527	{
2528	NOREF(pszArgs);
2529	pHlp->pfnPrintf(pHlp,
2530	"RAM ranges (pVM=%p)\n"
2531	"%.s %.s\n",
2532	pVM,
2533	sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
2534	sizeof(RTHCPTR) * 2, "pvHC ");
2535
2536	for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2537	pHlp->pfnPrintf(pHlp,
2538	"%RGp-%RGp %RHv %s\n",
2539	pCur->GCPhys,
2540	pCur->GCPhysLast,
2541	pCur->pvR3,
2542	pCur->pszDesc);
2543	}
2544
2545	/**
2546	* Dump the page directory to the log.
2547	*
2548	* @param pVM VM Handle.
2549	* @param pHlp The info helpers.
2550	* @param pszArgs Arguments, ignored.
2551	*/
2552	static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2553	{
2554	/** @todo fix this! Convert the PGMR3DumpHierarchyHC functions to do guest stuff. */
2555	/* Big pages supported? */
2556	const bool fPSE = !!(CPUMGetGuestCR4(pVM) & X86_CR4_PSE);
2557
2558	/* Global pages supported? */
2559	const bool fPGE = !!(CPUMGetGuestCR4(pVM) & X86_CR4_PGE);
2560
2561	NOREF(pszArgs);
2562
2563	/*
2564	* Get page directory addresses.
2565	*/
2566	PX86PD pPDSrc = pVM->pgm.s.pGuestPDHC;
2567	Assert(pPDSrc);
2568	Assert(PGMPhysGCPhys2HCPtrAssert(pVM, (RTGCPHYS)(CPUMGetGuestCR3(pVM) & X86_CR3_PAGE_MASK), sizeof(*pPDSrc)) == pPDSrc);
2569
2570	/*
2571	* Iterate the page directory.
2572	*/
2573	for (unsigned iPD = 0; iPD < RT_ELEMENTS(pPDSrc->a); iPD++)
2574	{
2575	X86PDE PdeSrc = pPDSrc->a[iPD];
2576	if (PdeSrc.n.u1Present)
2577	{
2578	if (PdeSrc.b.u1Size && fPSE)
2579	pHlp->pfnPrintf(pHlp,
2580	"%04X - %VGp P=%d U=%d RW=%d G=%d - BIG\n",
2581	iPD,
2582	pgmGstGet4MBPhysPage(&pVM->pgm.s, PdeSrc),
2583	PdeSrc.b.u1Present, PdeSrc.b.u1User, PdeSrc.b.u1Write, PdeSrc.b.u1Global && fPGE);
2584	else
2585	pHlp->pfnPrintf(pHlp,
2586	"%04X - %VGp P=%d U=%d RW=%d [G=%d]\n",
2587	iPD,
2588	PdeSrc.u & X86_PDE_PG_MASK,
2589	PdeSrc.n.u1Present, PdeSrc.n.u1User, PdeSrc.n.u1Write, PdeSrc.b.u1Global && fPGE);
2590	}
2591	}
2592	}
2593
2594
2595	/**
2596	* Serivce a VMMCALLHOST_PGM_LOCK call.
2597	*
2598	* @returns VBox status code.
2599	* @param pVM The VM handle.
2600	*/
2601	VMMR3DECL(int) PGMR3LockCall(PVM pVM)
2602	{
2603	int rc = PDMR3CritSectEnterEx(&pVM->pgm.s.CritSect, true /* fHostCall */);
2604	AssertRC(rc);
2605	return rc;
2606	}
2607
2608
2609	/**
2610	* Converts a PGMMODE value to a PGM_TYPE_* \#define.
2611	*
2612	* @returns PGM_TYPE_*.
2613	* @param pgmMode The mode value to convert.
2614	*/
2615	DECLINLINE(unsigned) pgmModeToType(PGMMODE pgmMode)
2616	{
2617	switch (pgmMode)
2618	{
2619	case PGMMODE_REAL: return PGM_TYPE_REAL;
2620	case PGMMODE_PROTECTED: return PGM_TYPE_PROT;
2621	case PGMMODE_32_BIT: return PGM_TYPE_32BIT;
2622	case PGMMODE_PAE:
2623	case PGMMODE_PAE_NX: return PGM_TYPE_PAE;
2624	case PGMMODE_AMD64:
2625	case PGMMODE_AMD64_NX: return PGM_TYPE_AMD64;
2626	case PGMMODE_NESTED: return PGM_TYPE_NESTED;
2627	case PGMMODE_EPT: return PGM_TYPE_EPT;
2628	default:
2629	AssertFatalMsgFailed(("pgmMode=%d\n", pgmMode));
2630	}
2631	}
2632
2633
2634	/**
2635	* Gets the index into the paging mode data array of a SHW+GST mode.
2636	*
2637	* @returns PGM::paPagingData index.
2638	* @param uShwType The shadow paging mode type.
2639	* @param uGstType The guest paging mode type.
2640	*/
2641	DECLINLINE(unsigned) pgmModeDataIndex(unsigned uShwType, unsigned uGstType)
2642	{
2643	Assert(uShwType >= PGM_TYPE_32BIT && uShwType <= PGM_TYPE_MAX);
2644	Assert(uGstType >= PGM_TYPE_REAL && uGstType <= PGM_TYPE_AMD64);
2645	return (uShwType - PGM_TYPE_32BIT) * (PGM_TYPE_AMD64 - PGM_TYPE_REAL + 1)
2646	+ (uGstType - PGM_TYPE_REAL);
2647	}
2648
2649
2650	/**
2651	* Gets the index into the paging mode data array of a SHW+GST mode.
2652	*
2653	* @returns PGM::paPagingData index.
2654	* @param enmShw The shadow paging mode.
2655	* @param enmGst The guest paging mode.
2656	*/
2657	DECLINLINE(unsigned) pgmModeDataIndexByMode(PGMMODE enmShw, PGMMODE enmGst)
2658	{
2659	Assert(enmShw >= PGMMODE_32_BIT && enmShw <= PGMMODE_MAX);
2660	Assert(enmGst > PGMMODE_INVALID && enmGst < PGMMODE_MAX);
2661	return pgmModeDataIndex(pgmModeToType(enmShw), pgmModeToType(enmGst));
2662	}
2663
2664
2665	/**
2666	* Calculates the max data index.
2667	* @returns The number of entries in the paging data array.
2668	*/
2669	DECLINLINE(unsigned) pgmModeDataMaxIndex(void)
2670	{
2671	return pgmModeDataIndex(PGM_TYPE_MAX, PGM_TYPE_AMD64) + 1;
2672	}
2673
2674
2675	/**
2676	* Initializes the paging mode data kept in PGM::paModeData.
2677	*
2678	* @param pVM The VM handle.
2679	* @param fResolveGCAndR0 Indicate whether or not GC and Ring-0 symbols can be resolved now.
2680	* This is used early in the init process to avoid trouble with PDM
2681	* not being initialized yet.
2682	*/
2683	static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0)
2684	{
2685	PPGMMODEDATA pModeData;
2686	int rc;
2687
2688	/*
2689	* Allocate the array on the first call.
2690	*/
2691	if (!pVM->pgm.s.paModeData)
2692	{
2693	pVM->pgm.s.paModeData = (PPGMMODEDATA)MMR3HeapAllocZ(pVM, MM_TAG_PGM, sizeof(PGMMODEDATA) * pgmModeDataMaxIndex());
2694	AssertReturn(pVM->pgm.s.paModeData, VERR_NO_MEMORY);
2695	}
2696
2697	/*
2698	* Initialize the array entries.
2699	*/
2700	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_REAL)];
2701	pModeData->uShwType = PGM_TYPE_32BIT;
2702	pModeData->uGstType = PGM_TYPE_REAL;
2703	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2704	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2705	rc = PGM_BTH_NAME_32BIT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2706
2707	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGMMODE_PROTECTED)];
2708	pModeData->uShwType = PGM_TYPE_32BIT;
2709	pModeData->uGstType = PGM_TYPE_PROT;
2710	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2711	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2712	rc = PGM_BTH_NAME_32BIT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2713
2714	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_32BIT)];
2715	pModeData->uShwType = PGM_TYPE_32BIT;
2716	pModeData->uGstType = PGM_TYPE_32BIT;
2717	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2718	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2719	rc = PGM_BTH_NAME_32BIT_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2720
2721	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_REAL)];
2722	pModeData->uShwType = PGM_TYPE_PAE;
2723	pModeData->uGstType = PGM_TYPE_REAL;
2724	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2725	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2726	rc = PGM_BTH_NAME_PAE_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2727
2728	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PROT)];
2729	pModeData->uShwType = PGM_TYPE_PAE;
2730	pModeData->uGstType = PGM_TYPE_PROT;
2731	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2732	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2733	rc = PGM_BTH_NAME_PAE_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2734
2735	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_32BIT)];
2736	pModeData->uShwType = PGM_TYPE_PAE;
2737	pModeData->uGstType = PGM_TYPE_32BIT;
2738	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2739	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2740	rc = PGM_BTH_NAME_PAE_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2741
2742	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PAE)];
2743	pModeData->uShwType = PGM_TYPE_PAE;
2744	pModeData->uGstType = PGM_TYPE_PAE;
2745	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2746	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2747	rc = PGM_BTH_NAME_PAE_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2748
2749	#ifdef VBOX_WITH_64_BITS_GUESTS
2750	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_AMD64, PGM_TYPE_AMD64)];
2751	pModeData->uShwType = PGM_TYPE_AMD64;
2752	pModeData->uGstType = PGM_TYPE_AMD64;
2753	rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2754	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2755	rc = PGM_BTH_NAME_AMD64_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2756	#endif
2757
2758	/* The nested paging mode. */
2759	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_REAL)];
2760	pModeData->uShwType = PGM_TYPE_NESTED;
2761	pModeData->uGstType = PGM_TYPE_REAL;
2762	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2763	rc = PGM_BTH_NAME_NESTED_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2764
2765	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGMMODE_PROTECTED)];
2766	pModeData->uShwType = PGM_TYPE_NESTED;
2767	pModeData->uGstType = PGM_TYPE_PROT;
2768	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2769	rc = PGM_BTH_NAME_NESTED_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2770
2771	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_32BIT)];
2772	pModeData->uShwType = PGM_TYPE_NESTED;
2773	pModeData->uGstType = PGM_TYPE_32BIT;
2774	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2775	rc = PGM_BTH_NAME_NESTED_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2776
2777	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_PAE)];
2778	pModeData->uShwType = PGM_TYPE_NESTED;
2779	pModeData->uGstType = PGM_TYPE_PAE;
2780	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2781	rc = PGM_BTH_NAME_NESTED_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2782
2783	#ifdef VBOX_WITH_64_BITS_GUESTS
2784	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2785	pModeData->uShwType = PGM_TYPE_NESTED;
2786	pModeData->uGstType = PGM_TYPE_AMD64;
2787	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2788	rc = PGM_BTH_NAME_NESTED_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2789	#endif
2790
2791	/* The shadow part of the nested callback mode depends on the host paging mode (AMD-V only). */
2792	switch(pVM->pgm.s.enmHostMode)
2793	{
2794	case SUPPAGINGMODE_32_BIT:
2795	case SUPPAGINGMODE_32_BIT_GLOBAL:
2796	#ifdef VBOX_WITH_64_BITS_GUESTS
2797	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2798	#else
2799	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_PAE;i++)
2800	#endif
2801	{
2802	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2803	rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2804	}
2805	break;
2806
2807	case SUPPAGINGMODE_PAE:
2808	case SUPPAGINGMODE_PAE_NX:
2809	case SUPPAGINGMODE_PAE_GLOBAL:
2810	case SUPPAGINGMODE_PAE_GLOBAL_NX:
2811	#ifdef VBOX_WITH_64_BITS_GUESTS
2812	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2813	#else
2814	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_PAE;i++)
2815	#endif
2816	{
2817	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2818	rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2819	}
2820	break;
2821
2822	case SUPPAGINGMODE_AMD64:
2823	case SUPPAGINGMODE_AMD64_GLOBAL:
2824	case SUPPAGINGMODE_AMD64_NX:
2825	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2826	#ifdef VBOX_WITH_64_BITS_GUESTS
2827	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_AMD64;i++)
2828	#else
2829	for (unsigned i=PGM_TYPE_REAL;i<=PGM_TYPE_PAE;i++)
2830	#endif
2831	{
2832	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2833	rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2834	}
2835	break;
2836	default:
2837	AssertFailed();
2838	break;
2839	}
2840
2841	/* Extended paging (EPT) / Intel VT-x */
2842	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_REAL)];
2843	pModeData->uShwType = PGM_TYPE_EPT;
2844	pModeData->uGstType = PGM_TYPE_REAL;
2845	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2846	rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2847	rc = PGM_BTH_NAME_EPT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2848
2849	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PROT)];
2850	pModeData->uShwType = PGM_TYPE_EPT;
2851	pModeData->uGstType = PGM_TYPE_PROT;
2852	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2853	rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2854	rc = PGM_BTH_NAME_EPT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2855
2856	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_32BIT)];
2857	pModeData->uShwType = PGM_TYPE_EPT;
2858	pModeData->uGstType = PGM_TYPE_32BIT;
2859	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2860	rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2861	rc = PGM_BTH_NAME_EPT_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2862
2863	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PAE)];
2864	pModeData->uShwType = PGM_TYPE_EPT;
2865	pModeData->uGstType = PGM_TYPE_PAE;
2866	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2867	rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2868	rc = PGM_BTH_NAME_EPT_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2869
2870	#ifdef VBOX_WITH_64_BITS_GUESTS
2871	pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_AMD64)];
2872	pModeData->uShwType = PGM_TYPE_EPT;
2873	pModeData->uGstType = PGM_TYPE_AMD64;
2874	rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2875	rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2876	rc = PGM_BTH_NAME_EPT_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2877	#endif
2878	return VINF_SUCCESS;
2879	}
2880
2881
2882	/**
2883	* Switch to different (or relocated in the relocate case) mode data.
2884	*
2885	* @param pVM The VM handle.
2886	* @param enmShw The the shadow paging mode.
2887	* @param enmGst The the guest paging mode.
2888	*/
2889	static void pgmR3ModeDataSwitch(PVM pVM, PGMMODE enmShw, PGMMODE enmGst)
2890	{
2891	PPGMMODEDATA pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndexByMode(enmShw, enmGst)];
2892
2893	Assert(pModeData->uGstType == pgmModeToType(enmGst));
2894	Assert(pModeData->uShwType == pgmModeToType(enmShw));
2895
2896	/* shadow */
2897	pVM->pgm.s.pfnR3ShwRelocate = pModeData->pfnR3ShwRelocate;
2898	pVM->pgm.s.pfnR3ShwExit = pModeData->pfnR3ShwExit;
2899	pVM->pgm.s.pfnR3ShwGetPage = pModeData->pfnR3ShwGetPage;
2900	Assert(pVM->pgm.s.pfnR3ShwGetPage);
2901	pVM->pgm.s.pfnR3ShwModifyPage = pModeData->pfnR3ShwModifyPage;
2902
2903	pVM->pgm.s.pfnRCShwGetPage = pModeData->pfnRCShwGetPage;
2904	pVM->pgm.s.pfnRCShwModifyPage = pModeData->pfnRCShwModifyPage;
2905
2906	pVM->pgm.s.pfnR0ShwGetPage = pModeData->pfnR0ShwGetPage;
2907	pVM->pgm.s.pfnR0ShwModifyPage = pModeData->pfnR0ShwModifyPage;
2908
2909
2910	/* guest */
2911	pVM->pgm.s.pfnR3GstRelocate = pModeData->pfnR3GstRelocate;
2912	pVM->pgm.s.pfnR3GstExit = pModeData->pfnR3GstExit;
2913	pVM->pgm.s.pfnR3GstGetPage = pModeData->pfnR3GstGetPage;
2914	Assert(pVM->pgm.s.pfnR3GstGetPage);
2915	pVM->pgm.s.pfnR3GstModifyPage = pModeData->pfnR3GstModifyPage;
2916	pVM->pgm.s.pfnR3GstGetPDE = pModeData->pfnR3GstGetPDE;
2917	pVM->pgm.s.pfnR3GstMonitorCR3 = pModeData->pfnR3GstMonitorCR3;
2918	pVM->pgm.s.pfnR3GstUnmonitorCR3 = pModeData->pfnR3GstUnmonitorCR3;
2919	pVM->pgm.s.pfnR3GstMapCR3 = pModeData->pfnR3GstMapCR3;
2920	pVM->pgm.s.pfnR3GstUnmapCR3 = pModeData->pfnR3GstUnmapCR3;
2921	pVM->pgm.s.pfnR3GstWriteHandlerCR3 = pModeData->pfnR3GstWriteHandlerCR3;
2922	pVM->pgm.s.pszR3GstWriteHandlerCR3 = pModeData->pszR3GstWriteHandlerCR3;
2923	pVM->pgm.s.pfnR3GstPAEWriteHandlerCR3 = pModeData->pfnR3GstPAEWriteHandlerCR3;
2924	pVM->pgm.s.pszR3GstPAEWriteHandlerCR3 = pModeData->pszR3GstPAEWriteHandlerCR3;
2925
2926	pVM->pgm.s.pfnRCGstGetPage = pModeData->pfnRCGstGetPage;
2927	pVM->pgm.s.pfnRCGstModifyPage = pModeData->pfnRCGstModifyPage;
2928	pVM->pgm.s.pfnRCGstGetPDE = pModeData->pfnRCGstGetPDE;
2929	pVM->pgm.s.pfnRCGstMonitorCR3 = pModeData->pfnRCGstMonitorCR3;
2930	pVM->pgm.s.pfnRCGstUnmonitorCR3 = pModeData->pfnRCGstUnmonitorCR3;
2931	pVM->pgm.s.pfnRCGstMapCR3 = pModeData->pfnRCGstMapCR3;
2932	pVM->pgm.s.pfnRCGstUnmapCR3 = pModeData->pfnRCGstUnmapCR3;
2933	pVM->pgm.s.pfnRCGstWriteHandlerCR3 = pModeData->pfnRCGstWriteHandlerCR3;
2934	pVM->pgm.s.pfnRCGstPAEWriteHandlerCR3 = pModeData->pfnRCGstPAEWriteHandlerCR3;
2935
2936	pVM->pgm.s.pfnR0GstGetPage = pModeData->pfnR0GstGetPage;
2937	pVM->pgm.s.pfnR0GstModifyPage = pModeData->pfnR0GstModifyPage;
2938	pVM->pgm.s.pfnR0GstGetPDE = pModeData->pfnR0GstGetPDE;
2939	pVM->pgm.s.pfnR0GstMonitorCR3 = pModeData->pfnR0GstMonitorCR3;
2940	pVM->pgm.s.pfnR0GstUnmonitorCR3 = pModeData->pfnR0GstUnmonitorCR3;
2941	pVM->pgm.s.pfnR0GstMapCR3 = pModeData->pfnR0GstMapCR3;
2942	pVM->pgm.s.pfnR0GstUnmapCR3 = pModeData->pfnR0GstUnmapCR3;
2943	pVM->pgm.s.pfnR0GstWriteHandlerCR3 = pModeData->pfnR0GstWriteHandlerCR3;
2944	pVM->pgm.s.pfnR0GstPAEWriteHandlerCR3 = pModeData->pfnR0GstPAEWriteHandlerCR3;
2945
2946
2947	/* both */
2948	pVM->pgm.s.pfnR3BthRelocate = pModeData->pfnR3BthRelocate;
2949	pVM->pgm.s.pfnR3BthInvalidatePage = pModeData->pfnR3BthInvalidatePage;
2950	pVM->pgm.s.pfnR3BthSyncCR3 = pModeData->pfnR3BthSyncCR3;
2951	Assert(pVM->pgm.s.pfnR3BthSyncCR3);
2952	pVM->pgm.s.pfnR3BthSyncPage = pModeData->pfnR3BthSyncPage;
2953	pVM->pgm.s.pfnR3BthPrefetchPage = pModeData->pfnR3BthPrefetchPage;
2954	pVM->pgm.s.pfnR3BthVerifyAccessSyncPage = pModeData->pfnR3BthVerifyAccessSyncPage;
2955	#ifdef VBOX_STRICT
2956	pVM->pgm.s.pfnR3BthAssertCR3 = pModeData->pfnR3BthAssertCR3;
2957	#endif
2958
2959	pVM->pgm.s.pfnRCBthTrap0eHandler = pModeData->pfnRCBthTrap0eHandler;
2960	pVM->pgm.s.pfnRCBthInvalidatePage = pModeData->pfnRCBthInvalidatePage;
2961	pVM->pgm.s.pfnRCBthSyncCR3 = pModeData->pfnRCBthSyncCR3;
2962	pVM->pgm.s.pfnRCBthSyncPage = pModeData->pfnRCBthSyncPage;
2963	pVM->pgm.s.pfnRCBthPrefetchPage = pModeData->pfnRCBthPrefetchPage;
2964	pVM->pgm.s.pfnRCBthVerifyAccessSyncPage = pModeData->pfnRCBthVerifyAccessSyncPage;
2965	#ifdef VBOX_STRICT
2966	pVM->pgm.s.pfnRCBthAssertCR3 = pModeData->pfnRCBthAssertCR3;
2967	#endif
2968
2969	pVM->pgm.s.pfnR0BthTrap0eHandler = pModeData->pfnR0BthTrap0eHandler;
2970	pVM->pgm.s.pfnR0BthInvalidatePage = pModeData->pfnR0BthInvalidatePage;
2971	pVM->pgm.s.pfnR0BthSyncCR3 = pModeData->pfnR0BthSyncCR3;
2972	pVM->pgm.s.pfnR0BthSyncPage = pModeData->pfnR0BthSyncPage;
2973	pVM->pgm.s.pfnR0BthPrefetchPage = pModeData->pfnR0BthPrefetchPage;
2974	pVM->pgm.s.pfnR0BthVerifyAccessSyncPage = pModeData->pfnR0BthVerifyAccessSyncPage;
2975	#ifdef VBOX_STRICT
2976	pVM->pgm.s.pfnR0BthAssertCR3 = pModeData->pfnR0BthAssertCR3;
2977	#endif
2978	}
2979
2980
2981	/**
2982	* Calculates the shadow paging mode.
2983	*
2984	* @returns The shadow paging mode.
2985	* @param pVM VM handle.
2986	* @param enmGuestMode The guest mode.
2987	* @param enmHostMode The host mode.
2988	* @param enmShadowMode The current shadow mode.
2989	* @param penmSwitcher Where to store the switcher to use.
2990	* VMMSWITCHER_INVALID means no change.
2991	*/
2992	static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher)
2993	{
2994	VMMSWITCHER enmSwitcher = VMMSWITCHER_INVALID;
2995	switch (enmGuestMode)
2996	{
2997	/*
2998	* When switching to real or protected mode we don't change
2999	* anything since it's likely that we'll switch back pretty soon.
3000	*
3001	* During pgmR3InitPaging we'll end up here with PGMMODE_INVALID
3002	* and is supposed to determine which shadow paging and switcher to
3003	* use during init.
3004	*/
3005	case PGMMODE_REAL:
3006	case PGMMODE_PROTECTED:
3007	if ( enmShadowMode != PGMMODE_INVALID
3008	&& !HWACCMIsEnabled(pVM) /* always switch in hwaccm mode! */)
3009	break; /* (no change) */
3010
3011	switch (enmHostMode)
3012	{
3013	case SUPPAGINGMODE_32_BIT:
3014	case SUPPAGINGMODE_32_BIT_GLOBAL:
3015	enmShadowMode = PGMMODE_32_BIT;
3016	enmSwitcher = VMMSWITCHER_32_TO_32;
3017	break;
3018
3019	case SUPPAGINGMODE_PAE:
3020	case SUPPAGINGMODE_PAE_NX:
3021	case SUPPAGINGMODE_PAE_GLOBAL:
3022	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3023	enmShadowMode = PGMMODE_PAE;
3024	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
3025	#ifdef DEBUG_bird
3026	if (RTEnvExist("VBOX_32BIT"))
3027	{
3028	enmShadowMode = PGMMODE_32_BIT;
3029	enmSwitcher = VMMSWITCHER_PAE_TO_32;
3030	}
3031	#endif
3032	break;
3033
3034	case SUPPAGINGMODE_AMD64:
3035	case SUPPAGINGMODE_AMD64_GLOBAL:
3036	case SUPPAGINGMODE_AMD64_NX:
3037	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3038	enmShadowMode = PGMMODE_PAE;
3039	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3040	break;
3041
3042	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3043	}
3044	break;
3045
3046	case PGMMODE_32_BIT:
3047	switch (enmHostMode)
3048	{
3049	case SUPPAGINGMODE_32_BIT:
3050	case SUPPAGINGMODE_32_BIT_GLOBAL:
3051	enmShadowMode = PGMMODE_32_BIT;
3052	enmSwitcher = VMMSWITCHER_32_TO_32;
3053	break;
3054
3055	case SUPPAGINGMODE_PAE:
3056	case SUPPAGINGMODE_PAE_NX:
3057	case SUPPAGINGMODE_PAE_GLOBAL:
3058	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3059	enmShadowMode = PGMMODE_PAE;
3060	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
3061	#ifdef DEBUG_bird
3062	if (RTEnvExist("VBOX_32BIT"))
3063	{
3064	enmShadowMode = PGMMODE_32_BIT;
3065	enmSwitcher = VMMSWITCHER_PAE_TO_32;
3066	}
3067	#endif
3068	break;
3069
3070	case SUPPAGINGMODE_AMD64:
3071	case SUPPAGINGMODE_AMD64_GLOBAL:
3072	case SUPPAGINGMODE_AMD64_NX:
3073	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3074	enmShadowMode = PGMMODE_PAE;
3075	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3076	break;
3077
3078	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3079	}
3080	break;
3081
3082	case PGMMODE_PAE:
3083	case PGMMODE_PAE_NX: /** @todo This might require more switchers and guest+both modes. */
3084	switch (enmHostMode)
3085	{
3086	case SUPPAGINGMODE_32_BIT:
3087	case SUPPAGINGMODE_32_BIT_GLOBAL:
3088	enmShadowMode = PGMMODE_PAE;
3089	enmSwitcher = VMMSWITCHER_32_TO_PAE;
3090	break;
3091
3092	case SUPPAGINGMODE_PAE:
3093	case SUPPAGINGMODE_PAE_NX:
3094	case SUPPAGINGMODE_PAE_GLOBAL:
3095	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3096	enmShadowMode = PGMMODE_PAE;
3097	enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
3098	break;
3099
3100	case SUPPAGINGMODE_AMD64:
3101	case SUPPAGINGMODE_AMD64_GLOBAL:
3102	case SUPPAGINGMODE_AMD64_NX:
3103	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3104	enmShadowMode = PGMMODE_PAE;
3105	enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
3106	break;
3107
3108	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3109	}
3110	break;
3111
3112	case PGMMODE_AMD64:
3113	case PGMMODE_AMD64_NX:
3114	switch (enmHostMode)
3115	{
3116	case SUPPAGINGMODE_32_BIT:
3117	case SUPPAGINGMODE_32_BIT_GLOBAL:
3118	enmShadowMode = PGMMODE_PAE;
3119	enmSwitcher = VMMSWITCHER_32_TO_AMD64;
3120	break;
3121
3122	case SUPPAGINGMODE_PAE:
3123	case SUPPAGINGMODE_PAE_NX:
3124	case SUPPAGINGMODE_PAE_GLOBAL:
3125	case SUPPAGINGMODE_PAE_GLOBAL_NX:
3126	enmShadowMode = PGMMODE_PAE;
3127	enmSwitcher = VMMSWITCHER_PAE_TO_AMD64;
3128	break;
3129
3130	case SUPPAGINGMODE_AMD64:
3131	case SUPPAGINGMODE_AMD64_GLOBAL:
3132	case SUPPAGINGMODE_AMD64_NX:
3133	case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3134	enmShadowMode = PGMMODE_AMD64;
3135	enmSwitcher = VMMSWITCHER_AMD64_TO_AMD64;
3136	break;
3137
3138	default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3139	}
3140	break;
3141
3142
3143	default:
3144	AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3145	return PGMMODE_INVALID;
3146	}
3147	/* Override the shadow mode is nested paging is active. */
3148	if (HWACCMIsNestedPagingActive(pVM))
3149	enmShadowMode = HWACCMGetPagingMode(pVM);
3150
3151	*penmSwitcher = enmSwitcher;
3152	return enmShadowMode;
3153	}
3154
3155
3156	/**
3157	* Performs the actual mode change.
3158	* This is called by PGMChangeMode and pgmR3InitPaging().
3159	*
3160	* @returns VBox status code.
3161	* @param pVM VM handle.
3162	* @param enmGuestMode The new guest mode. This is assumed to be different from
3163	* the current mode.
3164	*/
3165	VMMR3DECL(int) PGMR3ChangeMode(PVM pVM, PGMMODE enmGuestMode)
3166	{
3167	Log(("PGMR3ChangeMode: Guest mode: %s -> %s\n", PGMGetModeName(pVM->pgm.s.enmGuestMode), PGMGetModeName(enmGuestMode)));
3168	STAM_REL_COUNTER_INC(&pVM->pgm.s.cGuestModeChanges);
3169
3170	/*
3171	* Calc the shadow mode and switcher.
3172	*/
3173	VMMSWITCHER enmSwitcher;
3174	PGMMODE enmShadowMode = pgmR3CalcShadowMode(pVM, enmGuestMode, pVM->pgm.s.enmHostMode, pVM->pgm.s.enmShadowMode, &enmSwitcher);
3175	if (enmSwitcher != VMMSWITCHER_INVALID)
3176	{
3177	/*
3178	* Select new switcher.
3179	*/
3180	int rc = VMMR3SelectSwitcher(pVM, enmSwitcher);
3181	if (VBOX_FAILURE(rc))
3182	{
3183	AssertReleaseMsgFailed(("VMMR3SelectSwitcher(%d) -> %Vrc\n", enmSwitcher, rc));
3184	return rc;
3185	}
3186	}
3187
3188	/*
3189	* Exit old mode(s).
3190	*/
3191	/* shadow */
3192	if (enmShadowMode != pVM->pgm.s.enmShadowMode)
3193	{
3194	LogFlow(("PGMR3ChangeMode: Shadow mode: %s -> %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode), PGMGetModeName(enmShadowMode)));
3195	if (PGM_SHW_PFN(Exit, pVM))
3196	{
3197	int rc = PGM_SHW_PFN(Exit, pVM)(pVM);
3198	if (VBOX_FAILURE(rc))
3199	{
3200	AssertMsgFailed(("Exit failed for shadow mode %d: %Vrc\n", pVM->pgm.s.enmShadowMode, rc));
3201	return rc;
3202	}
3203	}
3204
3205	}
3206	else
3207	LogFlow(("PGMR3ChangeMode: Shadow mode remains: %s\n", PGMGetModeName(pVM->pgm.s.enmShadowMode)));
3208
3209	/* guest */
3210	if (PGM_GST_PFN(Exit, pVM))
3211	{
3212	int rc = PGM_GST_PFN(Exit, pVM)(pVM);
3213	if (VBOX_FAILURE(rc))
3214	{
3215	AssertMsgFailed(("Exit failed for guest mode %d: %Vrc\n", pVM->pgm.s.enmGuestMode, rc));
3216	return rc;
3217	}
3218	}
3219
3220	/*
3221	* Load new paging mode data.
3222	*/
3223	pgmR3ModeDataSwitch(pVM, enmShadowMode, enmGuestMode);
3224
3225	/*
3226	* Enter new shadow mode (if changed).
3227	*/
3228	if (enmShadowMode != pVM->pgm.s.enmShadowMode)
3229	{
3230	int rc;
3231	pVM->pgm.s.enmShadowMode = enmShadowMode;
3232	switch (enmShadowMode)
3233	{
3234	case PGMMODE_32_BIT:
3235	rc = PGM_SHW_NAME_32BIT(Enter)(pVM);
3236	break;
3237	case PGMMODE_PAE:
3238	case PGMMODE_PAE_NX:
3239	rc = PGM_SHW_NAME_PAE(Enter)(pVM);
3240	break;
3241	case PGMMODE_AMD64:
3242	case PGMMODE_AMD64_NX:
3243	rc = PGM_SHW_NAME_AMD64(Enter)(pVM);
3244	break;
3245	case PGMMODE_NESTED:
3246	rc = PGM_SHW_NAME_NESTED(Enter)(pVM);
3247	break;
3248	case PGMMODE_EPT:
3249	rc = PGM_SHW_NAME_EPT(Enter)(pVM);
3250	break;
3251	case PGMMODE_REAL:
3252	case PGMMODE_PROTECTED:
3253	default:
3254	AssertReleaseMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
3255	return VERR_INTERNAL_ERROR;
3256	}
3257	if (VBOX_FAILURE(rc))
3258	{
3259	AssertReleaseMsgFailed(("Entering enmShadowMode=%d failed: %Vrc\n", enmShadowMode, rc));
3260	pVM->pgm.s.enmShadowMode = PGMMODE_INVALID;
3261	return rc;
3262	}
3263	}
3264
3265	/** @todo This is a bug!
3266	*
3267	* We must flush the PGM pool cache if the guest mode changes; we don't always
3268	* switch shadow paging mode (e.g. protected->32-bit) and shouldn't reuse
3269	* the shadow page tables.
3270	*
3271	* That only applies when switching between paging and non-paging modes.
3272	*/
3273	/** @todo A20 setting */
3274	if ( pVM->pgm.s.CTX_SUFF(pPool)
3275	&& !HWACCMIsNestedPagingActive(pVM)
3276	&& PGMMODE_WITH_PAGING(pVM->pgm.s.enmGuestMode) != PGMMODE_WITH_PAGING(enmGuestMode))
3277	{
3278	Log(("PGMR3ChangeMode: changing guest paging mode -> flush pgm pool cache!\n"));
3279	pgmPoolFlushAll(pVM);
3280	}
3281
3282	/*
3283	* Enter the new guest and shadow+guest modes.
3284	*/
3285	int rc = -1;
3286	int rc2 = -1;
3287	RTGCPHYS GCPhysCR3 = NIL_RTGCPHYS;
3288	pVM->pgm.s.enmGuestMode = enmGuestMode;
3289	switch (enmGuestMode)
3290	{
3291	case PGMMODE_REAL:
3292	rc = PGM_GST_NAME_REAL(Enter)(pVM, NIL_RTGCPHYS);
3293	switch (pVM->pgm.s.enmShadowMode)
3294	{
3295	case PGMMODE_32_BIT:
3296	rc2 = PGM_BTH_NAME_32BIT_REAL(Enter)(pVM, NIL_RTGCPHYS);
3297	break;
3298	case PGMMODE_PAE:
3299	case PGMMODE_PAE_NX:
3300	rc2 = PGM_BTH_NAME_PAE_REAL(Enter)(pVM, NIL_RTGCPHYS);
3301	break;
3302	case PGMMODE_NESTED:
3303	rc2 = PGM_BTH_NAME_NESTED_REAL(Enter)(pVM, NIL_RTGCPHYS);
3304	break;
3305	case PGMMODE_EPT:
3306	rc2 = PGM_BTH_NAME_EPT_REAL(Enter)(pVM, NIL_RTGCPHYS);
3307	break;
3308	case PGMMODE_AMD64:
3309	case PGMMODE_AMD64_NX:
3310	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3311	default: AssertFailed(); break;
3312	}
3313	break;
3314
3315	case PGMMODE_PROTECTED:
3316	rc = PGM_GST_NAME_PROT(Enter)(pVM, NIL_RTGCPHYS);
3317	switch (pVM->pgm.s.enmShadowMode)
3318	{
3319	case PGMMODE_32_BIT:
3320	rc2 = PGM_BTH_NAME_32BIT_PROT(Enter)(pVM, NIL_RTGCPHYS);
3321	break;
3322	case PGMMODE_PAE:
3323	case PGMMODE_PAE_NX:
3324	rc2 = PGM_BTH_NAME_PAE_PROT(Enter)(pVM, NIL_RTGCPHYS);
3325	break;
3326	case PGMMODE_NESTED:
3327	rc2 = PGM_BTH_NAME_NESTED_PROT(Enter)(pVM, NIL_RTGCPHYS);
3328	break;
3329	case PGMMODE_EPT:
3330	rc2 = PGM_BTH_NAME_EPT_PROT(Enter)(pVM, NIL_RTGCPHYS);
3331	break;
3332	case PGMMODE_AMD64:
3333	case PGMMODE_AMD64_NX:
3334	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3335	default: AssertFailed(); break;
3336	}
3337	break;
3338
3339	case PGMMODE_32_BIT:
3340	GCPhysCR3 = CPUMGetGuestCR3(pVM) & X86_CR3_PAGE_MASK;
3341	rc = PGM_GST_NAME_32BIT(Enter)(pVM, GCPhysCR3);
3342	switch (pVM->pgm.s.enmShadowMode)
3343	{
3344	case PGMMODE_32_BIT:
3345	rc2 = PGM_BTH_NAME_32BIT_32BIT(Enter)(pVM, GCPhysCR3);
3346	break;
3347	case PGMMODE_PAE:
3348	case PGMMODE_PAE_NX:
3349	rc2 = PGM_BTH_NAME_PAE_32BIT(Enter)(pVM, GCPhysCR3);
3350	break;
3351	case PGMMODE_NESTED:
3352	rc2 = PGM_BTH_NAME_NESTED_32BIT(Enter)(pVM, GCPhysCR3);
3353	break;
3354	case PGMMODE_EPT:
3355	rc2 = PGM_BTH_NAME_EPT_32BIT(Enter)(pVM, GCPhysCR3);
3356	break;
3357	case PGMMODE_AMD64:
3358	case PGMMODE_AMD64_NX:
3359	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3360	default: AssertFailed(); break;
3361	}
3362	break;
3363
3364	case PGMMODE_PAE_NX:
3365	case PGMMODE_PAE:
3366	{
3367	uint32_t u32Dummy, u32Features;
3368
3369	CPUMGetGuestCpuId(pVM, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
3370	if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
3371	{
3372	/* Pause first, then inform Main. */
3373	rc = VMR3SuspendNoSave(pVM);
3374	AssertRC(rc);
3375
3376	VMSetRuntimeError(pVM, true, "PAEmode",
3377	N_("The guest is trying to switch to the PAE mode which is currently disabled by default in VirtualBox. Experimental PAE support can be enabled using the -pae option with VBoxManage"));
3378	/* we must return VINF_SUCCESS here otherwise the recompiler will assert */
3379	return VINF_SUCCESS;
3380	}
3381	GCPhysCR3 = CPUMGetGuestCR3(pVM) & X86_CR3_PAE_PAGE_MASK;
3382	rc = PGM_GST_NAME_PAE(Enter)(pVM, GCPhysCR3);
3383	switch (pVM->pgm.s.enmShadowMode)
3384	{
3385	case PGMMODE_PAE:
3386	case PGMMODE_PAE_NX:
3387	rc2 = PGM_BTH_NAME_PAE_PAE(Enter)(pVM, GCPhysCR3);
3388	break;
3389	case PGMMODE_NESTED:
3390	rc2 = PGM_BTH_NAME_NESTED_PAE(Enter)(pVM, GCPhysCR3);
3391	break;
3392	case PGMMODE_EPT:
3393	rc2 = PGM_BTH_NAME_EPT_PAE(Enter)(pVM, GCPhysCR3);
3394	break;
3395	case PGMMODE_32_BIT:
3396	case PGMMODE_AMD64:
3397	case PGMMODE_AMD64_NX:
3398	AssertMsgFailed(("Should use PAE shadow mode!\n"));
3399	default: AssertFailed(); break;
3400	}
3401	break;
3402	}
3403
3404	#ifdef VBOX_WITH_64_BITS_GUESTS
3405	case PGMMODE_AMD64_NX:
3406	case PGMMODE_AMD64:
3407	GCPhysCR3 = CPUMGetGuestCR3(pVM) & 0xfffffffffffff000ULL; /** @todo define this mask! */
3408	rc = PGM_GST_NAME_AMD64(Enter)(pVM, GCPhysCR3);
3409	switch (pVM->pgm.s.enmShadowMode)
3410	{
3411	case PGMMODE_AMD64:
3412	case PGMMODE_AMD64_NX:
3413	rc2 = PGM_BTH_NAME_AMD64_AMD64(Enter)(pVM, GCPhysCR3);
3414	break;
3415	case PGMMODE_NESTED:
3416	rc2 = PGM_BTH_NAME_NESTED_AMD64(Enter)(pVM, GCPhysCR3);
3417	break;
3418	case PGMMODE_EPT:
3419	rc2 = PGM_BTH_NAME_EPT_AMD64(Enter)(pVM, GCPhysCR3);
3420	break;
3421	case PGMMODE_32_BIT:
3422	case PGMMODE_PAE:
3423	case PGMMODE_PAE_NX:
3424	AssertMsgFailed(("Should use AMD64 shadow mode!\n"));
3425	default: AssertFailed(); break;
3426	}
3427	break;
3428	#endif
3429
3430	default:
3431	AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3432	rc = VERR_NOT_IMPLEMENTED;
3433	break;
3434	}
3435
3436	/* status codes. */
3437	AssertRC(rc);
3438	AssertRC(rc2);
3439	if (VBOX_SUCCESS(rc))
3440	{
3441	rc = rc2;
3442	if (VBOX_SUCCESS(rc)) /* no informational status codes. */
3443	rc = VINF_SUCCESS;
3444	}
3445
3446	/*
3447	* Notify SELM so it can update the TSSes with correct CR3s.
3448	*/
3449	SELMR3PagingModeChanged(pVM);
3450
3451	/* Notify HWACCM as well. */
3452	HWACCMR3PagingModeChanged(pVM, pVM->pgm.s.enmShadowMode);
3453	return rc;
3454	}
3455
3456
3457	/**
3458	* Dumps a PAE shadow page table.
3459	*
3460	* @returns VBox status code (VINF_SUCCESS).
3461	* @param pVM The VM handle.
3462	* @param pPT Pointer to the page table.
3463	* @param u64Address The virtual address of the page table starts.
3464	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3465	* @param cMaxDepth The maxium depth.
3466	* @param pHlp Pointer to the output functions.
3467	*/
3468	static int pgmR3DumpHierarchyHCPaePT(PVM pVM, PX86PTPAE pPT, uint64_t u64Address, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3469	{
3470	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3471	{
3472	X86PTEPAE Pte = pPT->a[i];
3473	if (Pte.n.u1Present)
3474	{
3475	pHlp->pfnPrintf(pHlp,
3476	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3477	? "%016llx 3 \| P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n"
3478	: "%08llx 2 \| P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n",
3479	u64Address + ((uint64_t)i << X86_PT_PAE_SHIFT),
3480	Pte.n.u1Write ? 'W' : 'R',
3481	Pte.n.u1User ? 'U' : 'S',
3482	Pte.n.u1Accessed ? 'A' : '-',
3483	Pte.n.u1Dirty ? 'D' : '-',
3484	Pte.n.u1Global ? 'G' : '-',
3485	Pte.n.u1WriteThru ? "WT" : "--",
3486	Pte.n.u1CacheDisable? "CD" : "--",
3487	Pte.n.u1PAT ? "AT" : "--",
3488	Pte.n.u1NoExecute ? "NX" : "--",
3489	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3490	Pte.u & RT_BIT(10) ? '1' : '0',
3491	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED? 'v' : '-',
3492	Pte.u & X86_PTE_PAE_PG_MASK);
3493	}
3494	}
3495	return VINF_SUCCESS;
3496	}
3497
3498
3499	/**
3500	* Dumps a PAE shadow page directory table.
3501	*
3502	* @returns VBox status code (VINF_SUCCESS).
3503	* @param pVM The VM handle.
3504	* @param HCPhys The physical address of the page directory table.
3505	* @param u64Address The virtual address of the page table starts.
3506	* @param cr4 The CR4, PSE is currently used.
3507	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3508	* @param cMaxDepth The maxium depth.
3509	* @param pHlp Pointer to the output functions.
3510	*/
3511	static int pgmR3DumpHierarchyHCPaePD(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3512	{
3513	PX86PDPAE pPD = (PX86PDPAE)MMPagePhys2Page(pVM, HCPhys);
3514	if (!pPD)
3515	{
3516	pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory at HCPhys=%#VHp was not found in the page pool!\n",
3517	fLongMode ? 16 : 8, u64Address, HCPhys);
3518	return VERR_INVALID_PARAMETER;
3519	}
3520	const bool fBigPagesSupported = fLongMode \|\| !!(cr4 & X86_CR4_PSE);
3521
3522	int rc = VINF_SUCCESS;
3523	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3524	{
3525	X86PDEPAE Pde = pPD->a[i];
3526	if (Pde.n.u1Present)
3527	{
3528	if (fBigPagesSupported && Pde.b.u1Size)
3529	pHlp->pfnPrintf(pHlp,
3530	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3531	? "%016llx 2 \| P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n"
3532	: "%08llx 1 \| P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n",
3533	u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3534	Pde.b.u1Write ? 'W' : 'R',
3535	Pde.b.u1User ? 'U' : 'S',
3536	Pde.b.u1Accessed ? 'A' : '-',
3537	Pde.b.u1Dirty ? 'D' : '-',
3538	Pde.b.u1Global ? 'G' : '-',
3539	Pde.b.u1WriteThru ? "WT" : "--",
3540	Pde.b.u1CacheDisable? "CD" : "--",
3541	Pde.b.u1PAT ? "AT" : "--",
3542	Pde.b.u1NoExecute ? "NX" : "--",
3543	Pde.u & RT_BIT_64(9) ? '1' : '0',
3544	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3545	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3546	Pde.u & X86_PDE_PAE_PG_MASK);
3547	else
3548	{
3549	pHlp->pfnPrintf(pHlp,
3550	fLongMode /P R S A D G WT CD AT NX 4M a p ? /
3551	? "%016llx 2 \| P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n"
3552	: "%08llx 1 \| P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n",
3553	u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3554	Pde.n.u1Write ? 'W' : 'R',
3555	Pde.n.u1User ? 'U' : 'S',
3556	Pde.n.u1Accessed ? 'A' : '-',
3557	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3558	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3559	Pde.n.u1WriteThru ? "WT" : "--",
3560	Pde.n.u1CacheDisable? "CD" : "--",
3561	Pde.n.u1NoExecute ? "NX" : "--",
3562	Pde.u & RT_BIT_64(9) ? '1' : '0',
3563	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3564	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3565	Pde.u & X86_PDE_PAE_PG_MASK);
3566	if (cMaxDepth >= 1)
3567	{
3568	/** @todo what about using the page pool for mapping PTs? */
3569	uint64_t u64AddressPT = u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT);
3570	RTHCPHYS HCPhysPT = Pde.u & X86_PDE_PAE_PG_MASK;
3571	PX86PTPAE pPT = NULL;
3572	if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3573	pPT = (PX86PTPAE)MMPagePhys2Page(pVM, HCPhysPT);
3574	else
3575	{
3576	for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3577	{
3578	uint64_t off = u64AddressPT - pMap->GCPtr;
3579	if (off < pMap->cb)
3580	{
3581	const int iPDE = (uint32_t)(off >> X86_PD_SHIFT);
3582	const int iSub = (int)((off >> X86_PD_PAE_SHIFT) & 1); /* MSC is a pain sometimes */
3583	if ((iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0) != HCPhysPT)
3584	pHlp->pfnPrintf(pHlp, "%0*llx error! Mapping error! PT %d has HCPhysPT=%VHp not %VHp is in the PD.\n",
3585	fLongMode ? 16 : 8, u64AddressPT, iPDE,
3586	iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0, HCPhysPT);
3587	pPT = &pMap->aPTs[iPDE].paPaePTsR3[iSub];
3588	}
3589	}
3590	}
3591	int rc2 = VERR_INVALID_PARAMETER;
3592	if (pPT)
3593	rc2 = pgmR3DumpHierarchyHCPaePT(pVM, pPT, u64AddressPT, fLongMode, cMaxDepth - 1, pHlp);
3594	else
3595	pHlp->pfnPrintf(pHlp, "%0*llx error! Page table at HCPhys=%#VHp was not found in the page pool!\n",
3596	fLongMode ? 16 : 8, u64AddressPT, HCPhysPT);
3597	if (rc2 < rc && VBOX_SUCCESS(rc))
3598	rc = rc2;
3599	}
3600	}
3601	}
3602	}
3603	return rc;
3604	}
3605
3606
3607	/**
3608	* Dumps a PAE shadow page directory pointer table.
3609	*
3610	* @returns VBox status code (VINF_SUCCESS).
3611	* @param pVM The VM handle.
3612	* @param HCPhys The physical address of the page directory pointer table.
3613	* @param u64Address The virtual address of the page table starts.
3614	* @param cr4 The CR4, PSE is currently used.
3615	* @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3616	* @param cMaxDepth The maxium depth.
3617	* @param pHlp Pointer to the output functions.
3618	*/
3619	static int pgmR3DumpHierarchyHCPaePDPT(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3620	{
3621	PX86PDPT pPDPT = (PX86PDPT)MMPagePhys2Page(pVM, HCPhys);
3622	if (!pPDPT)
3623	{
3624	pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory pointer table at HCPhys=%#VHp was not found in the page pool!\n",
3625	fLongMode ? 16 : 8, u64Address, HCPhys);
3626	return VERR_INVALID_PARAMETER;
3627	}
3628
3629	int rc = VINF_SUCCESS;
3630	const unsigned c = fLongMode ? RT_ELEMENTS(pPDPT->a) : X86_PG_PAE_PDPE_ENTRIES;
3631	for (unsigned i = 0; i < c; i++)
3632	{
3633	X86PDPE Pdpe = pPDPT->a[i];
3634	if (Pdpe.n.u1Present)
3635	{
3636	if (fLongMode)
3637	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a p ? /
3638	"%016llx 1 \| P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3639	u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3640	Pdpe.lm.u1Write ? 'W' : 'R',
3641	Pdpe.lm.u1User ? 'U' : 'S',
3642	Pdpe.lm.u1Accessed ? 'A' : '-',
3643	Pdpe.lm.u3Reserved & 1? '?' : '.', /* ignored */
3644	Pdpe.lm.u3Reserved & 4? '!' : '.', /* mbz */
3645	Pdpe.lm.u1WriteThru ? "WT" : "--",
3646	Pdpe.lm.u1CacheDisable? "CD" : "--",
3647	Pdpe.lm.u3Reserved & 2? "!" : "..",/* mbz */
3648	Pdpe.lm.u1NoExecute ? "NX" : "--",
3649	Pdpe.u & RT_BIT(9) ? '1' : '0',
3650	Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3651	Pdpe.u & RT_BIT(11) ? '1' : '0',
3652	Pdpe.u & X86_PDPE_PG_MASK);
3653	else
3654	pHlp->pfnPrintf(pHlp, /P G WT CD AT NX 4M a p ? /
3655	"%08x 0 \| P %c %s %s %s %s .. %c%c%c %016llx\n",
3656	i << X86_PDPT_SHIFT,
3657	Pdpe.n.u4Reserved & 1? '!' : '.', /* mbz */
3658	Pdpe.n.u4Reserved & 4? '!' : '.', /* mbz */
3659	Pdpe.n.u1WriteThru ? "WT" : "--",
3660	Pdpe.n.u1CacheDisable? "CD" : "--",
3661	Pdpe.n.u4Reserved & 2? "!" : "..",/* mbz */
3662	Pdpe.u & RT_BIT(9) ? '1' : '0',
3663	Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3664	Pdpe.u & RT_BIT(11) ? '1' : '0',
3665	Pdpe.u & X86_PDPE_PG_MASK);
3666	if (cMaxDepth >= 1)
3667	{
3668	int rc2 = pgmR3DumpHierarchyHCPaePD(pVM, Pdpe.u & X86_PDPE_PG_MASK, u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3669	cr4, fLongMode, cMaxDepth - 1, pHlp);
3670	if (rc2 < rc && VBOX_SUCCESS(rc))
3671	rc = rc2;
3672	}
3673	}
3674	}
3675	return rc;
3676	}
3677
3678
3679	/**
3680	* Dumps a 32-bit shadow page table.
3681	*
3682	* @returns VBox status code (VINF_SUCCESS).
3683	* @param pVM The VM handle.
3684	* @param HCPhys The physical address of the table.
3685	* @param cr4 The CR4, PSE is currently used.
3686	* @param cMaxDepth The maxium depth.
3687	* @param pHlp Pointer to the output functions.
3688	*/
3689	static int pgmR3DumpHierarchyHcPaePML4(PVM pVM, RTHCPHYS HCPhys, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3690	{
3691	PX86PML4 pPML4 = (PX86PML4)MMPagePhys2Page(pVM, HCPhys);
3692	if (!pPML4)
3693	{
3694	pHlp->pfnPrintf(pHlp, "Page map level 4 at HCPhys=%#VHp was not found in the page pool!\n", HCPhys);
3695	return VERR_INVALID_PARAMETER;
3696	}
3697
3698	int rc = VINF_SUCCESS;
3699	for (unsigned i = 0; i < RT_ELEMENTS(pPML4->a); i++)
3700	{
3701	X86PML4E Pml4e = pPML4->a[i];
3702	if (Pml4e.n.u1Present)
3703	{
3704	uint64_t u64Address = ((uint64_t)i << X86_PML4_SHIFT) \| (((uint64_t)i >> (X86_PML4_SHIFT - X86_PDPT_SHIFT - 1)) * 0xffff000000000000ULL);
3705	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a p ? /
3706	"%016llx 0 \| P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3707	u64Address,
3708	Pml4e.n.u1Write ? 'W' : 'R',
3709	Pml4e.n.u1User ? 'U' : 'S',
3710	Pml4e.n.u1Accessed ? 'A' : '-',
3711	Pml4e.n.u3Reserved & 1? '?' : '.', /* ignored */
3712	Pml4e.n.u3Reserved & 4? '!' : '.', /* mbz */
3713	Pml4e.n.u1WriteThru ? "WT" : "--",
3714	Pml4e.n.u1CacheDisable? "CD" : "--",
3715	Pml4e.n.u3Reserved & 2? "!" : "..",/* mbz */
3716	Pml4e.n.u1NoExecute ? "NX" : "--",
3717	Pml4e.u & RT_BIT(9) ? '1' : '0',
3718	Pml4e.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3719	Pml4e.u & RT_BIT(11) ? '1' : '0',
3720	Pml4e.u & X86_PML4E_PG_MASK);
3721
3722	if (cMaxDepth >= 1)
3723	{
3724	int rc2 = pgmR3DumpHierarchyHCPaePDPT(pVM, Pml4e.u & X86_PML4E_PG_MASK, u64Address, cr4, true, cMaxDepth - 1, pHlp);
3725	if (rc2 < rc && VBOX_SUCCESS(rc))
3726	rc = rc2;
3727	}
3728	}
3729	}
3730	return rc;
3731	}
3732
3733
3734	/**
3735	* Dumps a 32-bit shadow page table.
3736	*
3737	* @returns VBox status code (VINF_SUCCESS).
3738	* @param pVM The VM handle.
3739	* @param pPT Pointer to the page table.
3740	* @param u32Address The virtual address this table starts at.
3741	* @param pHlp Pointer to the output functions.
3742	*/
3743	int pgmR3DumpHierarchyHC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, PCDBGFINFOHLP pHlp)
3744	{
3745	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3746	{
3747	X86PTE Pte = pPT->a[i];
3748	if (Pte.n.u1Present)
3749	{
3750	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3751	"%08x 1 \| P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3752	u32Address + (i << X86_PT_SHIFT),
3753	Pte.n.u1Write ? 'W' : 'R',
3754	Pte.n.u1User ? 'U' : 'S',
3755	Pte.n.u1Accessed ? 'A' : '-',
3756	Pte.n.u1Dirty ? 'D' : '-',
3757	Pte.n.u1Global ? 'G' : '-',
3758	Pte.n.u1WriteThru ? "WT" : "--",
3759	Pte.n.u1CacheDisable? "CD" : "--",
3760	Pte.n.u1PAT ? "AT" : "--",
3761	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3762	Pte.u & RT_BIT(10) ? '1' : '0',
3763	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3764	Pte.u & X86_PDE_PG_MASK);
3765	}
3766	}
3767	return VINF_SUCCESS;
3768	}
3769
3770
3771	/**
3772	* Dumps a 32-bit shadow page directory and page tables.
3773	*
3774	* @returns VBox status code (VINF_SUCCESS).
3775	* @param pVM The VM handle.
3776	* @param cr3 The root of the hierarchy.
3777	* @param cr4 The CR4, PSE is currently used.
3778	* @param cMaxDepth How deep into the hierarchy the dumper should go.
3779	* @param pHlp Pointer to the output functions.
3780	*/
3781	int pgmR3DumpHierarchyHC32BitPD(PVM pVM, uint32_t cr3, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3782	{
3783	PX86PD pPD = (PX86PD)MMPagePhys2Page(pVM, cr3 & X86_CR3_PAGE_MASK);
3784	if (!pPD)
3785	{
3786	pHlp->pfnPrintf(pHlp, "Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK);
3787	return VERR_INVALID_PARAMETER;
3788	}
3789
3790	int rc = VINF_SUCCESS;
3791	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3792	{
3793	X86PDE Pde = pPD->a[i];
3794	if (Pde.n.u1Present)
3795	{
3796	const uint32_t u32Address = i << X86_PD_SHIFT;
3797	if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3798	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3799	"%08x 0 \| P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3800	u32Address,
3801	Pde.b.u1Write ? 'W' : 'R',
3802	Pde.b.u1User ? 'U' : 'S',
3803	Pde.b.u1Accessed ? 'A' : '-',
3804	Pde.b.u1Dirty ? 'D' : '-',
3805	Pde.b.u1Global ? 'G' : '-',
3806	Pde.b.u1WriteThru ? "WT" : "--",
3807	Pde.b.u1CacheDisable? "CD" : "--",
3808	Pde.b.u1PAT ? "AT" : "--",
3809	Pde.u & RT_BIT_64(9) ? '1' : '0',
3810	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3811	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3812	Pde.u & X86_PDE4M_PG_MASK);
3813	else
3814	{
3815	pHlp->pfnPrintf(pHlp, /P R S A D G WT CD AT NX 4M a m d /
3816	"%08x 0 \| P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3817	u32Address,
3818	Pde.n.u1Write ? 'W' : 'R',
3819	Pde.n.u1User ? 'U' : 'S',
3820	Pde.n.u1Accessed ? 'A' : '-',
3821	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3822	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3823	Pde.n.u1WriteThru ? "WT" : "--",
3824	Pde.n.u1CacheDisable? "CD" : "--",
3825	Pde.u & RT_BIT_64(9) ? '1' : '0',
3826	Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3827	Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3828	Pde.u & X86_PDE_PG_MASK);
3829	if (cMaxDepth >= 1)
3830	{
3831	/** @todo what about using the page pool for mapping PTs? */
3832	RTHCPHYS HCPhys = Pde.u & X86_PDE_PG_MASK;
3833	PX86PT pPT = NULL;
3834	if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3835	pPT = (PX86PT)MMPagePhys2Page(pVM, HCPhys);
3836	else
3837	{
3838	for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3839	if (u32Address - pMap->GCPtr < pMap->cb)
3840	{
3841	int iPDE = (u32Address - pMap->GCPtr) >> X86_PD_SHIFT;
3842	if (pMap->aPTs[iPDE].HCPhysPT != HCPhys)
3843	pHlp->pfnPrintf(pHlp, "%08x error! Mapping error! PT %d has HCPhysPT=%VHp not %VHp is in the PD.\n",
3844	u32Address, iPDE, pMap->aPTs[iPDE].HCPhysPT, HCPhys);
3845	pPT = pMap->aPTs[iPDE].pPTR3;
3846	}
3847	}
3848	int rc2 = VERR_INVALID_PARAMETER;
3849	if (pPT)
3850	rc2 = pgmR3DumpHierarchyHC32BitPT(pVM, pPT, u32Address, pHlp);
3851	else
3852	pHlp->pfnPrintf(pHlp, "%08x error! Page table at %#x was not found in the page pool!\n", u32Address, HCPhys);
3853	if (rc2 < rc && VBOX_SUCCESS(rc))
3854	rc = rc2;
3855	}
3856	}
3857	}
3858	}
3859
3860	return rc;
3861	}
3862
3863
3864	/**
3865	* Dumps a 32-bit shadow page table.
3866	*
3867	* @returns VBox status code (VINF_SUCCESS).
3868	* @param pVM The VM handle.
3869	* @param pPT Pointer to the page table.
3870	* @param u32Address The virtual address this table starts at.
3871	* @param PhysSearch Address to search for.
3872	*/
3873	int pgmR3DumpHierarchyGC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, RTGCPHYS PhysSearch)
3874	{
3875	for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3876	{
3877	X86PTE Pte = pPT->a[i];
3878	if (Pte.n.u1Present)
3879	{
3880	Log(( /P R S A D G WT CD AT NX 4M a m d /
3881	"%08x 1 \| P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3882	u32Address + (i << X86_PT_SHIFT),
3883	Pte.n.u1Write ? 'W' : 'R',
3884	Pte.n.u1User ? 'U' : 'S',
3885	Pte.n.u1Accessed ? 'A' : '-',
3886	Pte.n.u1Dirty ? 'D' : '-',
3887	Pte.n.u1Global ? 'G' : '-',
3888	Pte.n.u1WriteThru ? "WT" : "--",
3889	Pte.n.u1CacheDisable? "CD" : "--",
3890	Pte.n.u1PAT ? "AT" : "--",
3891	Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3892	Pte.u & RT_BIT(10) ? '1' : '0',
3893	Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3894	Pte.u & X86_PDE_PG_MASK));
3895
3896	if ((Pte.u & X86_PDE_PG_MASK) == PhysSearch)
3897	{
3898	uint64_t fPageShw = 0;
3899	RTHCPHYS pPhysHC = 0;
3900
3901	PGMShwGetPage(pVM, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), &fPageShw, &pPhysHC);
3902	Log(("Found %VGp at %VGv -> flags=%llx\n", PhysSearch, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), fPageShw));
3903	}
3904	}
3905	}
3906	return VINF_SUCCESS;
3907	}
3908
3909
3910	/**
3911	* Dumps a 32-bit guest page directory and page tables.
3912	*
3913	* @returns VBox status code (VINF_SUCCESS).
3914	* @param pVM The VM handle.
3915	* @param cr3 The root of the hierarchy.
3916	* @param cr4 The CR4, PSE is currently used.
3917	* @param PhysSearch Address to search for.
3918	*/
3919	VMMR3DECL(int) PGMR3DumpHierarchyGC(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCPHYS PhysSearch)
3920	{
3921	bool fLongMode = false;
3922	const unsigned cch = fLongMode ? 16 : 8; NOREF(cch);
3923	PX86PD pPD = 0;
3924
3925	int rc = PGM_GCPHYS_2_PTR(pVM, cr3 & X86_CR3_PAGE_MASK, &pPD);
3926	if (VBOX_FAILURE(rc) \|\| !pPD)
3927	{
3928	Log(("Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK));
3929	return VERR_INVALID_PARAMETER;
3930	}
3931
3932	Log(("cr3=%08x cr4=%08x%s\n"
3933	"%-*s P - Present\n"
3934	"%-*s \| R/W - Read (0) / Write (1)\n"
3935	"%-*s \| \| U/S - User (1) / Supervisor (0)\n"
3936	"%-*s \| \| \| A - Accessed\n"
3937	"%-*s \| \| \| \| D - Dirty\n"
3938	"%-*s \| \| \| \| \| G - Global\n"
3939	"%-*s \| \| \| \| \| \| WT - Write thru\n"
3940	"%-*s \| \| \| \| \| \| \| CD - Cache disable\n"
3941	"%-*s \| \| \| \| \| \| \| \| AT - Attribute table (PAT)\n"
3942	"%-*s \| \| \| \| \| \| \| \| \| NX - No execute (K8)\n"
3943	"%-*s \| \| \| \| \| \| \| \| \| \| 4K/4M/2M - Page size.\n"
3944	"%-*s \| \| \| \| \| \| \| \| \| \| \| AVL - a=allocated; m=mapping; d=track dirty;\n"
3945	"%-*s \| \| \| \| \| \| \| \| \| \| \| \| p=permanent; v=validated;\n"
3946	"%-*s Level \| \| \| \| \| \| \| \| \| \| \| \| Page\n"
3947	/* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3948	- W U - - - -- -- -- -- -- 010 */
3949	, cr3, cr4, fLongMode ? " Long Mode" : "",
3950	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
3951	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address"));
3952
3953	for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3954	{
3955	X86PDE Pde = pPD->a[i];
3956	if (Pde.n.u1Present)
3957	{
3958	const uint32_t u32Address = i << X86_PD_SHIFT;
3959
3960	if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3961	Log(( /P R S A D G WT CD AT NX 4M a m d /
3962	"%08x 0 \| P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3963	u32Address,
3964	Pde.b.u1Write ? 'W' : 'R',
3965	Pde.b.u1User ? 'U' : 'S',
3966	Pde.b.u1Accessed ? 'A' : '-',
3967	Pde.b.u1Dirty ? 'D' : '-',
3968	Pde.b.u1Global ? 'G' : '-',
3969	Pde.b.u1WriteThru ? "WT" : "--",
3970	Pde.b.u1CacheDisable? "CD" : "--",
3971	Pde.b.u1PAT ? "AT" : "--",
3972	Pde.u & RT_BIT(9) ? '1' : '0',
3973	Pde.u & RT_BIT(10) ? '1' : '0',
3974	Pde.u & RT_BIT(11) ? '1' : '0',
3975	pgmGstGet4MBPhysPage(&pVM->pgm.s, Pde)));
3976	/** @todo PhysSearch */
3977	else
3978	{
3979	Log(( /P R S A D G WT CD AT NX 4M a m d /
3980	"%08x 0 \| P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3981	u32Address,
3982	Pde.n.u1Write ? 'W' : 'R',
3983	Pde.n.u1User ? 'U' : 'S',
3984	Pde.n.u1Accessed ? 'A' : '-',
3985	Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3986	Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3987	Pde.n.u1WriteThru ? "WT" : "--",
3988	Pde.n.u1CacheDisable? "CD" : "--",
3989	Pde.u & RT_BIT(9) ? '1' : '0',
3990	Pde.u & RT_BIT(10) ? '1' : '0',
3991	Pde.u & RT_BIT(11) ? '1' : '0',
3992	Pde.u & X86_PDE_PG_MASK));
3993	////if (cMaxDepth >= 1)
3994	{
3995	/** @todo what about using the page pool for mapping PTs? */
3996	RTGCPHYS GCPhys = Pde.u & X86_PDE_PG_MASK;
3997	PX86PT pPT = NULL;
3998
3999	rc = PGM_GCPHYS_2_PTR(pVM, GCPhys, &pPT);
4000
4001	int rc2 = VERR_INVALID_PARAMETER;
4002	if (pPT)
4003	rc2 = pgmR3DumpHierarchyGC32BitPT(pVM, pPT, u32Address, PhysSearch);
4004	else
4005	Log(("%08x error! Page table at %#x was not found in the page pool!\n", u32Address, GCPhys));
4006	if (rc2 < rc && VBOX_SUCCESS(rc))
4007	rc = rc2;
4008	}
4009	}
4010	}
4011	}
4012
4013	return rc;
4014	}
4015
4016
4017	/**
4018	* Dumps a page table hierarchy use only physical addresses and cr4/lm flags.
4019	*
4020	* @returns VBox status code (VINF_SUCCESS).
4021	* @param pVM The VM handle.
4022	* @param cr3 The root of the hierarchy.
4023	* @param cr4 The cr4, only PAE and PSE is currently used.
4024	* @param fLongMode Set if long mode, false if not long mode.
4025	* @param cMaxDepth Number of levels to dump.
4026	* @param pHlp Pointer to the output functions.
4027	*/
4028	VMMR3DECL(int) PGMR3DumpHierarchyHC(PVM pVM, uint64_t cr3, uint64_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
4029	{
4030	if (!pHlp)
4031	pHlp = DBGFR3InfoLogHlp();
4032	if (!cMaxDepth)
4033	return VINF_SUCCESS;
4034	const unsigned cch = fLongMode ? 16 : 8;
4035	pHlp->pfnPrintf(pHlp,
4036	"cr3=%08x cr4=%08x%s\n"
4037	"%-*s P - Present\n"
4038	"%-*s \| R/W - Read (0) / Write (1)\n"
4039	"%-*s \| \| U/S - User (1) / Supervisor (0)\n"
4040	"%-*s \| \| \| A - Accessed\n"
4041	"%-*s \| \| \| \| D - Dirty\n"
4042	"%-*s \| \| \| \| \| G - Global\n"
4043	"%-*s \| \| \| \| \| \| WT - Write thru\n"
4044	"%-*s \| \| \| \| \| \| \| CD - Cache disable\n"
4045	"%-*s \| \| \| \| \| \| \| \| AT - Attribute table (PAT)\n"
4046	"%-*s \| \| \| \| \| \| \| \| \| NX - No execute (K8)\n"
4047	"%-*s \| \| \| \| \| \| \| \| \| \| 4K/4M/2M - Page size.\n"
4048	"%-*s \| \| \| \| \| \| \| \| \| \| \| AVL - a=allocated; m=mapping; d=track dirty;\n"
4049	"%-*s \| \| \| \| \| \| \| \| \| \| \| \| p=permanent; v=validated;\n"
4050	"%-*s Level \| \| \| \| \| \| \| \| \| \| \| \| Page\n"
4051	/* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
4052	- W U - - - -- -- -- -- -- 010 */
4053	, cr3, cr4, fLongMode ? " Long Mode" : "",
4054	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
4055	cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address");
4056	if (cr4 & X86_CR4_PAE)
4057	{
4058	if (fLongMode)
4059	return pgmR3DumpHierarchyHcPaePML4(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4060	return pgmR3DumpHierarchyHCPaePDPT(pVM, cr3 & X86_CR3_PAE_PAGE_MASK, 0, cr4, false, cMaxDepth, pHlp);
4061	}
4062	return pgmR3DumpHierarchyHC32BitPD(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4063	}
4064
4065	#ifdef VBOX_WITH_DEBUGGER
4066
4067	/**
4068	* The '.pgmram' command.
4069	*
4070	* @returns VBox status.
4071	* @param pCmd Pointer to the command descriptor (as registered).
4072	* @param pCmdHlp Pointer to command helper functions.
4073	* @param pVM Pointer to the current VM (if any).
4074	* @param paArgs Pointer to (readonly) array of arguments.
4075	* @param cArgs Number of arguments in the array.
4076	*/
4077	static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4078	{
4079	/*
4080	* Validate input.
4081	*/
4082	if (!pVM)
4083	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4084	if (!pVM->pgm.s.pRamRangesRC)
4085	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no Ram is registered.\n");
4086
4087	/*
4088	* Dump the ranges.
4089	*/
4090	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "From - To (incl) pvHC\n");
4091	PPGMRAMRANGE pRam;
4092	for (pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
4093	{
4094	rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4095	"%RGp - %RGp %p\n",
4096	pRam->GCPhys, pRam->GCPhysLast, pRam->pvR3);
4097	if (VBOX_FAILURE(rc))
4098	return rc;
4099	}
4100
4101	return VINF_SUCCESS;
4102	}
4103
4104
4105	/**
4106	* The '.pgmmap' command.
4107	*
4108	* @returns VBox status.
4109	* @param pCmd Pointer to the command descriptor (as registered).
4110	* @param pCmdHlp Pointer to command helper functions.
4111	* @param pVM Pointer to the current VM (if any).
4112	* @param paArgs Pointer to (readonly) array of arguments.
4113	* @param cArgs Number of arguments in the array.
4114	*/
4115	static DECLCALLBACK(int) pgmR3CmdMap(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4116	{
4117	/*
4118	* Validate input.
4119	*/
4120	if (!pVM)
4121	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4122	if (!pVM->pgm.s.pMappingsR3)
4123	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no mappings are registered.\n");
4124
4125	/*
4126	* Print message about the fixedness of the mappings.
4127	*/
4128	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, pVM->pgm.s.fMappingsFixed ? "The mappings are FIXED.\n" : "The mappings are FLOATING.\n");
4129	if (VBOX_FAILURE(rc))
4130	return rc;
4131
4132	/*
4133	* Dump the ranges.
4134	*/
4135	PPGMMAPPING pCur;
4136	for (pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
4137	{
4138	rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4139	"%08x - %08x %s\n",
4140	pCur->GCPtr, pCur->GCPtrLast, pCur->pszDesc);
4141	if (VBOX_FAILURE(rc))
4142	return rc;
4143	}
4144
4145	return VINF_SUCCESS;
4146	}
4147
4148
4149	/**
4150	* The '.pgmsync' command.
4151	*
4152	* @returns VBox status.
4153	* @param pCmd Pointer to the command descriptor (as registered).
4154	* @param pCmdHlp Pointer to command helper functions.
4155	* @param pVM Pointer to the current VM (if any).
4156	* @param paArgs Pointer to (readonly) array of arguments.
4157	* @param cArgs Number of arguments in the array.
4158	*/
4159	static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4160	{
4161	/*
4162	* Validate input.
4163	*/
4164	if (!pVM)
4165	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4166
4167	/*
4168	* Force page directory sync.
4169	*/
4170	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
4171
4172	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Forcing page directory sync.\n");
4173	if (VBOX_FAILURE(rc))
4174	return rc;
4175
4176	return VINF_SUCCESS;
4177	}
4178
4179
4180	#ifdef VBOX_STRICT
4181	/**
4182	* The '.pgmassertcr3' command.
4183	*
4184	* @returns VBox status.
4185	* @param pCmd Pointer to the command descriptor (as registered).
4186	* @param pCmdHlp Pointer to command helper functions.
4187	* @param pVM Pointer to the current VM (if any).
4188	* @param paArgs Pointer to (readonly) array of arguments.
4189	* @param cArgs Number of arguments in the array.
4190	*/
4191	static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4192	{
4193	/*
4194	* Validate input.
4195	*/
4196	if (!pVM)
4197	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4198
4199	int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Checking shadow CR3 page tables for consistency.\n");
4200	if (VBOX_FAILURE(rc))
4201	return rc;
4202
4203	PGMAssertCR3(pVM, CPUMGetGuestCR3(pVM), CPUMGetGuestCR4(pVM));
4204
4205	return VINF_SUCCESS;
4206	}
4207	#endif /* VBOX_STRICT */
4208
4209
4210	/**
4211	* The '.pgmsyncalways' command.
4212	*
4213	* @returns VBox status.
4214	* @param pCmd Pointer to the command descriptor (as registered).
4215	* @param pCmdHlp Pointer to command helper functions.
4216	* @param pVM Pointer to the current VM (if any).
4217	* @param paArgs Pointer to (readonly) array of arguments.
4218	* @param cArgs Number of arguments in the array.
4219	*/
4220	static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4221	{
4222	/*
4223	* Validate input.
4224	*/
4225	if (!pVM)
4226	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4227
4228	/*
4229	* Force page directory sync.
4230	*/
4231	if (pVM->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS)
4232	{
4233	ASMAtomicAndU32(&pVM->pgm.s.fSyncFlags, ~PGM_SYNC_ALWAYS);
4234	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Disabled permanent forced page directory syncing.\n");
4235	}
4236	else
4237	{
4238	ASMAtomicOrU32(&pVM->pgm.s.fSyncFlags, PGM_SYNC_ALWAYS);
4239	VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
4240	return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Enabled permanent forced page directory syncing.\n");
4241	}
4242	}
4243
4244	#endif /* VBOX_WITH_DEBUGGER */
4245
4246	/**
4247	* pvUser argument of the pgmR3CheckIntegrity*Node callbacks.
4248	*/
4249	typedef struct PGMCHECKINTARGS
4250	{
4251	bool fLeftToRight; /*< true: left-to-right; false: right-to-left. /
4252	PPGMPHYSHANDLER pPrevPhys;
4253	PPGMVIRTHANDLER pPrevVirt;
4254	PPGMPHYS2VIRTHANDLER pPrevPhys2Virt;
4255	PVM pVM;
4256	} PGMCHECKINTARGS, *PPGMCHECKINTARGS;
4257
4258	/**
4259	* Validate a node in the physical handler tree.
4260	*
4261	* @returns 0 on if ok, other wise 1.
4262	* @param pNode The handler node.
4263	* @param pvUser pVM.
4264	*/
4265	static DECLCALLBACK(int) pgmR3CheckIntegrityPhysHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4266	{
4267	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4268	PPGMPHYSHANDLER pCur = (PPGMPHYSHANDLER)pNode;
4269	AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4270	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGp-%VGp %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4271	AssertReleaseMsg( !pArgs->pPrevPhys
4272	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys->Core.KeyLast > pCur->Core.Key),
4273	("pPrevPhys=%p %VGp-%VGp %s\n"
4274	" pCur=%p %VGp-%VGp %s\n",
4275	pArgs->pPrevPhys, pArgs->pPrevPhys->Core.Key, pArgs->pPrevPhys->Core.KeyLast, pArgs->pPrevPhys->pszDesc,
4276	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4277	pArgs->pPrevPhys = pCur;
4278	return 0;
4279	}
4280
4281
4282	/**
4283	* Validate a node in the virtual handler tree.
4284	*
4285	* @returns 0 on if ok, other wise 1.
4286	* @param pNode The handler node.
4287	* @param pvUser pVM.
4288	*/
4289	static DECLCALLBACK(int) pgmR3CheckIntegrityVirtHandlerNode(PAVLROGCPTRNODECORE pNode, void *pvUser)
4290	{
4291	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4292	PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)pNode;
4293	AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4294	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGv-%VGv %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4295	AssertReleaseMsg( !pArgs->pPrevVirt
4296	\|\| (pArgs->fLeftToRight ? pArgs->pPrevVirt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevVirt->Core.KeyLast > pCur->Core.Key),
4297	("pPrevVirt=%p %VGv-%VGv %s\n"
4298	" pCur=%p %VGv-%VGv %s\n",
4299	pArgs->pPrevVirt, pArgs->pPrevVirt->Core.Key, pArgs->pPrevVirt->Core.KeyLast, pArgs->pPrevVirt->pszDesc,
4300	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4301	for (unsigned iPage = 0; iPage < pCur->cPages; iPage++)
4302	{
4303	AssertReleaseMsg(pCur->aPhysToVirt[iPage].offVirtHandler == -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage]),
4304	("pCur=%p %VGv-%VGv %s\n"
4305	"iPage=%d offVirtHandle=%#x expected %#x\n",
4306	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc,
4307	iPage, pCur->aPhysToVirt[iPage].offVirtHandler, -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage])));
4308	}
4309	pArgs->pPrevVirt = pCur;
4310	return 0;
4311	}
4312
4313
4314	/**
4315	* Validate a node in the virtual handler tree.
4316	*
4317	* @returns 0 on if ok, other wise 1.
4318	* @param pNode The handler node.
4319	* @param pvUser pVM.
4320	*/
4321	static DECLCALLBACK(int) pgmR3CheckIntegrityPhysToVirtHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4322	{
4323	PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4324	PPGMPHYS2VIRTHANDLER pCur = (PPGMPHYS2VIRTHANDLER)pNode;
4325	AssertReleaseMsgReturn(!((uintptr_t)pCur & 3), ("\n"), 1);
4326	AssertReleaseMsgReturn(!(pCur->offVirtHandler & 3), ("\n"), 1);
4327	AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %VGp-%VGp\n", pCur, pCur->Core.Key, pCur->Core.KeyLast));
4328	AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4329	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4330	("pPrevPhys2Virt=%p %VGp-%VGp\n"
4331	" pCur=%p %VGp-%VGp\n",
4332	pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4333	pCur, pCur->Core.Key, pCur->Core.KeyLast));
4334	AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4335	\|\| (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4336	("pPrevPhys2Virt=%p %VGp-%VGp\n"
4337	" pCur=%p %VGp-%VGp\n",
4338	pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4339	pCur, pCur->Core.Key, pCur->Core.KeyLast));
4340	AssertReleaseMsg((pCur->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD)) == (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD),
4341	("pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4342	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4343	if (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4344	{
4345	PPGMPHYS2VIRTHANDLER pCur2 = pCur;
4346	for (;;)
4347	{
4348	pCur2 = (PPGMPHYS2VIRTHANDLER)((intptr_t)pCur + (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4349	AssertReleaseMsg(pCur2 != pCur,
4350	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4351	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4352	AssertReleaseMsg((pCur2->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE \| PGMPHYS2VIRTHANDLER_IS_HEAD)) == PGMPHYS2VIRTHANDLER_IN_TREE,
4353	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4354	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4355	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4356	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4357	AssertReleaseMsg((pCur2->Core.Key ^ pCur->Core.Key) < PAGE_SIZE,
4358	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4359	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4360	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4361	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4362	AssertReleaseMsg((pCur2->Core.KeyLast ^ pCur->Core.KeyLast) < PAGE_SIZE,
4363	(" pCur=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4364	"pCur2=%p:{.Core.Key=%VGp, .Core.KeyLast=%VGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4365	pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4366	pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4367	if (!(pCur2->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4368	break;
4369	}
4370	}
4371
4372	pArgs->pPrevPhys2Virt = pCur;
4373	return 0;
4374	}
4375
4376
4377	/**
4378	* Perform an integrity check on the PGM component.
4379	*
4380	* @returns VINF_SUCCESS if everything is fine.
4381	* @returns VBox error status after asserting on integrity breach.
4382	* @param pVM The VM handle.
4383	*/
4384	VMMR3DECL(int) PGMR3CheckIntegrity(PVM pVM)
4385	{
4386	AssertReleaseReturn(pVM->pgm.s.offVM, VERR_INTERNAL_ERROR);
4387
4388	/*
4389	* Check the trees.
4390	*/
4391	int cErrors = 0;
4392	const static PGMCHECKINTARGS s_LeftToRight = { true, NULL, NULL, NULL, pVM };
4393	const static PGMCHECKINTARGS s_RightToLeft = { false, NULL, NULL, NULL, pVM };
4394	PGMCHECKINTARGS Args = s_LeftToRight;
4395	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4396	Args = s_RightToLeft;
4397	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, false, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4398	Args = s_LeftToRight;
4399	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4400	Args = s_RightToLeft;
4401	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4402	Args = s_LeftToRight;
4403	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4404	Args = s_RightToLeft;
4405	cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4406	Args = s_LeftToRight;
4407	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, true, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4408	Args = s_RightToLeft;
4409	cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, false, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4410
4411	return !cErrors ? VINF_SUCCESS : VERR_INTERNAL_ERROR;
4412	}
4413
4414
4415	/**
4416	* Inform PGM if we want all mappings to be put into the shadow page table. (necessary for e.g. VMX)
4417	*
4418	* @returns VBox status code.
4419	* @param pVM VM handle.
4420	* @param fEnable Enable or disable shadow mappings
4421	*/
4422	VMMR3DECL(int) PGMR3ChangeShwPDMappings(PVM pVM, bool fEnable)
4423	{
4424	pVM->pgm.s.fDisableMappings = !fEnable;
4425
4426	uint32_t cb;
4427	int rc = PGMR3MappingsSize(pVM, &cb);
4428	AssertRCReturn(rc, rc);
4429
4430	/* Pretend the mappings are now fixed; to force a refresh of the reserved PDEs. */
4431	rc = PGMR3MappingsFix(pVM, MM_HYPER_AREA_ADDRESS, cb);
4432	AssertRCReturn(rc, rc);
4433
4434	return VINF_SUCCESS;
4435	}
4436

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/PGM.cpp@ 13235

Download in other formats: