VirtualBox

source: vbox/trunk/src/VBox/VMM/PGM.cpp@ 26622

Last change on this file since 26622 was 26622, checked in by vboxsync, 15 years ago

Statistics

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 216.4 KB
Line 
1/* $Id: PGM.cpp 26622 2010-02-17 16:50:26Z vboxsync $ */
2/** @file
3 * PGM - Page Manager and Monitor. (Mixing stuff here, not good?)
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/** @page pg_pgm PGM - The Page Manager and Monitor
24 *
25 * @see grp_pgm,
26 * @ref pg_pgm_pool,
27 * @ref pg_pgm_phys.
28 *
29 *
30 * @section sec_pgm_modes Paging Modes
31 *
32 * There are three memory contexts: Host Context (HC), Guest Context (GC)
33 * and intermediate context. When talking about paging HC can also be refered to
34 * as "host paging", and GC refered to as "shadow paging".
35 *
36 * We define three basic paging modes: 32-bit, PAE and AMD64. The host paging mode
37 * is defined by the host operating system. The mode used in the shadow paging mode
38 * depends on the host paging mode and what the mode the guest is currently in. The
39 * following relation between the two is defined:
40 *
41 * @verbatim
42 Host > 32-bit | PAE | AMD64 |
43 Guest | | | |
44 ==v================================
45 32-bit 32-bit PAE PAE
46 -------|--------|--------|--------|
47 PAE PAE PAE PAE
48 -------|--------|--------|--------|
49 AMD64 AMD64 AMD64 AMD64
50 -------|--------|--------|--------| @endverbatim
51 *
52 * All configuration except those in the diagonal (upper left) are expected to
53 * require special effort from the switcher (i.e. a bit slower).
54 *
55 *
56 *
57 *
58 * @section sec_pgm_shw The Shadow Memory Context
59 *
60 *
61 * [..]
62 *
63 * Because of guest context mappings requires PDPT and PML4 entries to allow
64 * writing on AMD64, the two upper levels will have fixed flags whatever the
65 * guest is thinking of using there. So, when shadowing the PD level we will
66 * calculate the effective flags of PD and all the higher levels. In legacy
67 * PAE mode this only applies to the PWT and PCD bits (the rest are
68 * ignored/reserved/MBZ). We will ignore those bits for the present.
69 *
70 *
71 *
72 * @section sec_pgm_int The Intermediate Memory Context
73 *
74 * The world switch goes thru an intermediate memory context which purpose it is
75 * to provide different mappings of the switcher code. All guest mappings are also
76 * present in this context.
77 *
78 * The switcher code is mapped at the same location as on the host, at an
79 * identity mapped location (physical equals virtual address), and at the
80 * hypervisor location. The identity mapped location is for when the world
81 * switches that involves disabling paging.
82 *
83 * PGM maintain page tables for 32-bit, PAE and AMD64 paging modes. This
84 * simplifies switching guest CPU mode and consistency at the cost of more
85 * code to do the work. All memory use for those page tables is located below
86 * 4GB (this includes page tables for guest context mappings).
87 *
88 *
89 * @subsection subsec_pgm_int_gc Guest Context Mappings
90 *
91 * During assignment and relocation of a guest context mapping the intermediate
92 * memory context is used to verify the new location.
93 *
94 * Guest context mappings are currently restricted to below 4GB, for reasons
95 * of simplicity. This may change when we implement AMD64 support.
96 *
97 *
98 *
99 *
100 * @section sec_pgm_misc Misc
101 *
102 * @subsection subsec_pgm_misc_diff Differences Between Legacy PAE and Long Mode PAE
103 *
104 * The differences between legacy PAE and long mode PAE are:
105 * -# PDPE bits 1, 2, 5 and 6 are defined differently. In leagcy mode they are
106 * all marked down as must-be-zero, while in long mode 1, 2 and 5 have the
107 * usual meanings while 6 is ignored (AMD). This means that upon switching to
108 * legacy PAE mode we'll have to clear these bits and when going to long mode
109 * they must be set. This applies to both intermediate and shadow contexts,
110 * however we don't need to do it for the intermediate one since we're
111 * executing with CR0.WP at that time.
112 * -# CR3 allows a 32-byte aligned address in legacy mode, while in long mode
113 * a page aligned one is required.
114 *
115 *
116 * @section sec_pgm_handlers Access Handlers
117 *
118 * Placeholder.
119 *
120 *
121 * @subsection sec_pgm_handlers_virt Virtual Access Handlers
122 *
123 * Placeholder.
124 *
125 *
126 * @subsection sec_pgm_handlers_virt Virtual Access Handlers
127 *
128 * We currently implement three types of virtual access handlers: ALL, WRITE
129 * and HYPERVISOR (WRITE). See PGMVIRTHANDLERTYPE for some more details.
130 *
131 * The HYPERVISOR access handlers is kept in a separate tree since it doesn't apply
132 * to physical pages (PGMTREES::HyperVirtHandlers) and only needs to be consulted in
133 * a special \#PF case. The ALL and WRITE are in the PGMTREES::VirtHandlers tree, the
134 * rest of this section is going to be about these handlers.
135 *
136 * We'll go thru the life cycle of a handler and try make sense of it all, don't know
137 * how successfull this is gonna be...
138 *
139 * 1. A handler is registered thru the PGMR3HandlerVirtualRegister and
140 * PGMHandlerVirtualRegisterEx APIs. We check for conflicting virtual handlers
141 * and create a new node that is inserted into the AVL tree (range key). Then
142 * a full PGM resync is flagged (clear pool, sync cr3, update virtual bit of PGMPAGE).
143 *
144 * 2. The following PGMSyncCR3/SyncCR3 operation will first make invoke HandlerVirtualUpdate.
145 *
146 * 2a. HandlerVirtualUpdate will will lookup all the pages covered by virtual handlers
147 * via the current guest CR3 and update the physical page -> virtual handler
148 * translation. Needless to say, this doesn't exactly scale very well. If any changes
149 * are detected, it will flag a virtual bit update just like we did on registration.
150 * PGMPHYS pages with changes will have their virtual handler state reset to NONE.
151 *
152 * 2b. The virtual bit update process will iterate all the pages covered by all the
153 * virtual handlers and update the PGMPAGE virtual handler state to the max of all
154 * virtual handlers on that page.
155 *
156 * 2c. Back in SyncCR3 we will now flush the entire shadow page cache to make sure
157 * we don't miss any alias mappings of the monitored pages.
158 *
159 * 2d. SyncCR3 will then proceed with syncing the CR3 table.
160 *
161 * 3. \#PF(np,read) on a page in the range. This will cause it to be synced
162 * read-only and resumed if it's a WRITE handler. If it's an ALL handler we
163 * will call the handlers like in the next step. If the physical mapping has
164 * changed we will - some time in the future - perform a handler callback
165 * (optional) and update the physical -> virtual handler cache.
166 *
167 * 4. \#PF(,write) on a page in the range. This will cause the handler to
168 * be invoked.
169 *
170 * 5. The guest invalidates the page and changes the physical backing or
171 * unmaps it. This should cause the invalidation callback to be invoked
172 * (it might not yet be 100% perfect). Exactly what happens next... is
173 * this where we mess up and end up out of sync for a while?
174 *
175 * 6. The handler is deregistered by the client via PGMHandlerVirtualDeregister.
176 * We will then set all PGMPAGEs in the physical -> virtual handler cache for
177 * this handler to NONE and trigger a full PGM resync (basically the same
178 * as int step 1). Which means 2 is executed again.
179 *
180 *
181 * @subsubsection sub_sec_pgm_handler_virt_todo TODOs
182 *
183 * There is a bunch of things that needs to be done to make the virtual handlers
184 * work 100% correctly and work more efficiently.
185 *
186 * The first bit hasn't been implemented yet because it's going to slow the
187 * whole mess down even more, and besides it seems to be working reliably for
188 * our current uses. OTOH, some of the optimizations might end up more or less
189 * implementing the missing bits, so we'll see.
190 *
191 * On the optimization side, the first thing to do is to try avoid unnecessary
192 * cache flushing. Then try team up with the shadowing code to track changes
193 * in mappings by means of access to them (shadow in), updates to shadows pages,
194 * invlpg, and shadow PT discarding (perhaps).
195 *
196 * Some idea that have popped up for optimization for current and new features:
197 * - bitmap indicating where there are virtual handlers installed.
198 * (4KB => 2**20 pages, page 2**12 => covers 32-bit address space 1:1!)
199 * - Further optimize this by min/max (needs min/max avl getters).
200 * - Shadow page table entry bit (if any left)?
201 *
202 */
203
204
205/** @page pg_pgm_phys PGM Physical Guest Memory Management
206 *
207 *
208 * Objectives:
209 * - Guest RAM over-commitment using memory ballooning,
210 * zero pages and general page sharing.
211 * - Moving or mirroring a VM onto a different physical machine.
212 *
213 *
214 * @subsection subsec_pgmPhys_Definitions Definitions
215 *
216 * Allocation chunk - A RTR0MemObjAllocPhysNC object and the tracking
217 * machinery assoicated with it.
218 *
219 *
220 *
221 *
222 * @subsection subsec_pgmPhys_AllocPage Allocating a page.
223 *
224 * Initially we map *all* guest memory to the (per VM) zero page, which
225 * means that none of the read functions will cause pages to be allocated.
226 *
227 * Exception, access bit in page tables that have been shared. This must
228 * be handled, but we must also make sure PGMGst*Modify doesn't make
229 * unnecessary modifications.
230 *
231 * Allocation points:
232 * - PGMPhysSimpleWriteGCPhys and PGMPhysWrite.
233 * - Replacing a zero page mapping at \#PF.
234 * - Replacing a shared page mapping at \#PF.
235 * - ROM registration (currently MMR3RomRegister).
236 * - VM restore (pgmR3Load).
237 *
238 * For the first three it would make sense to keep a few pages handy
239 * until we've reached the max memory commitment for the VM.
240 *
241 * For the ROM registration, we know exactly how many pages we need
242 * and will request these from ring-0. For restore, we will save
243 * the number of non-zero pages in the saved state and allocate
244 * them up front. This would allow the ring-0 component to refuse
245 * the request if the isn't sufficient memory available for VM use.
246 *
247 * Btw. for both ROM and restore allocations we won't be requiring
248 * zeroed pages as they are going to be filled instantly.
249 *
250 *
251 * @subsection subsec_pgmPhys_FreePage Freeing a page
252 *
253 * There are a few points where a page can be freed:
254 * - After being replaced by the zero page.
255 * - After being replaced by a shared page.
256 * - After being ballooned by the guest additions.
257 * - At reset.
258 * - At restore.
259 *
260 * When freeing one or more pages they will be returned to the ring-0
261 * component and replaced by the zero page.
262 *
263 * The reasoning for clearing out all the pages on reset is that it will
264 * return us to the exact same state as on power on, and may thereby help
265 * us reduce the memory load on the system. Further it might have a
266 * (temporary) positive influence on memory fragmentation (@see subsec_pgmPhys_Fragmentation).
267 *
268 * On restore, as mention under the allocation topic, pages should be
269 * freed / allocated depending on how many is actually required by the
270 * new VM state. The simplest approach is to do like on reset, and free
271 * all non-ROM pages and then allocate what we need.
272 *
273 * A measure to prevent some fragmentation, would be to let each allocation
274 * chunk have some affinity towards the VM having allocated the most pages
275 * from it. Also, try make sure to allocate from allocation chunks that
276 * are almost full. Admittedly, both these measures might work counter to
277 * our intentions and its probably not worth putting a lot of effort,
278 * cpu time or memory into this.
279 *
280 *
281 * @subsection subsec_pgmPhys_SharePage Sharing a page
282 *
283 * The basic idea is that there there will be a idle priority kernel
284 * thread walking the non-shared VM pages hashing them and looking for
285 * pages with the same checksum. If such pages are found, it will compare
286 * them byte-by-byte to see if they actually are identical. If found to be
287 * identical it will allocate a shared page, copy the content, check that
288 * the page didn't change while doing this, and finally request both the
289 * VMs to use the shared page instead. If the page is all zeros (special
290 * checksum and byte-by-byte check) it will request the VM that owns it
291 * to replace it with the zero page.
292 *
293 * To make this efficient, we will have to make sure not to try share a page
294 * that will change its contents soon. This part requires the most work.
295 * A simple idea would be to request the VM to write monitor the page for
296 * a while to make sure it isn't modified any time soon. Also, it may
297 * make sense to skip pages that are being write monitored since this
298 * information is readily available to the thread if it works on the
299 * per-VM guest memory structures (presently called PGMRAMRANGE).
300 *
301 *
302 * @subsection subsec_pgmPhys_Fragmentation Fragmentation Concerns and Counter Measures
303 *
304 * The pages are organized in allocation chunks in ring-0, this is a necessity
305 * if we wish to have an OS agnostic approach to this whole thing. (On Linux we
306 * could easily work on a page-by-page basis if we liked. Whether this is possible
307 * or efficient on NT I don't quite know.) Fragmentation within these chunks may
308 * become a problem as part of the idea here is that we wish to return memory to
309 * the host system.
310 *
311 * For instance, starting two VMs at the same time, they will both allocate the
312 * guest memory on-demand and if permitted their page allocations will be
313 * intermixed. Shut down one of the two VMs and it will be difficult to return
314 * any memory to the host system because the page allocation for the two VMs are
315 * mixed up in the same allocation chunks.
316 *
317 * To further complicate matters, when pages are freed because they have been
318 * ballooned or become shared/zero the whole idea is that the page is supposed
319 * to be reused by another VM or returned to the host system. This will cause
320 * allocation chunks to contain pages belonging to different VMs and prevent
321 * returning memory to the host when one of those VM shuts down.
322 *
323 * The only way to really deal with this problem is to move pages. This can
324 * either be done at VM shutdown and or by the idle priority worker thread
325 * that will be responsible for finding sharable/zero pages. The mechanisms
326 * involved for coercing a VM to move a page (or to do it for it) will be
327 * the same as when telling it to share/zero a page.
328 *
329 *
330 * @subsection subsec_pgmPhys_Tracking Tracking Structures And Their Cost
331 *
332 * There's a difficult balance between keeping the per-page tracking structures
333 * (global and guest page) easy to use and keeping them from eating too much
334 * memory. We have limited virtual memory resources available when operating in
335 * 32-bit kernel space (on 64-bit there'll it's quite a different story). The
336 * tracking structures will be attemted designed such that we can deal with up
337 * to 32GB of memory on a 32-bit system and essentially unlimited on 64-bit ones.
338 *
339 *
340 * @subsubsection subsubsec_pgmPhys_Tracking_Kernel Kernel Space
341 *
342 * @see pg_GMM
343 *
344 * @subsubsection subsubsec_pgmPhys_Tracking_PerVM Per-VM
345 *
346 * Fixed info is the physical address of the page (HCPhys) and the page id
347 * (described above). Theoretically we'll need 48(-12) bits for the HCPhys part.
348 * Today we've restricting ourselves to 40(-12) bits because this is the current
349 * restrictions of all AMD64 implementations (I think Barcelona will up this
350 * to 48(-12) bits, not that it really matters) and I needed the bits for
351 * tracking mappings of a page. 48-12 = 36. That leaves 28 bits, which means a
352 * decent range for the page id: 2^(28+12) = 1024TB.
353 *
354 * In additions to these, we'll have to keep maintaining the page flags as we
355 * currently do. Although it wouldn't harm to optimize these quite a bit, like
356 * for instance the ROM shouldn't depend on having a write handler installed
357 * in order for it to become read-only. A RO/RW bit should be considered so
358 * that the page syncing code doesn't have to mess about checking multiple
359 * flag combinations (ROM || RW handler || write monitored) in order to
360 * figure out how to setup a shadow PTE. But this of course, is second
361 * priority at present. Current this requires 12 bits, but could probably
362 * be optimized to ~8.
363 *
364 * Then there's the 24 bits used to track which shadow page tables are
365 * currently mapping a page for the purpose of speeding up physical
366 * access handlers, and thereby the page pool cache. More bit for this
367 * purpose wouldn't hurt IIRC.
368 *
369 * Then there is a new bit in which we need to record what kind of page
370 * this is, shared, zero, normal or write-monitored-normal. This'll
371 * require 2 bits. One bit might be needed for indicating whether a
372 * write monitored page has been written to. And yet another one or
373 * two for tracking migration status. 3-4 bits total then.
374 *
375 * Whatever is left will can be used to record the sharabilitiy of a
376 * page. The page checksum will not be stored in the per-VM table as
377 * the idle thread will not be permitted to do modifications to it.
378 * It will instead have to keep its own working set of potentially
379 * shareable pages and their check sums and stuff.
380 *
381 * For the present we'll keep the current packing of the
382 * PGMRAMRANGE::aHCPhys to keep the changes simple, only of course,
383 * we'll have to change it to a struct with a total of 128-bits at
384 * our disposal.
385 *
386 * The initial layout will be like this:
387 * @verbatim
388 RTHCPHYS HCPhys; The current stuff.
389 63:40 Current shadow PT tracking stuff.
390 39:12 The physical page frame number.
391 11:0 The current flags.
392 uint32_t u28PageId : 28; The page id.
393 uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
394 uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
395 uint32_t u1Reserved : 1; Reserved for later.
396 uint32_t u32Reserved; Reserved for later, mostly sharing stats.
397 @endverbatim
398 *
399 * The final layout will be something like this:
400 * @verbatim
401 RTHCPHYS HCPhys; The current stuff.
402 63:48 High page id (12+).
403 47:12 The physical page frame number.
404 11:0 Low page id.
405 uint32_t fReadOnly : 1; Whether it's readonly page (rom or monitored in some way).
406 uint32_t u3Type : 3; The page type {RESERVED, MMIO, MMIO2, ROM, shadowed ROM, RAM}.
407 uint32_t u2PhysMon : 2; Physical access handler type {none, read, write, all}.
408 uint32_t u2VirtMon : 2; Virtual access handler type {none, read, write, all}..
409 uint32_t u2State : 2; The page state { zero, shared, normal, write monitored }.
410 uint32_t fWrittenTo : 1; Whether a write monitored page was written to.
411 uint32_t u20Reserved : 20; Reserved for later, mostly sharing stats.
412 uint32_t u32Tracking; The shadow PT tracking stuff, roughly.
413 @endverbatim
414 *
415 * Cost wise, this means we'll double the cost for guest memory. There isn't anyway
416 * around that I'm afraid. It means that the cost of dealing out 32GB of memory
417 * to one or more VMs is: (32GB >> PAGE_SHIFT) * 16 bytes, or 128MBs. Or another
418 * example, the VM heap cost when assigning 1GB to a VM will be: 4MB.
419 *
420 * A couple of cost examples for the total cost per-VM + kernel.
421 * 32-bit Windows and 32-bit linux:
422 * 1GB guest ram, 256K pages: 4MB + 2MB(+) = 6MB
423 * 4GB guest ram, 1M pages: 16MB + 8MB(+) = 24MB
424 * 32GB guest ram, 8M pages: 128MB + 64MB(+) = 192MB
425 * 64-bit Windows and 64-bit linux:
426 * 1GB guest ram, 256K pages: 4MB + 3MB(+) = 7MB
427 * 4GB guest ram, 1M pages: 16MB + 12MB(+) = 28MB
428 * 32GB guest ram, 8M pages: 128MB + 96MB(+) = 224MB
429 *
430 * UPDATE - 2007-09-27:
431 * Will need a ballooned flag/state too because we cannot
432 * trust the guest 100% and reporting the same page as ballooned more
433 * than once will put the GMM off balance.
434 *
435 *
436 * @subsection subsec_pgmPhys_Serializing Serializing Access
437 *
438 * Initially, we'll try a simple scheme:
439 *
440 * - The per-VM RAM tracking structures (PGMRAMRANGE) is only modified
441 * by the EMT thread of that VM while in the pgm critsect.
442 * - Other threads in the VM process that needs to make reliable use of
443 * the per-VM RAM tracking structures will enter the critsect.
444 * - No process external thread or kernel thread will ever try enter
445 * the pgm critical section, as that just won't work.
446 * - The idle thread (and similar threads) doesn't not need 100% reliable
447 * data when performing it tasks as the EMT thread will be the one to
448 * do the actual changes later anyway. So, as long as it only accesses
449 * the main ram range, it can do so by somehow preventing the VM from
450 * being destroyed while it works on it...
451 *
452 * - The over-commitment management, including the allocating/freeing
453 * chunks, is serialized by a ring-0 mutex lock (a fast one since the
454 * more mundane mutex implementation is broken on Linux).
455 * - A separeate mutex is protecting the set of allocation chunks so
456 * that pages can be shared or/and freed up while some other VM is
457 * allocating more chunks. This mutex can be take from under the other
458 * one, but not the otherway around.
459 *
460 *
461 * @subsection subsec_pgmPhys_Request VM Request interface
462 *
463 * When in ring-0 it will become necessary to send requests to a VM so it can
464 * for instance move a page while defragmenting during VM destroy. The idle
465 * thread will make use of this interface to request VMs to setup shared
466 * pages and to perform write monitoring of pages.
467 *
468 * I would propose an interface similar to the current VMReq interface, similar
469 * in that it doesn't require locking and that the one sending the request may
470 * wait for completion if it wishes to. This shouldn't be very difficult to
471 * realize.
472 *
473 * The requests themselves are also pretty simple. They are basically:
474 * -# Check that some precondition is still true.
475 * -# Do the update.
476 * -# Update all shadow page tables involved with the page.
477 *
478 * The 3rd step is identical to what we're already doing when updating a
479 * physical handler, see pgmHandlerPhysicalSetRamFlagsAndFlushShadowPTs.
480 *
481 *
482 *
483 * @section sec_pgmPhys_MappingCaches Mapping Caches
484 *
485 * In order to be able to map in and out memory and to be able to support
486 * guest with more RAM than we've got virtual address space, we'll employing
487 * a mapping cache. There is already a tiny one for GC (see PGMGCDynMapGCPageEx)
488 * and we'll create a similar one for ring-0 unless we decide to setup a dedicate
489 * memory context for the HWACCM execution.
490 *
491 *
492 * @subsection subsec_pgmPhys_MappingCaches_R3 Ring-3
493 *
494 * We've considered implementing the ring-3 mapping cache page based but found
495 * that this was bother some when one had to take into account TLBs+SMP and
496 * portability (missing the necessary APIs on several platforms). There were
497 * also some performance concerns with this approach which hadn't quite been
498 * worked out.
499 *
500 * Instead, we'll be mapping allocation chunks into the VM process. This simplifies
501 * matters greatly quite a bit since we don't need to invent any new ring-0 stuff,
502 * only some minor RTR0MEMOBJ mapping stuff. The main concern here is that mapping
503 * compared to the previous idea is that mapping or unmapping a 1MB chunk is more
504 * costly than a single page, although how much more costly is uncertain. We'll
505 * try address this by using a very big cache, preferably bigger than the actual
506 * VM RAM size if possible. The current VM RAM sizes should give some idea for
507 * 32-bit boxes, while on 64-bit we can probably get away with employing an
508 * unlimited cache.
509 *
510 * The cache have to parts, as already indicated, the ring-3 side and the
511 * ring-0 side.
512 *
513 * The ring-0 will be tied to the page allocator since it will operate on the
514 * memory objects it contains. It will therefore require the first ring-0 mutex
515 * discussed in @ref subsec_pgmPhys_Serializing. We
516 * some double house keeping wrt to who has mapped what I think, since both
517 * VMMR0.r0 and RTR0MemObj will keep track of mapping relataions
518 *
519 * The ring-3 part will be protected by the pgm critsect. For simplicity, we'll
520 * require anyone that desires to do changes to the mapping cache to do that
521 * from within this critsect. Alternatively, we could employ a separate critsect
522 * for serializing changes to the mapping cache as this would reduce potential
523 * contention with other threads accessing mappings unrelated to the changes
524 * that are in process. We can see about this later, contention will show
525 * up in the statistics anyway, so it'll be simple to tell.
526 *
527 * The organization of the ring-3 part will be very much like how the allocation
528 * chunks are organized in ring-0, that is in an AVL tree by chunk id. To avoid
529 * having to walk the tree all the time, we'll have a couple of lookaside entries
530 * like in we do for I/O ports and MMIO in IOM.
531 *
532 * The simplified flow of a PGMPhysRead/Write function:
533 * -# Enter the PGM critsect.
534 * -# Lookup GCPhys in the ram ranges and get the Page ID.
535 * -# Calc the Allocation Chunk ID from the Page ID.
536 * -# Check the lookaside entries and then the AVL tree for the Chunk ID.
537 * If not found in cache:
538 * -# Call ring-0 and request it to be mapped and supply
539 * a chunk to be unmapped if the cache is maxed out already.
540 * -# Insert the new mapping into the AVL tree (id + R3 address).
541 * -# Update the relevant lookaside entry and return the mapping address.
542 * -# Do the read/write according to monitoring flags and everything.
543 * -# Leave the critsect.
544 *
545 *
546 * @section sec_pgmPhys_Fallback Fallback
547 *
548 * Current all the "second tier" hosts will not support the RTR0MemObjAllocPhysNC
549 * API and thus require a fallback.
550 *
551 * So, when RTR0MemObjAllocPhysNC returns VERR_NOT_SUPPORTED the page allocator
552 * will return to the ring-3 caller (and later ring-0) and asking it to seed
553 * the page allocator with some fresh pages (VERR_GMM_SEED_ME). Ring-3 will
554 * then perform an SUPR3PageAlloc(cbChunk >> PAGE_SHIFT) call and make a
555 * "SeededAllocPages" call to ring-0.
556 *
557 * The first time ring-0 sees the VERR_NOT_SUPPORTED failure it will disable
558 * all page sharing (zero page detection will continue). It will also force
559 * all allocations to come from the VM which seeded the page. Both these
560 * measures are taken to make sure that there will never be any need for
561 * mapping anything into ring-3 - everything will be mapped already.
562 *
563 * Whether we'll continue to use the current MM locked memory management
564 * for this I don't quite know (I'd prefer not to and just ditch that all
565 * togther), we'll see what's simplest to do.
566 *
567 *
568 *
569 * @section sec_pgmPhys_Changes Changes
570 *
571 * Breakdown of the changes involved?
572 */
573
574/*******************************************************************************
575* Header Files *
576*******************************************************************************/
577#define LOG_GROUP LOG_GROUP_PGM
578#include <VBox/dbgf.h>
579#include <VBox/pgm.h>
580#include <VBox/cpum.h>
581#include <VBox/iom.h>
582#include <VBox/sup.h>
583#include <VBox/mm.h>
584#include <VBox/em.h>
585#include <VBox/stam.h>
586#include <VBox/rem.h>
587#include <VBox/selm.h>
588#include <VBox/ssm.h>
589#include <VBox/hwaccm.h>
590#include "PGMInternal.h"
591#include <VBox/vm.h>
592#include "PGMInline.h"
593
594#include <VBox/dbg.h>
595#include <VBox/param.h>
596#include <VBox/err.h>
597
598#include <iprt/asm.h>
599#include <iprt/assert.h>
600#include <iprt/env.h>
601#include <iprt/mem.h>
602#include <iprt/file.h>
603#include <iprt/string.h>
604#include <iprt/thread.h>
605
606
607/*******************************************************************************
608* Defined Constants And Macros *
609*******************************************************************************/
610/** Saved state data unit version for 2.5.x and later. */
611#define PGM_SAVED_STATE_VERSION 9
612/** Saved state data unit version for 2.2.2 and later. */
613#define PGM_SAVED_STATE_VERSION_2_2_2 8
614/** Saved state data unit version for 2.2.0. */
615#define PGM_SAVED_STATE_VERSION_RR_DESC 7
616/** Saved state data unit version. */
617#define PGM_SAVED_STATE_VERSION_OLD_PHYS_CODE 6
618
619
620/*******************************************************************************
621* Internal Functions *
622*******************************************************************************/
623static int pgmR3InitPaging(PVM pVM);
624static void pgmR3InitStats(PVM pVM);
625static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
626static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
627static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
628static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser);
629static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
630static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser);
631#ifdef VBOX_STRICT
632static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser);
633#endif
634static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0);
635static void pgmR3ModeDataSwitch(PVM pVM, PVMCPU pVCpu, PGMMODE enmShw, PGMMODE enmGst);
636static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher);
637
638#ifdef VBOX_WITH_DEBUGGER
639/** @todo Convert the first two commands to 'info' items. */
640static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
641static DECLCALLBACK(int) pgmR3CmdError(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
642static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
643static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
644# ifdef VBOX_STRICT
645static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
646# endif
647static DECLCALLBACK(int) pgmR3CmdPhysToFile(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult);
648#endif
649
650
651/*******************************************************************************
652* Global Variables *
653*******************************************************************************/
654#ifdef VBOX_WITH_DEBUGGER
655/** Argument descriptors for '.pgmerror' and '.pgmerroroff'. */
656static const DBGCVARDESC g_aPgmErrorArgs[] =
657{
658 /* cTimesMin, cTimesMax, enmCategory, fFlags, pszName, pszDescription */
659 { 0, 1, DBGCVAR_CAT_STRING, 0, "where", "Error injection location." },
660};
661
662static const DBGCVARDESC g_aPgmPhysToFileArgs[] =
663{
664 /* cTimesMin, cTimesMax, enmCategory, fFlags, pszName, pszDescription */
665 { 1, 1, DBGCVAR_CAT_STRING, 0, "file", "The file name." },
666 { 0, 1, DBGCVAR_CAT_STRING, 0, "nozero", "If present, zero pages are skipped." },
667};
668
669/** Command descriptors. */
670static const DBGCCMD g_aCmds[] =
671{
672 /* pszCmd, cArgsMin, cArgsMax, paArgDesc, cArgDescs, pResultDesc, fFlags, pfnHandler pszSyntax, ....pszDescription */
673 { "pgmram", 0, 0, NULL, 0, NULL, 0, pgmR3CmdRam, "", "Display the ram ranges." },
674 { "pgmsync", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSync, "", "Sync the CR3 page." },
675 { "pgmerror", 0, 1, &g_aPgmErrorArgs[0], 1, NULL, 0, pgmR3CmdError, "", "Enables inject runtime of errors into parts of PGM." },
676 { "pgmerroroff", 0, 1, &g_aPgmErrorArgs[0], 1, NULL, 0, pgmR3CmdError, "", "Disables inject runtime errors into parts of PGM." },
677#ifdef VBOX_STRICT
678 { "pgmassertcr3", 0, 0, NULL, 0, NULL, 0, pgmR3CmdAssertCR3, "", "Check the shadow CR3 mapping." },
679#endif
680 { "pgmsyncalways", 0, 0, NULL, 0, NULL, 0, pgmR3CmdSyncAlways, "", "Toggle permanent CR3 syncing." },
681 { "pgmphystofile", 1, 2, &g_aPgmPhysToFileArgs[0], 2, NULL, 0, pgmR3CmdPhysToFile, "", "Save the physical memory to file." },
682};
683#endif
684
685
686
687
688/*
689 * Shadow - 32-bit mode
690 */
691#define PGM_SHW_TYPE PGM_TYPE_32BIT
692#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
693#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_32BIT_STR(name)
694#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_32BIT_STR(name)
695#include "PGMShw.h"
696
697/* Guest - real mode */
698#define PGM_GST_TYPE PGM_TYPE_REAL
699#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
700#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
701#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
702#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
703#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_REAL_STR(name)
704#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_REAL_STR(name)
705#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
706#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
707#include "PGMBth.h"
708#include "PGMGstDefs.h"
709#include "PGMGst.h"
710#undef BTH_PGMPOOLKIND_PT_FOR_PT
711#undef BTH_PGMPOOLKIND_ROOT
712#undef PGM_BTH_NAME
713#undef PGM_BTH_NAME_RC_STR
714#undef PGM_BTH_NAME_R0_STR
715#undef PGM_GST_TYPE
716#undef PGM_GST_NAME
717#undef PGM_GST_NAME_RC_STR
718#undef PGM_GST_NAME_R0_STR
719
720/* Guest - protected mode */
721#define PGM_GST_TYPE PGM_TYPE_PROT
722#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
723#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
724#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
725#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
726#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_PROT_STR(name)
727#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_PROT_STR(name)
728#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
729#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
730#include "PGMBth.h"
731#include "PGMGstDefs.h"
732#include "PGMGst.h"
733#undef BTH_PGMPOOLKIND_PT_FOR_PT
734#undef BTH_PGMPOOLKIND_ROOT
735#undef PGM_BTH_NAME
736#undef PGM_BTH_NAME_RC_STR
737#undef PGM_BTH_NAME_R0_STR
738#undef PGM_GST_TYPE
739#undef PGM_GST_NAME
740#undef PGM_GST_NAME_RC_STR
741#undef PGM_GST_NAME_R0_STR
742
743/* Guest - 32-bit mode */
744#define PGM_GST_TYPE PGM_TYPE_32BIT
745#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
746#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
747#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
748#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
749#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_32BIT_32BIT_STR(name)
750#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_32BIT_32BIT_STR(name)
751#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
752#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
753#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD
754#include "PGMBth.h"
755#include "PGMGstDefs.h"
756#include "PGMGst.h"
757#undef BTH_PGMPOOLKIND_PT_FOR_BIG
758#undef BTH_PGMPOOLKIND_PT_FOR_PT
759#undef BTH_PGMPOOLKIND_ROOT
760#undef PGM_BTH_NAME
761#undef PGM_BTH_NAME_RC_STR
762#undef PGM_BTH_NAME_R0_STR
763#undef PGM_GST_TYPE
764#undef PGM_GST_NAME
765#undef PGM_GST_NAME_RC_STR
766#undef PGM_GST_NAME_R0_STR
767
768#undef PGM_SHW_TYPE
769#undef PGM_SHW_NAME
770#undef PGM_SHW_NAME_RC_STR
771#undef PGM_SHW_NAME_R0_STR
772
773
774/*
775 * Shadow - PAE mode
776 */
777#define PGM_SHW_TYPE PGM_TYPE_PAE
778#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
779#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_PAE_STR(name)
780#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_PAE_STR(name)
781#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
782#include "PGMShw.h"
783
784/* Guest - real mode */
785#define PGM_GST_TYPE PGM_TYPE_REAL
786#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
787#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
788#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
789#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
790#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_REAL_STR(name)
791#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_REAL_STR(name)
792#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
793#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
794#include "PGMGstDefs.h"
795#include "PGMBth.h"
796#undef BTH_PGMPOOLKIND_PT_FOR_PT
797#undef BTH_PGMPOOLKIND_ROOT
798#undef PGM_BTH_NAME
799#undef PGM_BTH_NAME_RC_STR
800#undef PGM_BTH_NAME_R0_STR
801#undef PGM_GST_TYPE
802#undef PGM_GST_NAME
803#undef PGM_GST_NAME_RC_STR
804#undef PGM_GST_NAME_R0_STR
805
806/* Guest - protected mode */
807#define PGM_GST_TYPE PGM_TYPE_PROT
808#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
809#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
810#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
811#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
812#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PROT_STR(name)
813#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PROT_STR(name)
814#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
815#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
816#include "PGMGstDefs.h"
817#include "PGMBth.h"
818#undef BTH_PGMPOOLKIND_PT_FOR_PT
819#undef BTH_PGMPOOLKIND_ROOT
820#undef PGM_BTH_NAME
821#undef PGM_BTH_NAME_RC_STR
822#undef PGM_BTH_NAME_R0_STR
823#undef PGM_GST_TYPE
824#undef PGM_GST_NAME
825#undef PGM_GST_NAME_RC_STR
826#undef PGM_GST_NAME_R0_STR
827
828/* Guest - 32-bit mode */
829#define PGM_GST_TYPE PGM_TYPE_32BIT
830#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
831#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
832#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
833#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
834#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_32BIT_STR(name)
835#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_32BIT_STR(name)
836#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
837#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
838#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_FOR_32BIT
839#include "PGMGstDefs.h"
840#include "PGMBth.h"
841#undef BTH_PGMPOOLKIND_PT_FOR_BIG
842#undef BTH_PGMPOOLKIND_PT_FOR_PT
843#undef BTH_PGMPOOLKIND_ROOT
844#undef PGM_BTH_NAME
845#undef PGM_BTH_NAME_RC_STR
846#undef PGM_BTH_NAME_R0_STR
847#undef PGM_GST_TYPE
848#undef PGM_GST_NAME
849#undef PGM_GST_NAME_RC_STR
850#undef PGM_GST_NAME_R0_STR
851
852/* Guest - PAE mode */
853#define PGM_GST_TYPE PGM_TYPE_PAE
854#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
855#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
856#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
857#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
858#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_PAE_PAE_STR(name)
859#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_PAE_PAE_STR(name)
860#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
861#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
862#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT
863#include "PGMBth.h"
864#include "PGMGstDefs.h"
865#include "PGMGst.h"
866#undef BTH_PGMPOOLKIND_PT_FOR_BIG
867#undef BTH_PGMPOOLKIND_PT_FOR_PT
868#undef BTH_PGMPOOLKIND_ROOT
869#undef PGM_BTH_NAME
870#undef PGM_BTH_NAME_RC_STR
871#undef PGM_BTH_NAME_R0_STR
872#undef PGM_GST_TYPE
873#undef PGM_GST_NAME
874#undef PGM_GST_NAME_RC_STR
875#undef PGM_GST_NAME_R0_STR
876
877#undef PGM_SHW_TYPE
878#undef PGM_SHW_NAME
879#undef PGM_SHW_NAME_RC_STR
880#undef PGM_SHW_NAME_R0_STR
881
882
883/*
884 * Shadow - AMD64 mode
885 */
886#define PGM_SHW_TYPE PGM_TYPE_AMD64
887#define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
888#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_AMD64_STR(name)
889#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_AMD64_STR(name)
890#include "PGMShw.h"
891
892#ifdef VBOX_WITH_64_BITS_GUESTS
893/* Guest - AMD64 mode */
894# define PGM_GST_TYPE PGM_TYPE_AMD64
895# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
896# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
897# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
898# define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
899# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_AMD64_AMD64_STR(name)
900# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_AMD64_AMD64_STR(name)
901# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
902# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
903# define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_64BIT_PML4
904# include "PGMBth.h"
905# include "PGMGstDefs.h"
906# include "PGMGst.h"
907# undef BTH_PGMPOOLKIND_PT_FOR_BIG
908# undef BTH_PGMPOOLKIND_PT_FOR_PT
909# undef BTH_PGMPOOLKIND_ROOT
910# undef PGM_BTH_NAME
911# undef PGM_BTH_NAME_RC_STR
912# undef PGM_BTH_NAME_R0_STR
913# undef PGM_GST_TYPE
914# undef PGM_GST_NAME
915# undef PGM_GST_NAME_RC_STR
916# undef PGM_GST_NAME_R0_STR
917#endif /* VBOX_WITH_64_BITS_GUESTS */
918
919#undef PGM_SHW_TYPE
920#undef PGM_SHW_NAME
921#undef PGM_SHW_NAME_RC_STR
922#undef PGM_SHW_NAME_R0_STR
923
924
925/*
926 * Shadow - Nested paging mode
927 */
928#define PGM_SHW_TYPE PGM_TYPE_NESTED
929#define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
930#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_NESTED_STR(name)
931#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_NESTED_STR(name)
932#include "PGMShw.h"
933
934/* Guest - real mode */
935#define PGM_GST_TYPE PGM_TYPE_REAL
936#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
937#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
938#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
939#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
940#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_REAL_STR(name)
941#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_REAL_STR(name)
942#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
943#include "PGMGstDefs.h"
944#include "PGMBth.h"
945#undef BTH_PGMPOOLKIND_PT_FOR_PT
946#undef PGM_BTH_NAME
947#undef PGM_BTH_NAME_RC_STR
948#undef PGM_BTH_NAME_R0_STR
949#undef PGM_GST_TYPE
950#undef PGM_GST_NAME
951#undef PGM_GST_NAME_RC_STR
952#undef PGM_GST_NAME_R0_STR
953
954/* Guest - protected mode */
955#define PGM_GST_TYPE PGM_TYPE_PROT
956#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
957#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
958#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
959#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
960#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PROT_STR(name)
961#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PROT_STR(name)
962#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
963#include "PGMGstDefs.h"
964#include "PGMBth.h"
965#undef BTH_PGMPOOLKIND_PT_FOR_PT
966#undef PGM_BTH_NAME
967#undef PGM_BTH_NAME_RC_STR
968#undef PGM_BTH_NAME_R0_STR
969#undef PGM_GST_TYPE
970#undef PGM_GST_NAME
971#undef PGM_GST_NAME_RC_STR
972#undef PGM_GST_NAME_R0_STR
973
974/* Guest - 32-bit mode */
975#define PGM_GST_TYPE PGM_TYPE_32BIT
976#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
977#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
978#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
979#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
980#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_32BIT_STR(name)
981#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_32BIT_STR(name)
982#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
983#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
984#include "PGMGstDefs.h"
985#include "PGMBth.h"
986#undef BTH_PGMPOOLKIND_PT_FOR_BIG
987#undef BTH_PGMPOOLKIND_PT_FOR_PT
988#undef PGM_BTH_NAME
989#undef PGM_BTH_NAME_RC_STR
990#undef PGM_BTH_NAME_R0_STR
991#undef PGM_GST_TYPE
992#undef PGM_GST_NAME
993#undef PGM_GST_NAME_RC_STR
994#undef PGM_GST_NAME_R0_STR
995
996/* Guest - PAE mode */
997#define PGM_GST_TYPE PGM_TYPE_PAE
998#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
999#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
1000#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
1001#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
1002#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_PAE_STR(name)
1003#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_PAE_STR(name)
1004#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1005#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1006#include "PGMGstDefs.h"
1007#include "PGMBth.h"
1008#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1009#undef BTH_PGMPOOLKIND_PT_FOR_PT
1010#undef PGM_BTH_NAME
1011#undef PGM_BTH_NAME_RC_STR
1012#undef PGM_BTH_NAME_R0_STR
1013#undef PGM_GST_TYPE
1014#undef PGM_GST_NAME
1015#undef PGM_GST_NAME_RC_STR
1016#undef PGM_GST_NAME_R0_STR
1017
1018#ifdef VBOX_WITH_64_BITS_GUESTS
1019/* Guest - AMD64 mode */
1020# define PGM_GST_TYPE PGM_TYPE_AMD64
1021# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1022# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
1023# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1024# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
1025# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_NESTED_AMD64_STR(name)
1026# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_NESTED_AMD64_STR(name)
1027# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1028# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1029# include "PGMGstDefs.h"
1030# include "PGMBth.h"
1031# undef BTH_PGMPOOLKIND_PT_FOR_BIG
1032# undef BTH_PGMPOOLKIND_PT_FOR_PT
1033# undef PGM_BTH_NAME
1034# undef PGM_BTH_NAME_RC_STR
1035# undef PGM_BTH_NAME_R0_STR
1036# undef PGM_GST_TYPE
1037# undef PGM_GST_NAME
1038# undef PGM_GST_NAME_RC_STR
1039# undef PGM_GST_NAME_R0_STR
1040#endif /* VBOX_WITH_64_BITS_GUESTS */
1041
1042#undef PGM_SHW_TYPE
1043#undef PGM_SHW_NAME
1044#undef PGM_SHW_NAME_RC_STR
1045#undef PGM_SHW_NAME_R0_STR
1046
1047
1048/*
1049 * Shadow - EPT
1050 */
1051#define PGM_SHW_TYPE PGM_TYPE_EPT
1052#define PGM_SHW_NAME(name) PGM_SHW_NAME_EPT(name)
1053#define PGM_SHW_NAME_RC_STR(name) PGM_SHW_NAME_RC_EPT_STR(name)
1054#define PGM_SHW_NAME_R0_STR(name) PGM_SHW_NAME_R0_EPT_STR(name)
1055#include "PGMShw.h"
1056
1057/* Guest - real mode */
1058#define PGM_GST_TYPE PGM_TYPE_REAL
1059#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
1060#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_REAL_STR(name)
1061#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_REAL_STR(name)
1062#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_REAL(name)
1063#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_REAL_STR(name)
1064#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_REAL_STR(name)
1065#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1066#include "PGMGstDefs.h"
1067#include "PGMBth.h"
1068#undef BTH_PGMPOOLKIND_PT_FOR_PT
1069#undef PGM_BTH_NAME
1070#undef PGM_BTH_NAME_RC_STR
1071#undef PGM_BTH_NAME_R0_STR
1072#undef PGM_GST_TYPE
1073#undef PGM_GST_NAME
1074#undef PGM_GST_NAME_RC_STR
1075#undef PGM_GST_NAME_R0_STR
1076
1077/* Guest - protected mode */
1078#define PGM_GST_TYPE PGM_TYPE_PROT
1079#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
1080#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PROT_STR(name)
1081#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PROT_STR(name)
1082#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PROT(name)
1083#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PROT_STR(name)
1084#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PROT_STR(name)
1085#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
1086#include "PGMGstDefs.h"
1087#include "PGMBth.h"
1088#undef BTH_PGMPOOLKIND_PT_FOR_PT
1089#undef PGM_BTH_NAME
1090#undef PGM_BTH_NAME_RC_STR
1091#undef PGM_BTH_NAME_R0_STR
1092#undef PGM_GST_TYPE
1093#undef PGM_GST_NAME
1094#undef PGM_GST_NAME_RC_STR
1095#undef PGM_GST_NAME_R0_STR
1096
1097/* Guest - 32-bit mode */
1098#define PGM_GST_TYPE PGM_TYPE_32BIT
1099#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
1100#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_32BIT_STR(name)
1101#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_32BIT_STR(name)
1102#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_32BIT(name)
1103#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_32BIT_STR(name)
1104#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_32BIT_STR(name)
1105#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
1106#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
1107#include "PGMGstDefs.h"
1108#include "PGMBth.h"
1109#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1110#undef BTH_PGMPOOLKIND_PT_FOR_PT
1111#undef PGM_BTH_NAME
1112#undef PGM_BTH_NAME_RC_STR
1113#undef PGM_BTH_NAME_R0_STR
1114#undef PGM_GST_TYPE
1115#undef PGM_GST_NAME
1116#undef PGM_GST_NAME_RC_STR
1117#undef PGM_GST_NAME_R0_STR
1118
1119/* Guest - PAE mode */
1120#define PGM_GST_TYPE PGM_TYPE_PAE
1121#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
1122#define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_PAE_STR(name)
1123#define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_PAE_STR(name)
1124#define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PAE(name)
1125#define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_PAE_STR(name)
1126#define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_PAE_STR(name)
1127#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1128#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1129#include "PGMGstDefs.h"
1130#include "PGMBth.h"
1131#undef BTH_PGMPOOLKIND_PT_FOR_BIG
1132#undef BTH_PGMPOOLKIND_PT_FOR_PT
1133#undef PGM_BTH_NAME
1134#undef PGM_BTH_NAME_RC_STR
1135#undef PGM_BTH_NAME_R0_STR
1136#undef PGM_GST_TYPE
1137#undef PGM_GST_NAME
1138#undef PGM_GST_NAME_RC_STR
1139#undef PGM_GST_NAME_R0_STR
1140
1141#ifdef VBOX_WITH_64_BITS_GUESTS
1142/* Guest - AMD64 mode */
1143# define PGM_GST_TYPE PGM_TYPE_AMD64
1144# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
1145# define PGM_GST_NAME_RC_STR(name) PGM_GST_NAME_RC_AMD64_STR(name)
1146# define PGM_GST_NAME_R0_STR(name) PGM_GST_NAME_R0_AMD64_STR(name)
1147# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_AMD64(name)
1148# define PGM_BTH_NAME_RC_STR(name) PGM_BTH_NAME_RC_EPT_AMD64_STR(name)
1149# define PGM_BTH_NAME_R0_STR(name) PGM_BTH_NAME_R0_EPT_AMD64_STR(name)
1150# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
1151# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
1152# include "PGMGstDefs.h"
1153# include "PGMBth.h"
1154# undef BTH_PGMPOOLKIND_PT_FOR_BIG
1155# undef BTH_PGMPOOLKIND_PT_FOR_PT
1156# undef PGM_BTH_NAME
1157# undef PGM_BTH_NAME_RC_STR
1158# undef PGM_BTH_NAME_R0_STR
1159# undef PGM_GST_TYPE
1160# undef PGM_GST_NAME
1161# undef PGM_GST_NAME_RC_STR
1162# undef PGM_GST_NAME_R0_STR
1163#endif /* VBOX_WITH_64_BITS_GUESTS */
1164
1165#undef PGM_SHW_TYPE
1166#undef PGM_SHW_NAME
1167#undef PGM_SHW_NAME_RC_STR
1168#undef PGM_SHW_NAME_R0_STR
1169
1170
1171
1172/**
1173 * Initiates the paging of VM.
1174 *
1175 * @returns VBox status code.
1176 * @param pVM Pointer to VM structure.
1177 */
1178VMMR3DECL(int) PGMR3Init(PVM pVM)
1179{
1180 LogFlow(("PGMR3Init:\n"));
1181 PCFGMNODE pCfgPGM = CFGMR3GetChild(CFGMR3GetRoot(pVM), "/PGM");
1182 int rc;
1183
1184 /*
1185 * Assert alignment and sizes.
1186 */
1187 AssertCompile(sizeof(pVM->pgm.s) <= sizeof(pVM->pgm.padding));
1188 AssertCompile(sizeof(pVM->aCpus[0].pgm.s) <= sizeof(pVM->aCpus[0].pgm.padding));
1189 AssertCompileMemberAlignment(PGM, CritSect, sizeof(uintptr_t));
1190
1191 /*
1192 * Init the structure.
1193 */
1194#ifdef PGM_WITHOUT_MAPPINGS
1195 pVM->pgm.s.fMappingsDisabled = true;
1196#endif
1197 pVM->pgm.s.offVM = RT_OFFSETOF(VM, pgm.s);
1198 pVM->pgm.s.offVCpuPGM = RT_OFFSETOF(VMCPU, pgm.s);
1199
1200 /* Init the per-CPU part. */
1201 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1202 {
1203 PVMCPU pVCpu = &pVM->aCpus[idCpu];
1204 PPGMCPU pPGM = &pVCpu->pgm.s;
1205
1206 pPGM->offVM = (uintptr_t)&pVCpu->pgm.s - (uintptr_t)pVM;
1207 pPGM->offVCpu = RT_OFFSETOF(VMCPU, pgm.s);
1208 pPGM->offPGM = (uintptr_t)&pVCpu->pgm.s - (uintptr_t)&pVM->pgm.s;
1209
1210 pPGM->enmShadowMode = PGMMODE_INVALID;
1211 pPGM->enmGuestMode = PGMMODE_INVALID;
1212
1213 pPGM->GCPhysCR3 = NIL_RTGCPHYS;
1214
1215 pPGM->pGstPaePdptR3 = NULL;
1216#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1217 pPGM->pGstPaePdptR0 = NIL_RTR0PTR;
1218#endif
1219 pPGM->pGstPaePdptRC = NIL_RTRCPTR;
1220 for (unsigned i = 0; i < RT_ELEMENTS(pVCpu->pgm.s.apGstPaePDsR3); i++)
1221 {
1222 pPGM->apGstPaePDsR3[i] = NULL;
1223#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1224 pPGM->apGstPaePDsR0[i] = NIL_RTR0PTR;
1225#endif
1226 pPGM->apGstPaePDsRC[i] = NIL_RTRCPTR;
1227 pPGM->aGCPhysGstPaePDs[i] = NIL_RTGCPHYS;
1228 pPGM->aGCPhysGstPaePDsMonitored[i] = NIL_RTGCPHYS;
1229 }
1230
1231 pPGM->fA20Enabled = true;
1232 }
1233
1234 pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1235 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1; /* default; checked later */
1236 pVM->pgm.s.GCPtrPrevRamRangeMapping = MM_HYPER_AREA_ADDRESS;
1237
1238 rc = CFGMR3QueryBoolDef(CFGMR3GetRoot(pVM), "RamPreAlloc", &pVM->pgm.s.fRamPreAlloc,
1239#ifdef VBOX_WITH_PREALLOC_RAM_BY_DEFAULT
1240 true
1241#else
1242 false
1243#endif
1244 );
1245 AssertLogRelRCReturn(rc, rc);
1246
1247#if HC_ARCH_BITS == 64 || 1 /** @todo 4GB/32-bit: remove || 1 later and adjust the limit. */
1248 rc = CFGMR3QueryU32Def(pCfgPGM, "MaxRing3Chunks", &pVM->pgm.s.ChunkR3Map.cMax, UINT32_MAX);
1249#else
1250 rc = CFGMR3QueryU32Def(pCfgPGM, "MaxRing3Chunks", &pVM->pgm.s.ChunkR3Map.cMax, _1G / GMM_CHUNK_SIZE);
1251#endif
1252 AssertLogRelRCReturn(rc, rc);
1253 for (uint32_t i = 0; i < RT_ELEMENTS(pVM->pgm.s.ChunkR3Map.Tlb.aEntries); i++)
1254 pVM->pgm.s.ChunkR3Map.Tlb.aEntries[i].idChunk = NIL_GMM_CHUNKID;
1255
1256 /*
1257 * Get the configured RAM size - to estimate saved state size.
1258 */
1259 uint64_t cbRam;
1260 rc = CFGMR3QueryU64(CFGMR3GetRoot(pVM), "RamSize", &cbRam);
1261 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
1262 cbRam = 0;
1263 else if (RT_SUCCESS(rc))
1264 {
1265 if (cbRam < PAGE_SIZE)
1266 cbRam = 0;
1267 cbRam = RT_ALIGN_64(cbRam, PAGE_SIZE);
1268 }
1269 else
1270 {
1271 AssertMsgFailed(("Configuration error: Failed to query integer \"RamSize\", rc=%Rrc.\n", rc));
1272 return rc;
1273 }
1274
1275 /*
1276 * Register callbacks, string formatters and the saved state data unit.
1277 */
1278#ifdef VBOX_STRICT
1279 VMR3AtStateRegister(pVM, pgmR3ResetNoMorePhysWritesFlag, NULL);
1280#endif
1281 PGMRegisterStringFormatTypes();
1282
1283 rc = pgmR3InitSavedState(pVM, cbRam);
1284 if (RT_FAILURE(rc))
1285 return rc;
1286
1287 /*
1288 * Initialize the PGM critical section and flush the phys TLBs
1289 */
1290 rc = PDMR3CritSectInit(pVM, &pVM->pgm.s.CritSect, RT_SRC_POS, "PGM");
1291 AssertRCReturn(rc, rc);
1292
1293 PGMR3PhysChunkInvalidateTLB(pVM);
1294 PGMPhysInvalidatePageMapTLB(pVM);
1295
1296 /*
1297 * For the time being we sport a full set of handy pages in addition to the base
1298 * memory to simplify things.
1299 */
1300 rc = MMR3ReserveHandyPages(pVM, RT_ELEMENTS(pVM->pgm.s.aHandyPages)); /** @todo this should be changed to PGM_HANDY_PAGES_MIN but this needs proper testing... */
1301 AssertRCReturn(rc, rc);
1302
1303 /*
1304 * Trees
1305 */
1306 rc = MMHyperAlloc(pVM, sizeof(PGMTREES), 0, MM_TAG_PGM, (void **)&pVM->pgm.s.pTreesR3);
1307 if (RT_SUCCESS(rc))
1308 {
1309 pVM->pgm.s.pTreesR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pTreesR3);
1310 pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
1311
1312 /*
1313 * Alocate the zero page.
1314 */
1315 rc = MMHyperAlloc(pVM, PAGE_SIZE, PAGE_SIZE, MM_TAG_PGM, &pVM->pgm.s.pvZeroPgR3);
1316 }
1317 if (RT_SUCCESS(rc))
1318 {
1319 pVM->pgm.s.pvZeroPgRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pvZeroPgR3);
1320 pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
1321 pVM->pgm.s.HCPhysZeroPg = MMR3HyperHCVirt2HCPhys(pVM, pVM->pgm.s.pvZeroPgR3);
1322 AssertRelease(pVM->pgm.s.HCPhysZeroPg != NIL_RTHCPHYS);
1323
1324 /*
1325 * Init the paging.
1326 */
1327 rc = pgmR3InitPaging(pVM);
1328 }
1329 if (RT_SUCCESS(rc))
1330 {
1331 /*
1332 * Init the page pool.
1333 */
1334 rc = pgmR3PoolInit(pVM);
1335 }
1336 if (RT_SUCCESS(rc))
1337 {
1338 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1339 {
1340 PVMCPU pVCpu = &pVM->aCpus[i];
1341 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
1342 if (RT_FAILURE(rc))
1343 break;
1344 }
1345 }
1346
1347 if (RT_SUCCESS(rc))
1348 {
1349 /*
1350 * Info & statistics
1351 */
1352 DBGFR3InfoRegisterInternal(pVM, "mode",
1353 "Shows the current paging mode. "
1354 "Recognizes 'all', 'guest', 'shadow' and 'host' as arguments, defaulting to 'all' if nothing's given.",
1355 pgmR3InfoMode);
1356 DBGFR3InfoRegisterInternal(pVM, "pgmcr3",
1357 "Dumps all the entries in the top level paging table. No arguments.",
1358 pgmR3InfoCr3);
1359 DBGFR3InfoRegisterInternal(pVM, "phys",
1360 "Dumps all the physical address ranges. No arguments.",
1361 pgmR3PhysInfo);
1362 DBGFR3InfoRegisterInternal(pVM, "handlers",
1363 "Dumps physical, virtual and hyper virtual handlers. "
1364 "Pass 'phys', 'virt', 'hyper' as argument if only one kind is wanted."
1365 "Add 'nost' if the statistics are unwanted, use together with 'all' or explicit selection.",
1366 pgmR3InfoHandlers);
1367 DBGFR3InfoRegisterInternal(pVM, "mappings",
1368 "Dumps guest mappings.",
1369 pgmR3MapInfo);
1370
1371 pgmR3InitStats(pVM);
1372
1373#ifdef VBOX_WITH_DEBUGGER
1374 /*
1375 * Debugger commands.
1376 */
1377 static bool s_fRegisteredCmds = false;
1378 if (!s_fRegisteredCmds)
1379 {
1380 int rc2 = DBGCRegisterCommands(&g_aCmds[0], RT_ELEMENTS(g_aCmds));
1381 if (RT_SUCCESS(rc2))
1382 s_fRegisteredCmds = true;
1383 }
1384#endif
1385 return VINF_SUCCESS;
1386 }
1387
1388 /* Almost no cleanup necessary, MM frees all memory. */
1389 PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
1390
1391 return rc;
1392}
1393
1394
1395/**
1396 * Initializes the per-VCPU PGM.
1397 *
1398 * @returns VBox status code.
1399 * @param pVM The VM to operate on.
1400 */
1401VMMR3DECL(int) PGMR3InitCPU(PVM pVM)
1402{
1403 LogFlow(("PGMR3InitCPU\n"));
1404 return VINF_SUCCESS;
1405}
1406
1407
1408/**
1409 * Init paging.
1410 *
1411 * Since we need to check what mode the host is operating in before we can choose
1412 * the right paging functions for the host we have to delay this until R0 has
1413 * been initialized.
1414 *
1415 * @returns VBox status code.
1416 * @param pVM VM handle.
1417 */
1418static int pgmR3InitPaging(PVM pVM)
1419{
1420 /*
1421 * Force a recalculation of modes and switcher so everyone gets notified.
1422 */
1423 for (VMCPUID i = 0; i < pVM->cCpus; i++)
1424 {
1425 PVMCPU pVCpu = &pVM->aCpus[i];
1426
1427 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
1428 pVCpu->pgm.s.enmGuestMode = PGMMODE_INVALID;
1429 }
1430
1431 pVM->pgm.s.enmHostMode = SUPPAGINGMODE_INVALID;
1432
1433 /*
1434 * Allocate static mapping space for whatever the cr3 register
1435 * points to and in the case of PAE mode to the 4 PDs.
1436 */
1437 int rc = MMR3HyperReserve(pVM, PAGE_SIZE * 5, "CR3 mapping", &pVM->pgm.s.GCPtrCR3Mapping);
1438 if (RT_FAILURE(rc))
1439 {
1440 AssertMsgFailed(("Failed to reserve two pages for cr mapping in HMA, rc=%Rrc\n", rc));
1441 return rc;
1442 }
1443 MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1444
1445 /*
1446 * Allocate pages for the three possible intermediate contexts
1447 * (AMD64, PAE and plain 32-Bit). We maintain all three contexts
1448 * for the sake of simplicity. The AMD64 uses the PAE for the
1449 * lower levels, making the total number of pages 11 (3 + 7 + 1).
1450 *
1451 * We assume that two page tables will be enought for the core code
1452 * mappings (HC virtual and identity).
1453 */
1454 pVM->pgm.s.pInterPD = (PX86PD)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPD, VERR_NO_PAGE_MEMORY);
1455 pVM->pgm.s.apInterPTs[0] = (PX86PT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.apInterPTs[0], VERR_NO_PAGE_MEMORY);
1456 pVM->pgm.s.apInterPTs[1] = (PX86PT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.apInterPTs[1], VERR_NO_PAGE_MEMORY);
1457 pVM->pgm.s.apInterPaePTs[0] = (PX86PTPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePTs[0], VERR_NO_PAGE_MEMORY);
1458 pVM->pgm.s.apInterPaePTs[1] = (PX86PTPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePTs[1], VERR_NO_PAGE_MEMORY);
1459 pVM->pgm.s.apInterPaePDs[0] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[0], VERR_NO_PAGE_MEMORY);
1460 pVM->pgm.s.apInterPaePDs[1] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[1], VERR_NO_PAGE_MEMORY);
1461 pVM->pgm.s.apInterPaePDs[2] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[2], VERR_NO_PAGE_MEMORY);
1462 pVM->pgm.s.apInterPaePDs[3] = (PX86PDPAE)MMR3PageAlloc(pVM); AssertReturn(pVM->pgm.s.apInterPaePDs[3], VERR_NO_PAGE_MEMORY);
1463 pVM->pgm.s.pInterPaePDPT = (PX86PDPT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePDPT, VERR_NO_PAGE_MEMORY);
1464 pVM->pgm.s.pInterPaePDPT64 = (PX86PDPT)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePDPT64, VERR_NO_PAGE_MEMORY);
1465 pVM->pgm.s.pInterPaePML4 = (PX86PML4)MMR3PageAllocLow(pVM); AssertReturn(pVM->pgm.s.pInterPaePML4, VERR_NO_PAGE_MEMORY);
1466
1467 pVM->pgm.s.HCPhysInterPD = MMPage2Phys(pVM, pVM->pgm.s.pInterPD);
1468 AssertRelease(pVM->pgm.s.HCPhysInterPD != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPD & PAGE_OFFSET_MASK));
1469 pVM->pgm.s.HCPhysInterPaePDPT = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT);
1470 AssertRelease(pVM->pgm.s.HCPhysInterPaePDPT != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePDPT & PAGE_OFFSET_MASK));
1471 pVM->pgm.s.HCPhysInterPaePML4 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePML4);
1472 AssertRelease(pVM->pgm.s.HCPhysInterPaePML4 != NIL_RTHCPHYS && !(pVM->pgm.s.HCPhysInterPaePML4 & PAGE_OFFSET_MASK) && pVM->pgm.s.HCPhysInterPaePML4 < 0xffffffff);
1473
1474 /*
1475 * Initialize the pages, setting up the PML4 and PDPT for repetitive 4GB action.
1476 */
1477 ASMMemZeroPage(pVM->pgm.s.pInterPD);
1478 ASMMemZeroPage(pVM->pgm.s.apInterPTs[0]);
1479 ASMMemZeroPage(pVM->pgm.s.apInterPTs[1]);
1480
1481 ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[0]);
1482 ASMMemZeroPage(pVM->pgm.s.apInterPaePTs[1]);
1483
1484 ASMMemZeroPage(pVM->pgm.s.pInterPaePDPT);
1485 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.apInterPaePDs); i++)
1486 {
1487 ASMMemZeroPage(pVM->pgm.s.apInterPaePDs[i]);
1488 pVM->pgm.s.pInterPaePDPT->a[i].u = X86_PDPE_P | PGM_PLXFLAGS_PERMANENT
1489 | MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[i]);
1490 }
1491
1492 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePDPT64->a); i++)
1493 {
1494 const unsigned iPD = i % RT_ELEMENTS(pVM->pgm.s.apInterPaePDs);
1495 pVM->pgm.s.pInterPaePDPT64->a[i].u = X86_PDPE_P | X86_PDPE_RW | X86_PDPE_US | X86_PDPE_A | PGM_PLXFLAGS_PERMANENT
1496 | MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[iPD]);
1497 }
1498
1499 RTHCPHYS HCPhysInterPaePDPT64 = MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64);
1500 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.pInterPaePML4->a); i++)
1501 pVM->pgm.s.pInterPaePML4->a[i].u = X86_PML4E_P | X86_PML4E_RW | X86_PML4E_US | X86_PML4E_A | PGM_PLXFLAGS_PERMANENT
1502 | HCPhysInterPaePDPT64;
1503
1504 /*
1505 * Initialize paging workers and mode from current host mode
1506 * and the guest running in real mode.
1507 */
1508 pVM->pgm.s.enmHostMode = SUPR3GetPagingMode();
1509 switch (pVM->pgm.s.enmHostMode)
1510 {
1511 case SUPPAGINGMODE_32_BIT:
1512 case SUPPAGINGMODE_32_BIT_GLOBAL:
1513 case SUPPAGINGMODE_PAE:
1514 case SUPPAGINGMODE_PAE_GLOBAL:
1515 case SUPPAGINGMODE_PAE_NX:
1516 case SUPPAGINGMODE_PAE_GLOBAL_NX:
1517 break;
1518
1519 case SUPPAGINGMODE_AMD64:
1520 case SUPPAGINGMODE_AMD64_GLOBAL:
1521 case SUPPAGINGMODE_AMD64_NX:
1522 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1523#ifndef VBOX_WITH_HYBRID_32BIT_KERNEL
1524 if (ARCH_BITS != 64)
1525 {
1526 AssertMsgFailed(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1527 LogRel(("Host mode %d (64-bit) is not supported by non-64bit builds\n", pVM->pgm.s.enmHostMode));
1528 return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1529 }
1530#endif
1531 break;
1532 default:
1533 AssertMsgFailed(("Host mode %d is not supported\n", pVM->pgm.s.enmHostMode));
1534 return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
1535 }
1536 rc = pgmR3ModeDataInit(pVM, false /* don't resolve GC and R0 syms yet */);
1537 if (RT_SUCCESS(rc))
1538 {
1539 LogFlow(("pgmR3InitPaging: returns successfully\n"));
1540#if HC_ARCH_BITS == 64
1541 LogRel(("Debug: HCPhysInterPD=%RHp HCPhysInterPaePDPT=%RHp HCPhysInterPaePML4=%RHp\n",
1542 pVM->pgm.s.HCPhysInterPD, pVM->pgm.s.HCPhysInterPaePDPT, pVM->pgm.s.HCPhysInterPaePML4));
1543 LogRel(("Debug: apInterPTs={%RHp,%RHp} apInterPaePTs={%RHp,%RHp} apInterPaePDs={%RHp,%RHp,%RHp,%RHp} pInterPaePDPT64=%RHp\n",
1544 MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPTs[1]),
1545 MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePTs[1]),
1546 MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[0]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[1]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[2]), MMPage2Phys(pVM, pVM->pgm.s.apInterPaePDs[3]),
1547 MMPage2Phys(pVM, pVM->pgm.s.pInterPaePDPT64)));
1548#endif
1549
1550 return VINF_SUCCESS;
1551 }
1552
1553 LogFlow(("pgmR3InitPaging: returns %Rrc\n", rc));
1554 return rc;
1555}
1556
1557
1558/**
1559 * Init statistics
1560 */
1561static void pgmR3InitStats(PVM pVM)
1562{
1563 PPGM pPGM = &pVM->pgm.s;
1564 int rc;
1565
1566 /* Common - misc variables */
1567 STAM_REL_REG(pVM, &pPGM->cAllPages, STAMTYPE_U32, "/PGM/Page/cAllPages", STAMUNIT_COUNT, "The total number of pages.");
1568 STAM_REL_REG(pVM, &pPGM->cPrivatePages, STAMTYPE_U32, "/PGM/Page/cPrivatePages", STAMUNIT_COUNT, "The number of private pages.");
1569 STAM_REL_REG(pVM, &pPGM->cSharedPages, STAMTYPE_U32, "/PGM/Page/cSharedPages", STAMUNIT_COUNT, "The number of shared pages.");
1570 STAM_REL_REG(pVM, &pPGM->cZeroPages, STAMTYPE_U32, "/PGM/Page/cZeroPages", STAMUNIT_COUNT, "The number of zero backed pages.");
1571 STAM_REL_REG(pVM, &pPGM->cPureMmioPages, STAMTYPE_U32, "/PGM/Page/cPureMmioPages", STAMUNIT_COUNT, "The number of pure MMIO pages.");
1572 STAM_REL_REG(pVM, &pPGM->cMonitoredPages, STAMTYPE_U32, "/PGM/Page/cMonitoredPages", STAMUNIT_COUNT, "The number of write monitored pages.");
1573 STAM_REL_REG(pVM, &pPGM->cWrittenToPages, STAMTYPE_U32, "/PGM/Page/cWrittenToPages", STAMUNIT_COUNT, "The number of previously write monitored pages that have been written to.");
1574 STAM_REL_REG(pVM, &pPGM->cWriteLockedPages, STAMTYPE_U32, "/PGM/Page/cWriteLockedPages", STAMUNIT_COUNT, "The number of write(/read) locked pages.");
1575 STAM_REL_REG(pVM, &pPGM->cReadLockedPages, STAMTYPE_U32, "/PGM/Page/cReadLockedPages", STAMUNIT_COUNT, "The number of read (only) locked pages.");
1576 STAM_REL_REG(pVM, &pPGM->cHandyPages, STAMTYPE_U32, "/PGM/Page/cHandyPages", STAMUNIT_COUNT, "The number of handy pages (not included in cAllPages).");
1577 STAM_REL_REG(pVM, &pPGM->cRelocations, STAMTYPE_COUNTER, "/PGM/cRelocations", STAMUNIT_OCCURENCES,"Number of hypervisor relocations.");
1578 STAM_REL_REG(pVM, &pPGM->ChunkR3Map.c, STAMTYPE_U32, "/PGM/ChunkR3Map/c", STAMUNIT_COUNT, "Number of mapped chunks.");
1579 STAM_REL_REG(pVM, &pPGM->ChunkR3Map.cMax, STAMTYPE_U32, "/PGM/ChunkR3Map/cMax", STAMUNIT_COUNT, "Maximum number of mapped chunks.");
1580
1581 /* Live save */
1582 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.fActive, STAMTYPE_U8, "/PGM/LiveSave/fActive", STAMUNIT_COUNT, "Active or not.");
1583 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cIgnoredPages, STAMTYPE_U32, "/PGM/LiveSave/cIgnoredPages", STAMUNIT_COUNT, "The number of ignored pages in the RAM ranges (i.e. MMIO, MMIO2 and ROM).");
1584 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cDirtyPagesLong, STAMTYPE_U32, "/PGM/LiveSave/cDirtyPagesLong", STAMUNIT_COUNT, "Longer term dirty page average.");
1585 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cDirtyPagesShort, STAMTYPE_U32, "/PGM/LiveSave/cDirtyPagesShort", STAMUNIT_COUNT, "Short term dirty page average.");
1586 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cPagesPerSecond, STAMTYPE_U32, "/PGM/LiveSave/cPagesPerSecond", STAMUNIT_COUNT, "Pages per second.");
1587 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.cSavedPages, STAMTYPE_U64, "/PGM/LiveSave/cSavedPages", STAMUNIT_COUNT, "The total number of saved pages.");
1588 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cReadPages", STAMUNIT_COUNT, "RAM: Ready pages.");
1589 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cDirtyPages", STAMUNIT_COUNT, "RAM: Dirty pages.");
1590 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cZeroPages", STAMUNIT_COUNT, "RAM: Ready zero pages.");
1591 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Ram.cMonitoredPages, STAMTYPE_U32, "/PGM/LiveSave/Ram/cMonitoredPages", STAMUNIT_COUNT, "RAM: Write monitored pages.");
1592 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cReadPages", STAMUNIT_COUNT, "ROM: Ready pages.");
1593 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cDirtyPages", STAMUNIT_COUNT, "ROM: Dirty pages.");
1594 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cZeroPages", STAMUNIT_COUNT, "ROM: Ready zero pages.");
1595 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Rom.cMonitoredPages, STAMTYPE_U32, "/PGM/LiveSave/Rom/cMonitoredPages", STAMUNIT_COUNT, "ROM: Write monitored pages.");
1596 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cReadyPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cReadPages", STAMUNIT_COUNT, "MMIO2: Ready pages.");
1597 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cDirtyPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cDirtyPages", STAMUNIT_COUNT, "MMIO2: Dirty pages.");
1598 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cZeroPages, STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cZeroPages", STAMUNIT_COUNT, "MMIO2: Ready zero pages.");
1599 STAM_REL_REG_USED(pVM, &pPGM->LiveSave.Mmio2.cMonitoredPages,STAMTYPE_U32, "/PGM/LiveSave/Mmio2/cMonitoredPages",STAMUNIT_COUNT, "MMIO2: Write monitored pages.");
1600
1601#ifdef VBOX_WITH_STATISTICS
1602
1603# define PGM_REG_COUNTER(a, b, c) \
1604 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b); \
1605 AssertRC(rc);
1606
1607# define PGM_REG_COUNTER_BYTES(a, b, c) \
1608 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, c, b); \
1609 AssertRC(rc);
1610
1611# define PGM_REG_PROFILE(a, b, c) \
1612 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b); \
1613 AssertRC(rc);
1614
1615 PGM_REG_COUNTER(&pPGM->StatLargePageUsed, "/PGM/LargePage/Alloc", "The number of large pages we've used.");
1616 PGM_REG_COUNTER(&pPGM->StatLargePageRefused, "/PGM/LargePage/Refused", "The number of times we couldn't use a large page.");
1617
1618 PGM_REG_COUNTER(&pPGM->StatR3DetectedConflicts, "/PGM/R3/DetectedConflicts", "The number of times PGMR3CheckMappingConflicts() detected a conflict.");
1619 PGM_REG_PROFILE(&pPGM->StatR3ResolveConflict, "/PGM/R3/ResolveConflict", "pgmR3SyncPTResolveConflict() profiling (includes the entire relocation).");
1620 PGM_REG_COUNTER(&pPGM->StatR3PhysRead, "/PGM/R3/Phys/Read", "The number of times PGMPhysRead was called.");
1621 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysReadBytes, "/PGM/R3/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1622 PGM_REG_COUNTER(&pPGM->StatR3PhysWrite, "/PGM/R3/Phys/Write", "The number of times PGMPhysWrite was called.");
1623 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysWriteBytes, "/PGM/R3/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1624 PGM_REG_COUNTER(&pPGM->StatR3PhysSimpleRead, "/PGM/R3/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1625 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysSimpleReadBytes, "/PGM/R3/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1626 PGM_REG_COUNTER(&pPGM->StatR3PhysSimpleWrite, "/PGM/R3/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1627 PGM_REG_COUNTER_BYTES(&pPGM->StatR3PhysSimpleWriteBytes, "/PGM/R3/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1628
1629 PGM_REG_COUNTER(&pPGM->StatRZChunkR3MapTlbHits, "/PGM/ChunkR3Map/TlbHitsRZ", "TLB hits.");
1630 PGM_REG_COUNTER(&pPGM->StatRZChunkR3MapTlbMisses, "/PGM/ChunkR3Map/TlbMissesRZ", "TLB misses.");
1631 PGM_REG_COUNTER(&pPGM->StatRZPageMapTlbHits, "/PGM/RZ/Page/MapTlbHits", "TLB hits.");
1632 PGM_REG_COUNTER(&pPGM->StatRZPageMapTlbMisses, "/PGM/RZ/Page/MapTlbMisses", "TLB misses.");
1633 PGM_REG_COUNTER(&pPGM->StatR3ChunkR3MapTlbHits, "/PGM/ChunkR3Map/TlbHitsR3", "TLB hits.");
1634 PGM_REG_COUNTER(&pPGM->StatR3ChunkR3MapTlbMisses, "/PGM/ChunkR3Map/TlbMissesR3", "TLB misses.");
1635 PGM_REG_COUNTER(&pPGM->StatR3PageMapTlbHits, "/PGM/R3/Page/MapTlbHits", "TLB hits.");
1636 PGM_REG_COUNTER(&pPGM->StatR3PageMapTlbMisses, "/PGM/R3/Page/MapTlbMisses", "TLB misses.");
1637 PGM_REG_COUNTER(&pPGM->StatPageMapTlbFlushes, "/PGM/R3/Page/MapTlbFlushes", "TLB flushes (all contexts).");
1638 PGM_REG_COUNTER(&pPGM->StatPageMapTlbFlushEntry, "/PGM/R3/Page/MapTlbFlushEntry", "TLB entry flushes (all contexts).");
1639
1640 PGM_REG_PROFILE(&pPGM->StatRZSyncCR3HandlerVirtualUpdate, "/PGM/RZ/SyncCR3/Handlers/VirtualUpdate", "Profiling of the virtual handler updates.");
1641 PGM_REG_PROFILE(&pPGM->StatRZSyncCR3HandlerVirtualReset, "/PGM/RZ/SyncCR3/Handlers/VirtualReset", "Profiling of the virtual handler resets.");
1642 PGM_REG_PROFILE(&pPGM->StatR3SyncCR3HandlerVirtualUpdate, "/PGM/R3/SyncCR3/Handlers/VirtualUpdate", "Profiling of the virtual handler updates.");
1643 PGM_REG_PROFILE(&pPGM->StatR3SyncCR3HandlerVirtualReset, "/PGM/R3/SyncCR3/Handlers/VirtualReset", "Profiling of the virtual handler resets.");
1644
1645 PGM_REG_COUNTER(&pPGM->StatRZPhysHandlerReset, "/PGM/RZ/PhysHandlerReset", "The number of times PGMHandlerPhysicalReset is called.");
1646 PGM_REG_COUNTER(&pPGM->StatR3PhysHandlerReset, "/PGM/R3/PhysHandlerReset", "The number of times PGMHandlerPhysicalReset is called.");
1647 PGM_REG_PROFILE(&pPGM->StatRZVirtHandlerSearchByPhys, "/PGM/RZ/VirtHandlerSearchByPhys", "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1648 PGM_REG_PROFILE(&pPGM->StatR3VirtHandlerSearchByPhys, "/PGM/R3/VirtHandlerSearchByPhys", "Profiling of pgmHandlerVirtualFindByPhysAddr.");
1649
1650 PGM_REG_COUNTER(&pPGM->StatRZPageReplaceShared, "/PGM/RZ/Page/ReplacedShared", "Times a shared page was replaced.");
1651 PGM_REG_COUNTER(&pPGM->StatRZPageReplaceZero, "/PGM/RZ/Page/ReplacedZero", "Times the zero page was replaced.");
1652/// @todo PGM_REG_COUNTER(&pPGM->StatRZPageHandyAllocs, "/PGM/RZ/Page/HandyAllocs", "Number of times we've allocated more handy pages.");
1653 PGM_REG_COUNTER(&pPGM->StatR3PageReplaceShared, "/PGM/R3/Page/ReplacedShared", "Times a shared page was replaced.");
1654 PGM_REG_COUNTER(&pPGM->StatR3PageReplaceZero, "/PGM/R3/Page/ReplacedZero", "Times the zero page was replaced.");
1655/// @todo PGM_REG_COUNTER(&pPGM->StatR3PageHandyAllocs, "/PGM/R3/Page/HandyAllocs", "Number of times we've allocated more handy pages.");
1656
1657 PGM_REG_COUNTER(&pPGM->StatRZPhysRead, "/PGM/RZ/Phys/Read", "The number of times PGMPhysRead was called.");
1658 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysReadBytes, "/PGM/RZ/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1659 PGM_REG_COUNTER(&pPGM->StatRZPhysWrite, "/PGM/RZ/Phys/Write", "The number of times PGMPhysWrite was called.");
1660 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysWriteBytes, "/PGM/RZ/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1661 PGM_REG_COUNTER(&pPGM->StatRZPhysSimpleRead, "/PGM/RZ/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1662 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysSimpleReadBytes, "/PGM/RZ/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1663 PGM_REG_COUNTER(&pPGM->StatRZPhysSimpleWrite, "/PGM/RZ/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1664 PGM_REG_COUNTER_BYTES(&pPGM->StatRZPhysSimpleWriteBytes, "/PGM/RZ/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1665
1666 /* GC only: */
1667 PGM_REG_COUNTER(&pPGM->StatRCDynMapCacheHits, "/PGM/RC/DynMapCache/Hits" , "Number of dynamic page mapping cache hits.");
1668 PGM_REG_COUNTER(&pPGM->StatRCDynMapCacheMisses, "/PGM/RC/DynMapCache/Misses" , "Number of dynamic page mapping cache misses.");
1669 PGM_REG_COUNTER(&pPGM->StatRCInvlPgConflict, "/PGM/RC/InvlPgConflict", "Number of times PGMInvalidatePage() detected a mapping conflict.");
1670 PGM_REG_COUNTER(&pPGM->StatRCInvlPgSyncMonCR3, "/PGM/RC/InvlPgSyncMonitorCR3", "Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3.");
1671
1672 PGM_REG_COUNTER(&pPGM->StatRCPhysRead, "/PGM/RC/Phys/Read", "The number of times PGMPhysRead was called.");
1673 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysReadBytes, "/PGM/RC/Phys/Read/Bytes", "The number of bytes read by PGMPhysRead.");
1674 PGM_REG_COUNTER(&pPGM->StatRCPhysWrite, "/PGM/RC/Phys/Write", "The number of times PGMPhysWrite was called.");
1675 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysWriteBytes, "/PGM/RC/Phys/Write/Bytes", "The number of bytes written by PGMPhysWrite.");
1676 PGM_REG_COUNTER(&pPGM->StatRCPhysSimpleRead, "/PGM/RC/Phys/Simple/Read", "The number of times PGMPhysSimpleReadGCPtr was called.");
1677 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysSimpleReadBytes, "/PGM/RC/Phys/Simple/Read/Bytes", "The number of bytes read by PGMPhysSimpleReadGCPtr.");
1678 PGM_REG_COUNTER(&pPGM->StatRCPhysSimpleWrite, "/PGM/RC/Phys/Simple/Write", "The number of times PGMPhysSimpleWriteGCPtr was called.");
1679 PGM_REG_COUNTER_BYTES(&pPGM->StatRCPhysSimpleWriteBytes, "/PGM/RC/Phys/Simple/Write/Bytes", "The number of bytes written by PGMPhysSimpleWriteGCPtr.");
1680
1681# ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1682 PGM_REG_COUNTER(&pPGM->StatTrackVirgin, "/PGM/Track/Virgin", "The number of first time shadowings");
1683 PGM_REG_COUNTER(&pPGM->StatTrackAliased, "/PGM/Track/Aliased", "The number of times switching to cRef2, i.e. the page is being shadowed by two PTs.");
1684 PGM_REG_COUNTER(&pPGM->StatTrackAliasedMany, "/PGM/Track/AliasedMany", "The number of times we're tracking using cRef2.");
1685 PGM_REG_COUNTER(&pPGM->StatTrackAliasedLots, "/PGM/Track/AliasedLots", "The number of times we're hitting pages which has overflowed cRef2");
1686 PGM_REG_COUNTER(&pPGM->StatTrackOverflows, "/PGM/Track/Overflows", "The number of times the extent list grows too long.");
1687 PGM_REG_PROFILE(&pPGM->StatTrackDeref, "/PGM/Track/Deref", "Profiling of SyncPageWorkerTrackDeref (expensive).");
1688# endif
1689
1690# undef PGM_REG_COUNTER
1691# undef PGM_REG_PROFILE
1692#endif
1693
1694 /*
1695 * Note! The layout below matches the member layout exactly!
1696 */
1697
1698 /*
1699 * Common - stats
1700 */
1701 for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1702 {
1703 PPGMCPU pPgmCpu = &pVM->aCpus[idCpu].pgm.s;
1704
1705#define PGM_REG_COUNTER(a, b, c) \
1706 rc = STAMR3RegisterF(pVM, a, STAMTYPE_COUNTER, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, c, b, idCpu); \
1707 AssertRC(rc);
1708#define PGM_REG_PROFILE(a, b, c) \
1709 rc = STAMR3RegisterF(pVM, a, STAMTYPE_PROFILE, STAMVISIBILITY_ALWAYS, STAMUNIT_TICKS_PER_CALL, c, b, idCpu); \
1710 AssertRC(rc);
1711
1712 PGM_REG_COUNTER(&pPgmCpu->cGuestModeChanges, "/PGM/CPU%u/cGuestModeChanges", "Number of guest mode changes.");
1713
1714#ifdef VBOX_WITH_STATISTICS
1715
1716# if 0 /* rarely useful; leave for debugging. */
1717 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatSyncPtPD); j++)
1718 STAMR3RegisterF(pVM, &pPgmCpu->StatSyncPtPD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1719 "The number of SyncPT per PD n.", "/PGM/CPU%u/PDSyncPT/%04X", i, j);
1720 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatSyncPagePD); j++)
1721 STAMR3RegisterF(pVM, &pPgmCpu->StatSyncPagePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1722 "The number of SyncPage per PD n.", "/PGM/CPU%u/PDSyncPage/%04X", i, j);
1723# endif
1724 /* R0 only: */
1725 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapMigrateInvlPg, "/PGM/CPU%u/R0/DynMapMigrateInvlPg", "invlpg count in PGMDynMapMigrateAutoSet.");
1726 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapGCPageInl, "/PGM/CPU%u/R0/DynMapPageGCPageInl", "Calls to pgmR0DynMapGCPageInlined.");
1727 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlHits, "/PGM/CPU%u/R0/DynMapPageGCPageInl/Hits", "Hash table lookup hits.");
1728 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlMisses, "/PGM/CPU%u/R0/DynMapPageGCPageInl/Misses", "Misses that falls back to code common with PGMDynMapHCPage.");
1729 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlRamHits, "/PGM/CPU%u/R0/DynMapPageGCPageInl/RamHits", "1st ram range hits.");
1730 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapGCPageInlRamMisses, "/PGM/CPU%u/R0/DynMapPageGCPageInl/RamMisses", "1st ram range misses, takes slow path.");
1731 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapHCPageInl, "/PGM/CPU%u/R0/DynMapPageHCPageInl", "Calls to pgmR0DynMapHCPageInlined.");
1732 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapHCPageInlHits, "/PGM/CPU%u/R0/DynMapPageHCPageInl/Hits", "Hash table lookup hits.");
1733 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapHCPageInlMisses, "/PGM/CPU%u/R0/DynMapPageHCPageInl/Misses", "Misses that falls back to code common with PGMDynMapHCPage.");
1734 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPage, "/PGM/CPU%u/R0/DynMapPage", "Calls to pgmR0DynMapPage");
1735 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetOptimize, "/PGM/CPU%u/R0/DynMapPage/SetOptimize", "Calls to pgmDynMapOptimizeAutoSet.");
1736 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchFlushes, "/PGM/CPU%u/R0/DynMapPage/SetSearchFlushes","Set search restorting to subset flushes.");
1737 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchHits, "/PGM/CPU%u/R0/DynMapPage/SetSearchHits", "Set search hits.");
1738 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSetSearchMisses, "/PGM/CPU%u/R0/DynMapPage/SetSearchMisses", "Set search misses.");
1739 PGM_REG_PROFILE(&pPgmCpu->StatR0DynMapHCPage, "/PGM/CPU%u/R0/DynMapPage/HCPage", "Calls to PGMDynMapHCPage (ring-0).");
1740 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits0, "/PGM/CPU%u/R0/DynMapPage/Hits0", "Hits at iPage+0");
1741 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits1, "/PGM/CPU%u/R0/DynMapPage/Hits1", "Hits at iPage+1");
1742 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageHits2, "/PGM/CPU%u/R0/DynMapPage/Hits2", "Hits at iPage+2");
1743 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageInvlPg, "/PGM/CPU%u/R0/DynMapPage/InvlPg", "invlpg count in pgmR0DynMapPageSlow.");
1744 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlow, "/PGM/CPU%u/R0/DynMapPage/Slow", "Calls to pgmR0DynMapPageSlow - subtract this from pgmR0DynMapPage to get 1st level hits.");
1745 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLoopHits, "/PGM/CPU%u/R0/DynMapPage/SlowLoopHits" , "Hits in the loop path.");
1746 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLoopMisses, "/PGM/CPU%u/R0/DynMapPage/SlowLoopMisses", "Misses in the loop path. NonLoopMisses = Slow - SlowLoopHit - SlowLoopMisses");
1747 //PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPageSlowLostHits, "/PGM/CPU%u/R0/DynMapPage/SlowLostHits", "Lost hits.");
1748 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapSubsets, "/PGM/CPU%u/R0/Subsets", "Times PGMDynMapPushAutoSubset was called.");
1749 PGM_REG_COUNTER(&pPgmCpu->StatR0DynMapPopFlushes, "/PGM/CPU%u/R0/SubsetPopFlushes", "Times PGMDynMapPopAutoSubset flushes the subset.");
1750 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[0], "/PGM/CPU%u/R0/SetSize000..09", "00-09% filled");
1751 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[1], "/PGM/CPU%u/R0/SetSize010..19", "10-19% filled");
1752 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[2], "/PGM/CPU%u/R0/SetSize020..29", "20-29% filled");
1753 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[3], "/PGM/CPU%u/R0/SetSize030..39", "30-39% filled");
1754 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[4], "/PGM/CPU%u/R0/SetSize040..49", "40-49% filled");
1755 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[5], "/PGM/CPU%u/R0/SetSize050..59", "50-59% filled");
1756 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[6], "/PGM/CPU%u/R0/SetSize060..69", "60-69% filled");
1757 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[7], "/PGM/CPU%u/R0/SetSize070..79", "70-79% filled");
1758 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[8], "/PGM/CPU%u/R0/SetSize080..89", "80-89% filled");
1759 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[9], "/PGM/CPU%u/R0/SetSize090..99", "90-99% filled");
1760 PGM_REG_COUNTER(&pPgmCpu->aStatR0DynMapSetSize[10], "/PGM/CPU%u/R0/SetSize100", "100% filled");
1761
1762 /* RZ only: */
1763 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0e, "/PGM/CPU%u/RZ/Trap0e", "Profiling of the PGMTrap0eHandler() body.");
1764 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeCheckPageFault, "/PGM/CPU%u/RZ/Trap0e/Time/CheckPageFault", "Profiling of checking for dirty/access emulation faults.");
1765 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeSyncPT, "/PGM/CPU%u/RZ/Trap0e/Time/SyncPT", "Profiling of lazy page table syncing.");
1766 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeMapping, "/PGM/CPU%u/RZ/Trap0e/Time/Mapping", "Profiling of checking virtual mappings.");
1767 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeOutOfSync, "/PGM/CPU%u/RZ/Trap0e/Time/OutOfSync", "Profiling of out of sync page handling.");
1768 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTimeHandlers, "/PGM/CPU%u/RZ/Trap0e/Time/Handlers", "Profiling of checking handlers.");
1769 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2CSAM, "/PGM/CPU%u/RZ/Trap0e/Time2/CSAM", "Profiling of the Trap0eHandler body when the cause is CSAM.");
1770 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2DirtyAndAccessed, "/PGM/CPU%u/RZ/Trap0e/Time2/DirtyAndAccessedBits", "Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation.");
1771 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2GuestTrap, "/PGM/CPU%u/RZ/Trap0e/Time2/GuestTrap", "Profiling of the Trap0eHandler body when the cause is a guest trap.");
1772 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndPhys, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerPhysical", "Profiling of the Trap0eHandler body when the cause is a physical handler.");
1773 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndVirt, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerVirtual", "Profiling of the Trap0eHandler body when the cause is a virtual handler.");
1774 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2HndUnhandled, "/PGM/CPU%u/RZ/Trap0e/Time2/HandlerUnhandled", "Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page.");
1775 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2Misc, "/PGM/CPU%u/RZ/Trap0e/Time2/Misc", "Profiling of the Trap0eHandler body when the cause is not known.");
1776 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSync, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSync", "Profiling of the Trap0eHandler body when the cause is an out-of-sync page.");
1777 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndPhys, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncHndPhys", "Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page.");
1778 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndVirt, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncHndVirt", "Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page.");
1779 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2OutOfSyncHndObs, "/PGM/CPU%u/RZ/Trap0e/Time2/OutOfSyncObsHnd", "Profiling of the Trap0eHandler body when the cause is an obsolete handler page.");
1780 PGM_REG_PROFILE(&pPgmCpu->StatRZTrap0eTime2SyncPT, "/PGM/CPU%u/RZ/Trap0e/Time2/SyncPT", "Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT.");
1781 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eConflicts, "/PGM/CPU%u/RZ/Trap0e/Conflicts", "The number of times #PF was caused by an undetected conflict.");
1782 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersMapping, "/PGM/CPU%u/RZ/Trap0e/Handlers/Mapping", "Number of traps due to access handlers in mappings.");
1783 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersOutOfSync, "/PGM/CPU%u/RZ/Trap0e/Handlers/OutOfSync", "Number of traps due to out-of-sync handled pages.");
1784 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersPhysical, "/PGM/CPU%u/RZ/Trap0e/Handlers/Physical", "Number of traps due to physical access handlers.");
1785 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtual, "/PGM/CPU%u/RZ/Trap0e/Handlers/Virtual", "Number of traps due to virtual access handlers.");
1786 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtualByPhys, "/PGM/CPU%u/RZ/Trap0e/Handlers/VirtualByPhys", "Number of traps due to virtual access handlers by physical address.");
1787 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersVirtualUnmarked,"/PGM/CPU%u/RZ/Trap0e/Handlers/VirtualUnmarked","Number of traps due to virtual access handlers by virtual address (without proper physical flags).");
1788 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersUnhandled, "/PGM/CPU%u/RZ/Trap0e/Handlers/Unhandled", "Number of traps due to access outside range of monitored page(s).");
1789 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eHandlersInvalid, "/PGM/CPU%u/RZ/Trap0e/Handlers/Invalid", "Number of traps due to access to invalid physical memory.");
1790 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNotPresentRead, "/PGM/CPU%u/RZ/Trap0e/Err/User/NPRead", "Number of user mode not present read page faults.");
1791 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNotPresentWrite, "/PGM/CPU%u/RZ/Trap0e/Err/User/NPWrite", "Number of user mode not present write page faults.");
1792 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSWrite, "/PGM/CPU%u/RZ/Trap0e/Err/User/Write", "Number of user mode write page faults.");
1793 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSReserved, "/PGM/CPU%u/RZ/Trap0e/Err/User/Reserved", "Number of user mode reserved bit page faults.");
1794 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSNXE, "/PGM/CPU%u/RZ/Trap0e/Err/User/NXE", "Number of user mode NXE page faults.");
1795 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eUSRead, "/PGM/CPU%u/RZ/Trap0e/Err/User/Read", "Number of user mode read page faults.");
1796 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVNotPresentRead, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NPRead", "Number of supervisor mode not present read page faults.");
1797 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVNotPresentWrite, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NPWrite", "Number of supervisor mode not present write page faults.");
1798 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVWrite, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/Write", "Number of supervisor mode write page faults.");
1799 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSVReserved, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/Reserved", "Number of supervisor mode reserved bit page faults.");
1800 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eSNXE, "/PGM/CPU%u/RZ/Trap0e/Err/Supervisor/NXE", "Number of supervisor mode NXE page faults.");
1801 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPF, "/PGM/CPU%u/RZ/Trap0e/GuestPF", "Number of real guest page faults.");
1802 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPFUnh, "/PGM/CPU%u/RZ/Trap0e/GuestPF/Unhandled", "Number of real guest page faults from the 'unhandled' case.");
1803 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eGuestPFMapping, "/PGM/CPU%u/RZ/Trap0e/GuestPF/InMapping", "Number of real guest page faults in a mapping.");
1804 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eWPEmulInRZ, "/PGM/CPU%u/RZ/Trap0e/WP/InRZ", "Number of guest page faults due to X86_CR0_WP emulation.");
1805 PGM_REG_COUNTER(&pPgmCpu->StatRZTrap0eWPEmulToR3, "/PGM/CPU%u/RZ/Trap0e/WP/ToR3", "Number of guest page faults due to X86_CR0_WP emulation (forward to R3 for emulation).");
1806#if 0 /* rarely useful; leave for debugging. */
1807 for (unsigned j = 0; j < RT_ELEMENTS(pPgmCpu->StatRZTrap0ePD); j++)
1808 STAMR3RegisterF(pVM, &pPgmCpu->StatRZTrap0ePD[i], STAMTYPE_COUNTER, STAMVISIBILITY_USED, STAMUNIT_OCCURENCES,
1809 "The number of traps in page directory n.", "/PGM/CPU%u/RZ/Trap0e/PD/%04X", i, j);
1810#endif
1811 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteHandled, "/PGM/CPU%u/RZ/CR3WriteHandled", "The number of times the Guest CR3 change was successfully handled.");
1812 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteUnhandled, "/PGM/CPU%u/RZ/CR3WriteUnhandled", "The number of times the Guest CR3 change was passed back to the recompiler.");
1813 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestCR3WriteConflict, "/PGM/CPU%u/RZ/CR3WriteConflict", "The number of times the Guest CR3 monitoring detected a conflict.");
1814 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestROMWriteHandled, "/PGM/CPU%u/RZ/ROMWriteHandled", "The number of times the Guest ROM change was successfully handled.");
1815 PGM_REG_COUNTER(&pPgmCpu->StatRZGuestROMWriteUnhandled, "/PGM/CPU%u/RZ/ROMWriteUnhandled", "The number of times the Guest ROM change was passed back to the recompiler.");
1816
1817 /* HC only: */
1818
1819 /* RZ & R3: */
1820 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncCR3, "/PGM/CPU%u/RZ/SyncCR3", "Profiling of the PGMSyncCR3() body.");
1821 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncCR3Handlers, "/PGM/CPU%u/RZ/SyncCR3/Handlers", "Profiling of the PGMSyncCR3() update handler section.");
1822 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3Global, "/PGM/CPU%u/RZ/SyncCR3/Global", "The number of global CR3 syncs.");
1823 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3NotGlobal, "/PGM/CPU%u/RZ/SyncCR3/NotGlobal", "The number of non-global CR3 syncs.");
1824 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstCacheHit, "/PGM/CPU%u/RZ/SyncCR3/DstChacheHit", "The number of times we got some kind of a cache hit.");
1825 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstFreed, "/PGM/CPU%u/RZ/SyncCR3/DstFreed", "The number of times we've had to free a shadow entry.");
1826 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstFreedSrcNP, "/PGM/CPU%u/RZ/SyncCR3/DstFreedSrcNP", "The number of times we've had to free a shadow entry for which the source entry was not present.");
1827 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstNotPresent, "/PGM/CPU%u/RZ/SyncCR3/DstNotPresent", "The number of times we've encountered a not present shadow entry for a present guest entry.");
1828 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstSkippedGlobalPD, "/PGM/CPU%u/RZ/SyncCR3/DstSkippedGlobalPD", "The number of times a global page directory wasn't flushed.");
1829 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncCR3DstSkippedGlobalPT, "/PGM/CPU%u/RZ/SyncCR3/DstSkippedGlobalPT", "The number of times a page table with only global entries wasn't flushed.");
1830 PGM_REG_PROFILE(&pPgmCpu->StatRZSyncPT, "/PGM/CPU%u/RZ/SyncPT", "Profiling of the pfnSyncPT() body.");
1831 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPTFailed, "/PGM/CPU%u/RZ/SyncPT/Failed", "The number of times pfnSyncPT() failed.");
1832 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPT4K, "/PGM/CPU%u/RZ/SyncPT/4K", "Nr of 4K PT syncs");
1833 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPT4M, "/PGM/CPU%u/RZ/SyncPT/4M", "Nr of 4M PT syncs");
1834 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPagePDNAs, "/PGM/CPU%u/RZ/SyncPagePDNAs", "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1835 PGM_REG_COUNTER(&pPgmCpu->StatRZSyncPagePDOutOfSync, "/PGM/CPU%u/RZ/SyncPagePDOutOfSync", "The number of time we've encountered an out-of-sync PD in SyncPage.");
1836 PGM_REG_COUNTER(&pPgmCpu->StatRZAccessedPage, "/PGM/CPU%u/RZ/AccessedPage", "The number of pages marked not present for accessed bit emulation.");
1837 PGM_REG_PROFILE(&pPgmCpu->StatRZDirtyBitTracking, "/PGM/CPU%u/RZ/DirtyPage", "Profiling the dirty bit tracking in CheckPageFault().");
1838 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPage, "/PGM/CPU%u/RZ/DirtyPage/Mark", "The number of pages marked read-only for dirty bit tracking.");
1839 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageBig, "/PGM/CPU%u/RZ/DirtyPage/MarkBig", "The number of 4MB pages marked read-only for dirty bit tracking.");
1840 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageSkipped, "/PGM/CPU%u/RZ/DirtyPage/Skipped", "The number of pages already dirty or readonly.");
1841 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageTrap, "/PGM/CPU%u/RZ/DirtyPage/Trap", "The number of traps generated for dirty bit tracking.");
1842 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyPageStale, "/PGM/CPU%u/RZ/DirtyPage/Stale", "The number of traps generated for dirty bit tracking (stale tlb entries).");
1843 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtiedPage, "/PGM/CPU%u/RZ/DirtyPage/SetDirty", "The number of pages marked dirty because of write accesses.");
1844 PGM_REG_COUNTER(&pPgmCpu->StatRZDirtyTrackRealPF, "/PGM/CPU%u/RZ/DirtyPage/RealPF", "The number of real pages faults during dirty bit tracking.");
1845 PGM_REG_COUNTER(&pPgmCpu->StatRZPageAlreadyDirty, "/PGM/CPU%u/RZ/DirtyPage/AlreadySet", "The number of pages already marked dirty because of write accesses.");
1846 PGM_REG_PROFILE(&pPgmCpu->StatRZInvalidatePage, "/PGM/CPU%u/RZ/InvalidatePage", "PGMInvalidatePage() profiling.");
1847 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4KBPages, "/PGM/CPU%u/RZ/InvalidatePage/4KBPages", "The number of times PGMInvalidatePage() was called for a 4KB page.");
1848 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4MBPages, "/PGM/CPU%u/RZ/InvalidatePage/4MBPages", "The number of times PGMInvalidatePage() was called for a 4MB page.");
1849 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePage4MBPagesSkip, "/PGM/CPU%u/RZ/InvalidatePage/4MBPagesSkip","The number of times PGMInvalidatePage() skipped a 4MB page.");
1850 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDMappings, "/PGM/CPU%u/RZ/InvalidatePage/PDMappings", "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1851 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDNAs, "/PGM/CPU%u/RZ/InvalidatePage/PDNAs", "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1852 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDNPs, "/PGM/CPU%u/RZ/InvalidatePage/PDNPs", "The number of times PGMInvalidatePage() was called for a not present page directory.");
1853 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePagePDOutOfSync, "/PGM/CPU%u/RZ/InvalidatePage/PDOutOfSync", "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1854 PGM_REG_COUNTER(&pPgmCpu->StatRZInvalidatePageSkipped, "/PGM/CPU%u/RZ/InvalidatePage/Skipped", "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1855 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncSupervisor, "/PGM/CPU%u/RZ/OutOfSync/SuperVisor", "Number of traps due to pages out of sync (P) and times VerifyAccessSyncPage calls SyncPage.");
1856 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncUser, "/PGM/CPU%u/RZ/OutOfSync/User", "Number of traps due to pages out of sync (P) and times VerifyAccessSyncPage calls SyncPage.");
1857 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncSupervisorWrite,"/PGM/CPU%u/RZ/OutOfSync/SuperVisorWrite", "Number of traps due to pages out of sync (RW) and times VerifyAccessSyncPage calls SyncPage.");
1858 PGM_REG_COUNTER(&pPgmCpu->StatRZPageOutOfSyncUserWrite, "/PGM/CPU%u/RZ/OutOfSync/UserWrite", "Number of traps due to pages out of sync (RW) and times VerifyAccessSyncPage calls SyncPage.");
1859 PGM_REG_PROFILE(&pPgmCpu->StatRZPrefetch, "/PGM/CPU%u/RZ/Prefetch", "PGMPrefetchPage profiling.");
1860 PGM_REG_PROFILE(&pPgmCpu->StatRZFlushTLB, "/PGM/CPU%u/RZ/FlushTLB", "Profiling of the PGMFlushTLB() body.");
1861 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBNewCR3, "/PGM/CPU%u/RZ/FlushTLB/NewCR3", "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1862 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBNewCR3Global, "/PGM/CPU%u/RZ/FlushTLB/NewCR3Global", "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1863 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBSameCR3, "/PGM/CPU%u/RZ/FlushTLB/SameCR3", "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1864 PGM_REG_COUNTER(&pPgmCpu->StatRZFlushTLBSameCR3Global, "/PGM/CPU%u/RZ/FlushTLB/SameCR3Global", "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1865 PGM_REG_PROFILE(&pPgmCpu->StatRZGstModifyPage, "/PGM/CPU%u/RZ/GstModifyPage", "Profiling of the PGMGstModifyPage() body.");
1866
1867 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncCR3, "/PGM/CPU%u/R3/SyncCR3", "Profiling of the PGMSyncCR3() body.");
1868 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncCR3Handlers, "/PGM/CPU%u/R3/SyncCR3/Handlers", "Profiling of the PGMSyncCR3() update handler section.");
1869 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3Global, "/PGM/CPU%u/R3/SyncCR3/Global", "The number of global CR3 syncs.");
1870 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3NotGlobal, "/PGM/CPU%u/R3/SyncCR3/NotGlobal", "The number of non-global CR3 syncs.");
1871 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstCacheHit, "/PGM/CPU%u/R3/SyncCR3/DstChacheHit", "The number of times we got some kind of a cache hit.");
1872 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstFreed, "/PGM/CPU%u/R3/SyncCR3/DstFreed", "The number of times we've had to free a shadow entry.");
1873 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstFreedSrcNP, "/PGM/CPU%u/R3/SyncCR3/DstFreedSrcNP", "The number of times we've had to free a shadow entry for which the source entry was not present.");
1874 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstNotPresent, "/PGM/CPU%u/R3/SyncCR3/DstNotPresent", "The number of times we've encountered a not present shadow entry for a present guest entry.");
1875 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstSkippedGlobalPD, "/PGM/CPU%u/R3/SyncCR3/DstSkippedGlobalPD", "The number of times a global page directory wasn't flushed.");
1876 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncCR3DstSkippedGlobalPT, "/PGM/CPU%u/R3/SyncCR3/DstSkippedGlobalPT", "The number of times a page table with only global entries wasn't flushed.");
1877 PGM_REG_PROFILE(&pPgmCpu->StatR3SyncPT, "/PGM/CPU%u/R3/SyncPT", "Profiling of the pfnSyncPT() body.");
1878 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPTFailed, "/PGM/CPU%u/R3/SyncPT/Failed", "The number of times pfnSyncPT() failed.");
1879 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPT4K, "/PGM/CPU%u/R3/SyncPT/4K", "Nr of 4K PT syncs");
1880 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPT4M, "/PGM/CPU%u/R3/SyncPT/4M", "Nr of 4M PT syncs");
1881 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPagePDNAs, "/PGM/CPU%u/R3/SyncPagePDNAs", "The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit.");
1882 PGM_REG_COUNTER(&pPgmCpu->StatR3SyncPagePDOutOfSync, "/PGM/CPU%u/R3/SyncPagePDOutOfSync", "The number of time we've encountered an out-of-sync PD in SyncPage.");
1883 PGM_REG_COUNTER(&pPgmCpu->StatR3AccessedPage, "/PGM/CPU%u/R3/AccessedPage", "The number of pages marked not present for accessed bit emulation.");
1884 PGM_REG_PROFILE(&pPgmCpu->StatR3DirtyBitTracking, "/PGM/CPU%u/R3/DirtyPage", "Profiling the dirty bit tracking in CheckPageFault().");
1885 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPage, "/PGM/CPU%u/R3/DirtyPage/Mark", "The number of pages marked read-only for dirty bit tracking.");
1886 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageBig, "/PGM/CPU%u/R3/DirtyPage/MarkBig", "The number of 4MB pages marked read-only for dirty bit tracking.");
1887 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageSkipped, "/PGM/CPU%u/R3/DirtyPage/Skipped", "The number of pages already dirty or readonly.");
1888 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyPageTrap, "/PGM/CPU%u/R3/DirtyPage/Trap", "The number of traps generated for dirty bit tracking.");
1889 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtiedPage, "/PGM/CPU%u/R3/DirtyPage/SetDirty", "The number of pages marked dirty because of write accesses.");
1890 PGM_REG_COUNTER(&pPgmCpu->StatR3DirtyTrackRealPF, "/PGM/CPU%u/R3/DirtyPage/RealPF", "The number of real pages faults during dirty bit tracking.");
1891 PGM_REG_COUNTER(&pPgmCpu->StatR3PageAlreadyDirty, "/PGM/CPU%u/R3/DirtyPage/AlreadySet", "The number of pages already marked dirty because of write accesses.");
1892 PGM_REG_PROFILE(&pPgmCpu->StatR3InvalidatePage, "/PGM/CPU%u/R3/InvalidatePage", "PGMInvalidatePage() profiling.");
1893 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4KBPages, "/PGM/CPU%u/R3/InvalidatePage/4KBPages", "The number of times PGMInvalidatePage() was called for a 4KB page.");
1894 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4MBPages, "/PGM/CPU%u/R3/InvalidatePage/4MBPages", "The number of times PGMInvalidatePage() was called for a 4MB page.");
1895 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePage4MBPagesSkip, "/PGM/CPU%u/R3/InvalidatePage/4MBPagesSkip","The number of times PGMInvalidatePage() skipped a 4MB page.");
1896 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDMappings, "/PGM/CPU%u/R3/InvalidatePage/PDMappings", "The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict).");
1897 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDNAs, "/PGM/CPU%u/R3/InvalidatePage/PDNAs", "The number of times PGMInvalidatePage() was called for a not accessed page directory.");
1898 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDNPs, "/PGM/CPU%u/R3/InvalidatePage/PDNPs", "The number of times PGMInvalidatePage() was called for a not present page directory.");
1899 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePagePDOutOfSync, "/PGM/CPU%u/R3/InvalidatePage/PDOutOfSync", "The number of times PGMInvalidatePage() was called for an out of sync page directory.");
1900 PGM_REG_COUNTER(&pPgmCpu->StatR3InvalidatePageSkipped, "/PGM/CPU%u/R3/InvalidatePage/Skipped", "The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3.");
1901 PGM_REG_COUNTER(&pPgmCpu->StatR3PageOutOfSyncSupervisor, "/PGM/CPU%u/R3/OutOfSync/SuperVisor", "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1902 PGM_REG_COUNTER(&pPgmCpu->StatR3PageOutOfSyncUser, "/PGM/CPU%u/R3/OutOfSync/User", "Number of traps due to pages out of sync and times VerifyAccessSyncPage calls SyncPage.");
1903 PGM_REG_PROFILE(&pPgmCpu->StatR3Prefetch, "/PGM/CPU%u/R3/Prefetch", "PGMPrefetchPage profiling.");
1904 PGM_REG_PROFILE(&pPgmCpu->StatR3FlushTLB, "/PGM/CPU%u/R3/FlushTLB", "Profiling of the PGMFlushTLB() body.");
1905 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBNewCR3, "/PGM/CPU%u/R3/FlushTLB/NewCR3", "The number of times PGMFlushTLB was called with a new CR3, non-global. (switch)");
1906 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBNewCR3Global, "/PGM/CPU%u/R3/FlushTLB/NewCR3Global", "The number of times PGMFlushTLB was called with a new CR3, global. (switch)");
1907 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBSameCR3, "/PGM/CPU%u/R3/FlushTLB/SameCR3", "The number of times PGMFlushTLB was called with the same CR3, non-global. (flush)");
1908 PGM_REG_COUNTER(&pPgmCpu->StatR3FlushTLBSameCR3Global, "/PGM/CPU%u/R3/FlushTLB/SameCR3Global", "The number of times PGMFlushTLB was called with the same CR3, global. (flush)");
1909 PGM_REG_PROFILE(&pPgmCpu->StatR3GstModifyPage, "/PGM/CPU%u/R3/GstModifyPage", "Profiling of the PGMGstModifyPage() body.");
1910#endif /* VBOX_WITH_STATISTICS */
1911
1912#undef PGM_REG_PROFILE
1913#undef PGM_REG_COUNTER
1914
1915 }
1916}
1917
1918
1919/**
1920 * Init the PGM bits that rely on VMMR0 and MM to be fully initialized.
1921 *
1922 * The dynamic mapping area will also be allocated and initialized at this
1923 * time. We could allocate it during PGMR3Init of course, but the mapping
1924 * wouldn't be allocated at that time preventing us from setting up the
1925 * page table entries with the dummy page.
1926 *
1927 * @returns VBox status code.
1928 * @param pVM VM handle.
1929 */
1930VMMR3DECL(int) PGMR3InitDynMap(PVM pVM)
1931{
1932 RTGCPTR GCPtr;
1933 int rc;
1934
1935 /*
1936 * Reserve space for the dynamic mappings.
1937 */
1938 rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping", &GCPtr);
1939 if (RT_SUCCESS(rc))
1940 pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1941
1942 if ( RT_SUCCESS(rc)
1943 && (pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) != ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT))
1944 {
1945 rc = MMR3HyperReserve(pVM, MM_HYPER_DYNAMIC_SIZE, "Dynamic mapping not crossing", &GCPtr);
1946 if (RT_SUCCESS(rc))
1947 pVM->pgm.s.pbDynPageMapBaseGC = GCPtr;
1948 }
1949 if (RT_SUCCESS(rc))
1950 {
1951 AssertRelease((pVM->pgm.s.pbDynPageMapBaseGC >> X86_PD_PAE_SHIFT) == ((pVM->pgm.s.pbDynPageMapBaseGC + MM_HYPER_DYNAMIC_SIZE - 1) >> X86_PD_PAE_SHIFT));
1952 MMR3HyperReserve(pVM, PAGE_SIZE, "fence", NULL);
1953 }
1954 return rc;
1955}
1956
1957
1958/**
1959 * Ring-3 init finalizing.
1960 *
1961 * @returns VBox status code.
1962 * @param pVM The VM handle.
1963 */
1964VMMR3DECL(int) PGMR3InitFinalize(PVM pVM)
1965{
1966 int rc;
1967
1968 /*
1969 * Reserve space for the dynamic mappings.
1970 * Initialize the dynamic mapping pages with dummy pages to simply the cache.
1971 */
1972 /* get the pointer to the page table entries. */
1973 PPGMMAPPING pMapping = pgmGetMapping(pVM, pVM->pgm.s.pbDynPageMapBaseGC);
1974 AssertRelease(pMapping);
1975 const uintptr_t off = pVM->pgm.s.pbDynPageMapBaseGC - pMapping->GCPtr;
1976 const unsigned iPT = off >> X86_PD_SHIFT;
1977 const unsigned iPG = (off >> X86_PT_SHIFT) & X86_PT_MASK;
1978 pVM->pgm.s.paDynPageMap32BitPTEsGC = pMapping->aPTs[iPT].pPTRC + iPG * sizeof(pMapping->aPTs[0].pPTR3->a[0]);
1979 pVM->pgm.s.paDynPageMapPaePTEsGC = pMapping->aPTs[iPT].paPaePTsRC + iPG * sizeof(pMapping->aPTs[0].paPaePTsR3->a[0]);
1980
1981 /* init cache */
1982 RTHCPHYS HCPhysDummy = MMR3PageDummyHCPhys(pVM);
1983 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.aHCPhysDynPageMapCache); i++)
1984 pVM->pgm.s.aHCPhysDynPageMapCache[i] = HCPhysDummy;
1985
1986 for (unsigned i = 0; i < MM_HYPER_DYNAMIC_SIZE; i += PAGE_SIZE)
1987 {
1988 rc = PGMMap(pVM, pVM->pgm.s.pbDynPageMapBaseGC + i, HCPhysDummy, PAGE_SIZE, 0);
1989 AssertRCReturn(rc, rc);
1990 }
1991
1992 /*
1993 * Note that AMD uses all the 8 reserved bits for the address (so 40 bits in total);
1994 * Intel only goes up to 36 bits, so we stick to 36 as well.
1995 */
1996 /** @todo How to test for the 40 bits support? Long mode seems to be the test criterium. */
1997 uint32_t u32Dummy, u32Features;
1998 CPUMGetGuestCpuId(VMMGetCpu(pVM), 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
1999
2000 if (u32Features & X86_CPUID_FEATURE_EDX_PSE36)
2001 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(36) - 1;
2002 else
2003 pVM->pgm.s.GCPhys4MBPSEMask = RT_BIT_64(32) - 1;
2004
2005 /*
2006 * Allocate memory if we're supposed to do that.
2007 */
2008 if (pVM->pgm.s.fRamPreAlloc)
2009 rc = pgmR3PhysRamPreAllocate(pVM);
2010
2011 LogRel(("PGMR3InitFinalize: 4 MB PSE mask %RGp\n", pVM->pgm.s.GCPhys4MBPSEMask));
2012 return rc;
2013}
2014
2015
2016/**
2017 * Applies relocations to data and code managed by this component.
2018 *
2019 * This function will be called at init and whenever the VMM need to relocate it
2020 * self inside the GC.
2021 *
2022 * @param pVM The VM.
2023 * @param offDelta Relocation delta relative to old location.
2024 */
2025VMMR3DECL(void) PGMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
2026{
2027 LogFlow(("PGMR3Relocate %RGv to %RGv\n", pVM->pgm.s.GCPtrCR3Mapping, pVM->pgm.s.GCPtrCR3Mapping + offDelta));
2028
2029 /*
2030 * Paging stuff.
2031 */
2032 pVM->pgm.s.GCPtrCR3Mapping += offDelta;
2033
2034 pgmR3ModeDataInit(pVM, true /* resolve GC/R0 symbols */);
2035
2036 /* Shadow, guest and both mode switch & relocation for each VCPU. */
2037 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2038 {
2039 PVMCPU pVCpu = &pVM->aCpus[i];
2040
2041 pgmR3ModeDataSwitch(pVM, pVCpu, pVCpu->pgm.s.enmShadowMode, pVCpu->pgm.s.enmGuestMode);
2042
2043 PGM_SHW_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2044 PGM_GST_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2045 PGM_BTH_PFN(Relocate, pVCpu)(pVCpu, offDelta);
2046 }
2047
2048 /*
2049 * Trees.
2050 */
2051 pVM->pgm.s.pTreesRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pTreesR3);
2052
2053 /*
2054 * Ram ranges.
2055 */
2056 if (pVM->pgm.s.pRamRangesR3)
2057 {
2058 /* Update the pSelfRC pointers and relink them. */
2059 for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2060 if (!(pCur->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING))
2061 pCur->pSelfRC = MMHyperCCToRC(pVM, pCur);
2062 pgmR3PhysRelinkRamRanges(pVM);
2063 }
2064
2065 /*
2066 * Update the pSelfRC pointer of the MMIO2 ram ranges since they might not
2067 * be mapped and thus not included in the above exercise.
2068 */
2069 for (PPGMMMIO2RANGE pCur = pVM->pgm.s.pMmio2RangesR3; pCur; pCur = pCur->pNextR3)
2070 if (!(pCur->RamRange.fFlags & PGM_RAM_RANGE_FLAGS_FLOATING))
2071 pCur->RamRange.pSelfRC = MMHyperCCToRC(pVM, &pCur->RamRange);
2072
2073 /*
2074 * Update the two page directories with all page table mappings.
2075 * (One or more of them have changed, that's why we're here.)
2076 */
2077 pVM->pgm.s.pMappingsRC = MMHyperR3ToRC(pVM, pVM->pgm.s.pMappingsR3);
2078 for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur->pNextR3; pCur = pCur->pNextR3)
2079 pCur->pNextRC = MMHyperR3ToRC(pVM, pCur->pNextR3);
2080
2081 /* Relocate GC addresses of Page Tables. */
2082 for (PPGMMAPPING pCur = pVM->pgm.s.pMappingsR3; pCur; pCur = pCur->pNextR3)
2083 {
2084 for (RTHCUINT i = 0; i < pCur->cPTs; i++)
2085 {
2086 pCur->aPTs[i].pPTRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].pPTR3);
2087 pCur->aPTs[i].paPaePTsRC = MMHyperR3ToRC(pVM, pCur->aPTs[i].paPaePTsR3);
2088 }
2089 }
2090
2091 /*
2092 * Dynamic page mapping area.
2093 */
2094 pVM->pgm.s.paDynPageMap32BitPTEsGC += offDelta;
2095 pVM->pgm.s.paDynPageMapPaePTEsGC += offDelta;
2096 pVM->pgm.s.pbDynPageMapBaseGC += offDelta;
2097
2098 /*
2099 * The Zero page.
2100 */
2101 pVM->pgm.s.pvZeroPgR0 = MMHyperR3ToR0(pVM, pVM->pgm.s.pvZeroPgR3);
2102#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2103 AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTR0PTR || !VMMIsHwVirtExtForced(pVM));
2104#else
2105 AssertRelease(pVM->pgm.s.pvZeroPgR0 != NIL_RTR0PTR);
2106#endif
2107
2108 /*
2109 * Physical and virtual handlers.
2110 */
2111 RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3RelocatePhysHandler, &offDelta);
2112 RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3RelocateVirtHandler, &offDelta);
2113 RTAvlroGCPtrDoWithAll(&pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3RelocateHyperVirtHandler, &offDelta);
2114
2115 /*
2116 * The page pool.
2117 */
2118 pgmR3PoolRelocate(pVM);
2119}
2120
2121
2122/**
2123 * Callback function for relocating a physical access handler.
2124 *
2125 * @returns 0 (continue enum)
2126 * @param pNode Pointer to a PGMPHYSHANDLER node.
2127 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2128 * not certain the delta will fit in a void pointer for all possible configs.
2129 */
2130static DECLCALLBACK(int) pgmR3RelocatePhysHandler(PAVLROGCPHYSNODECORE pNode, void *pvUser)
2131{
2132 PPGMPHYSHANDLER pHandler = (PPGMPHYSHANDLER)pNode;
2133 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2134 if (pHandler->pfnHandlerRC)
2135 pHandler->pfnHandlerRC += offDelta;
2136 if (pHandler->pvUserRC >= 0x10000)
2137 pHandler->pvUserRC += offDelta;
2138 return 0;
2139}
2140
2141
2142/**
2143 * Callback function for relocating a virtual access handler.
2144 *
2145 * @returns 0 (continue enum)
2146 * @param pNode Pointer to a PGMVIRTHANDLER node.
2147 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2148 * not certain the delta will fit in a void pointer for all possible configs.
2149 */
2150static DECLCALLBACK(int) pgmR3RelocateVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
2151{
2152 PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
2153 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2154 Assert( pHandler->enmType == PGMVIRTHANDLERTYPE_ALL
2155 || pHandler->enmType == PGMVIRTHANDLERTYPE_WRITE);
2156 Assert(pHandler->pfnHandlerRC);
2157 pHandler->pfnHandlerRC += offDelta;
2158 return 0;
2159}
2160
2161
2162/**
2163 * Callback function for relocating a virtual access handler for the hypervisor mapping.
2164 *
2165 * @returns 0 (continue enum)
2166 * @param pNode Pointer to a PGMVIRTHANDLER node.
2167 * @param pvUser Pointer to the offDelta. This is a pointer to the delta since we're
2168 * not certain the delta will fit in a void pointer for all possible configs.
2169 */
2170static DECLCALLBACK(int) pgmR3RelocateHyperVirtHandler(PAVLROGCPTRNODECORE pNode, void *pvUser)
2171{
2172 PPGMVIRTHANDLER pHandler = (PPGMVIRTHANDLER)pNode;
2173 RTGCINTPTR offDelta = *(PRTGCINTPTR)pvUser;
2174 Assert(pHandler->enmType == PGMVIRTHANDLERTYPE_HYPERVISOR);
2175 Assert(pHandler->pfnHandlerRC);
2176 pHandler->pfnHandlerRC += offDelta;
2177 return 0;
2178}
2179
2180
2181/**
2182 * Resets a virtual CPU when unplugged.
2183 *
2184 * @param pVM The VM handle.
2185 * @param pVCpu The virtual CPU handle.
2186 */
2187VMMR3DECL(void) PGMR3ResetUnpluggedCpu(PVM pVM, PVMCPU pVCpu)
2188{
2189 int rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
2190 AssertRC(rc);
2191
2192 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
2193 AssertRC(rc);
2194
2195 STAM_REL_COUNTER_RESET(&pVCpu->pgm.s.cGuestModeChanges);
2196
2197 pgmR3PoolResetUnpluggedCpu(pVM, pVCpu);
2198
2199 /*
2200 * Re-init other members.
2201 */
2202 pVCpu->pgm.s.fA20Enabled = true;
2203
2204 /*
2205 * Clear the FFs PGM owns.
2206 */
2207 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
2208 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
2209}
2210
2211
2212/**
2213 * The VM is being reset.
2214 *
2215 * For the PGM component this means that any PD write monitors
2216 * needs to be removed.
2217 *
2218 * @param pVM VM handle.
2219 */
2220VMMR3DECL(void) PGMR3Reset(PVM pVM)
2221{
2222 int rc;
2223
2224 LogFlow(("PGMR3Reset:\n"));
2225 VM_ASSERT_EMT(pVM);
2226
2227 pgmLock(pVM);
2228
2229 /*
2230 * Unfix any fixed mappings and disable CR3 monitoring.
2231 */
2232 pVM->pgm.s.fMappingsFixed = false;
2233 pVM->pgm.s.fMappingsFixedRestored = false;
2234 pVM->pgm.s.GCPtrMappingFixed = NIL_RTGCPTR;
2235 pVM->pgm.s.cbMappingFixed = 0;
2236
2237 /*
2238 * Exit the guest paging mode before the pgm pool gets reset.
2239 * Important to clean up the amd64 case.
2240 */
2241 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2242 {
2243 PVMCPU pVCpu = &pVM->aCpus[i];
2244 rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
2245 AssertRC(rc);
2246 }
2247
2248#ifdef DEBUG
2249 DBGFR3InfoLog(pVM, "mappings", NULL);
2250 DBGFR3InfoLog(pVM, "handlers", "all nostat");
2251#endif
2252
2253 /*
2254 * Switch mode back to real mode. (before resetting the pgm pool!)
2255 */
2256 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2257 {
2258 PVMCPU pVCpu = &pVM->aCpus[i];
2259
2260 rc = PGMR3ChangeMode(pVM, pVCpu, PGMMODE_REAL);
2261 AssertRC(rc);
2262
2263 STAM_REL_COUNTER_RESET(&pVCpu->pgm.s.cGuestModeChanges);
2264 }
2265
2266 /*
2267 * Reset the shadow page pool.
2268 */
2269 pgmR3PoolReset(pVM);
2270
2271 for (VMCPUID i = 0; i < pVM->cCpus; i++)
2272 {
2273 PVMCPU pVCpu = &pVM->aCpus[i];
2274
2275 /*
2276 * Re-init other members.
2277 */
2278 pVCpu->pgm.s.fA20Enabled = true;
2279
2280 /*
2281 * Clear the FFs PGM owns.
2282 */
2283 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
2284 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
2285 }
2286
2287 /*
2288 * Reset (zero) RAM pages.
2289 */
2290 rc = pgmR3PhysRamReset(pVM);
2291 if (RT_SUCCESS(rc))
2292 {
2293 /*
2294 * Reset (zero) shadow ROM pages.
2295 */
2296 rc = pgmR3PhysRomReset(pVM);
2297 }
2298
2299 pgmUnlock(pVM);
2300 AssertReleaseRC(rc);
2301}
2302
2303
2304#ifdef VBOX_STRICT
2305/**
2306 * VM state change callback for clearing fNoMorePhysWrites after
2307 * a snapshot has been created.
2308 */
2309static DECLCALLBACK(void) pgmR3ResetNoMorePhysWritesFlag(PVM pVM, VMSTATE enmState, VMSTATE enmOldState, void *pvUser)
2310{
2311 if ( enmState == VMSTATE_RUNNING
2312 || enmState == VMSTATE_RESUMING)
2313 pVM->pgm.s.fNoMorePhysWrites = false;
2314}
2315#endif
2316
2317
2318/**
2319 * Terminates the PGM.
2320 *
2321 * @returns VBox status code.
2322 * @param pVM Pointer to VM structure.
2323 */
2324VMMR3DECL(int) PGMR3Term(PVM pVM)
2325{
2326 PGMDeregisterStringFormatTypes();
2327 return PDMR3CritSectDelete(&pVM->pgm.s.CritSect);
2328}
2329
2330
2331/**
2332 * Terminates the per-VCPU PGM.
2333 *
2334 * Termination means cleaning up and freeing all resources,
2335 * the VM it self is at this point powered off or suspended.
2336 *
2337 * @returns VBox status code.
2338 * @param pVM The VM to operate on.
2339 */
2340VMMR3DECL(int) PGMR3TermCPU(PVM pVM)
2341{
2342 return 0;
2343}
2344
2345
2346/**
2347 * Show paging mode.
2348 *
2349 * @param pVM VM Handle.
2350 * @param pHlp The info helpers.
2351 * @param pszArgs "all" (default), "guest", "shadow" or "host".
2352 */
2353static DECLCALLBACK(void) pgmR3InfoMode(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2354{
2355 /* digest argument. */
2356 bool fGuest, fShadow, fHost;
2357 if (pszArgs)
2358 pszArgs = RTStrStripL(pszArgs);
2359 if (!pszArgs || !*pszArgs || strstr(pszArgs, "all"))
2360 fShadow = fHost = fGuest = true;
2361 else
2362 {
2363 fShadow = fHost = fGuest = false;
2364 if (strstr(pszArgs, "guest"))
2365 fGuest = true;
2366 if (strstr(pszArgs, "shadow"))
2367 fShadow = true;
2368 if (strstr(pszArgs, "host"))
2369 fHost = true;
2370 }
2371
2372 /** @todo SMP support! */
2373 /* print info. */
2374 if (fGuest)
2375 pHlp->pfnPrintf(pHlp, "Guest paging mode: %s, changed %RU64 times, A20 %s\n",
2376 PGMGetModeName(pVM->aCpus[0].pgm.s.enmGuestMode), pVM->aCpus[0].pgm.s.cGuestModeChanges.c,
2377 pVM->aCpus[0].pgm.s.fA20Enabled ? "enabled" : "disabled");
2378 if (fShadow)
2379 pHlp->pfnPrintf(pHlp, "Shadow paging mode: %s\n", PGMGetModeName(pVM->aCpus[0].pgm.s.enmShadowMode));
2380 if (fHost)
2381 {
2382 const char *psz;
2383 switch (pVM->pgm.s.enmHostMode)
2384 {
2385 case SUPPAGINGMODE_INVALID: psz = "invalid"; break;
2386 case SUPPAGINGMODE_32_BIT: psz = "32-bit"; break;
2387 case SUPPAGINGMODE_32_BIT_GLOBAL: psz = "32-bit+G"; break;
2388 case SUPPAGINGMODE_PAE: psz = "PAE"; break;
2389 case SUPPAGINGMODE_PAE_GLOBAL: psz = "PAE+G"; break;
2390 case SUPPAGINGMODE_PAE_NX: psz = "PAE+NX"; break;
2391 case SUPPAGINGMODE_PAE_GLOBAL_NX: psz = "PAE+G+NX"; break;
2392 case SUPPAGINGMODE_AMD64: psz = "AMD64"; break;
2393 case SUPPAGINGMODE_AMD64_GLOBAL: psz = "AMD64+G"; break;
2394 case SUPPAGINGMODE_AMD64_NX: psz = "AMD64+NX"; break;
2395 case SUPPAGINGMODE_AMD64_GLOBAL_NX: psz = "AMD64+G+NX"; break;
2396 default: psz = "unknown"; break;
2397 }
2398 pHlp->pfnPrintf(pHlp, "Host paging mode: %s\n", psz);
2399 }
2400}
2401
2402
2403/**
2404 * Dump registered MMIO ranges to the log.
2405 *
2406 * @param pVM VM Handle.
2407 * @param pHlp The info helpers.
2408 * @param pszArgs Arguments, ignored.
2409 */
2410static DECLCALLBACK(void) pgmR3PhysInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2411{
2412 NOREF(pszArgs);
2413 pHlp->pfnPrintf(pHlp,
2414 "RAM ranges (pVM=%p)\n"
2415 "%.*s %.*s\n",
2416 pVM,
2417 sizeof(RTGCPHYS) * 4 + 1, "GC Phys Range ",
2418 sizeof(RTHCPTR) * 2, "pvHC ");
2419
2420 for (PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
2421 pHlp->pfnPrintf(pHlp,
2422 "%RGp-%RGp %RHv %s\n",
2423 pCur->GCPhys,
2424 pCur->GCPhysLast,
2425 pCur->pvR3,
2426 pCur->pszDesc);
2427}
2428
2429/**
2430 * Dump the page directory to the log.
2431 *
2432 * @param pVM VM Handle.
2433 * @param pHlp The info helpers.
2434 * @param pszArgs Arguments, ignored.
2435 */
2436static DECLCALLBACK(void) pgmR3InfoCr3(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2437{
2438 /** @todo SMP support!! */
2439 PVMCPU pVCpu = &pVM->aCpus[0];
2440
2441/** @todo fix this! Convert the PGMR3DumpHierarchyHC functions to do guest stuff. */
2442 /* Big pages supported? */
2443 const bool fPSE = !!(CPUMGetGuestCR4(pVCpu) & X86_CR4_PSE);
2444
2445 /* Global pages supported? */
2446 const bool fPGE = !!(CPUMGetGuestCR4(pVCpu) & X86_CR4_PGE);
2447
2448 NOREF(pszArgs);
2449
2450 /*
2451 * Get page directory addresses.
2452 */
2453 PX86PD pPDSrc = pgmGstGet32bitPDPtr(&pVCpu->pgm.s);
2454 Assert(pPDSrc);
2455 Assert(PGMPhysGCPhys2R3PtrAssert(pVM, (RTGCPHYS)(CPUMGetGuestCR3(pVCpu) & X86_CR3_PAGE_MASK), sizeof(*pPDSrc)) == pPDSrc);
2456
2457 /*
2458 * Iterate the page directory.
2459 */
2460 for (unsigned iPD = 0; iPD < RT_ELEMENTS(pPDSrc->a); iPD++)
2461 {
2462 X86PDE PdeSrc = pPDSrc->a[iPD];
2463 if (PdeSrc.n.u1Present)
2464 {
2465 if (PdeSrc.b.u1Size && fPSE)
2466 pHlp->pfnPrintf(pHlp,
2467 "%04X - %RGp P=%d U=%d RW=%d G=%d - BIG\n",
2468 iPD,
2469 pgmGstGet4MBPhysPage(&pVM->pgm.s, PdeSrc),
2470 PdeSrc.b.u1Present, PdeSrc.b.u1User, PdeSrc.b.u1Write, PdeSrc.b.u1Global && fPGE);
2471 else
2472 pHlp->pfnPrintf(pHlp,
2473 "%04X - %RGp P=%d U=%d RW=%d [G=%d]\n",
2474 iPD,
2475 (RTGCPHYS)(PdeSrc.u & X86_PDE_PG_MASK),
2476 PdeSrc.n.u1Present, PdeSrc.n.u1User, PdeSrc.n.u1Write, PdeSrc.b.u1Global && fPGE);
2477 }
2478 }
2479}
2480
2481
2482/**
2483 * Service a VMMCALLRING3_PGM_LOCK call.
2484 *
2485 * @returns VBox status code.
2486 * @param pVM The VM handle.
2487 */
2488VMMR3DECL(int) PGMR3LockCall(PVM pVM)
2489{
2490 int rc = PDMR3CritSectEnterEx(&pVM->pgm.s.CritSect, true /* fHostCall */);
2491 AssertRC(rc);
2492 return rc;
2493}
2494
2495
2496/**
2497 * Converts a PGMMODE value to a PGM_TYPE_* \#define.
2498 *
2499 * @returns PGM_TYPE_*.
2500 * @param pgmMode The mode value to convert.
2501 */
2502DECLINLINE(unsigned) pgmModeToType(PGMMODE pgmMode)
2503{
2504 switch (pgmMode)
2505 {
2506 case PGMMODE_REAL: return PGM_TYPE_REAL;
2507 case PGMMODE_PROTECTED: return PGM_TYPE_PROT;
2508 case PGMMODE_32_BIT: return PGM_TYPE_32BIT;
2509 case PGMMODE_PAE:
2510 case PGMMODE_PAE_NX: return PGM_TYPE_PAE;
2511 case PGMMODE_AMD64:
2512 case PGMMODE_AMD64_NX: return PGM_TYPE_AMD64;
2513 case PGMMODE_NESTED: return PGM_TYPE_NESTED;
2514 case PGMMODE_EPT: return PGM_TYPE_EPT;
2515 default:
2516 AssertFatalMsgFailed(("pgmMode=%d\n", pgmMode));
2517 }
2518}
2519
2520
2521/**
2522 * Gets the index into the paging mode data array of a SHW+GST mode.
2523 *
2524 * @returns PGM::paPagingData index.
2525 * @param uShwType The shadow paging mode type.
2526 * @param uGstType The guest paging mode type.
2527 */
2528DECLINLINE(unsigned) pgmModeDataIndex(unsigned uShwType, unsigned uGstType)
2529{
2530 Assert(uShwType >= PGM_TYPE_32BIT && uShwType <= PGM_TYPE_MAX);
2531 Assert(uGstType >= PGM_TYPE_REAL && uGstType <= PGM_TYPE_AMD64);
2532 return (uShwType - PGM_TYPE_32BIT) * (PGM_TYPE_AMD64 - PGM_TYPE_REAL + 1)
2533 + (uGstType - PGM_TYPE_REAL);
2534}
2535
2536
2537/**
2538 * Gets the index into the paging mode data array of a SHW+GST mode.
2539 *
2540 * @returns PGM::paPagingData index.
2541 * @param enmShw The shadow paging mode.
2542 * @param enmGst The guest paging mode.
2543 */
2544DECLINLINE(unsigned) pgmModeDataIndexByMode(PGMMODE enmShw, PGMMODE enmGst)
2545{
2546 Assert(enmShw >= PGMMODE_32_BIT && enmShw <= PGMMODE_MAX);
2547 Assert(enmGst > PGMMODE_INVALID && enmGst < PGMMODE_MAX);
2548 return pgmModeDataIndex(pgmModeToType(enmShw), pgmModeToType(enmGst));
2549}
2550
2551
2552/**
2553 * Calculates the max data index.
2554 * @returns The number of entries in the paging data array.
2555 */
2556DECLINLINE(unsigned) pgmModeDataMaxIndex(void)
2557{
2558 return pgmModeDataIndex(PGM_TYPE_MAX, PGM_TYPE_AMD64) + 1;
2559}
2560
2561
2562/**
2563 * Initializes the paging mode data kept in PGM::paModeData.
2564 *
2565 * @param pVM The VM handle.
2566 * @param fResolveGCAndR0 Indicate whether or not GC and Ring-0 symbols can be resolved now.
2567 * This is used early in the init process to avoid trouble with PDM
2568 * not being initialized yet.
2569 */
2570static int pgmR3ModeDataInit(PVM pVM, bool fResolveGCAndR0)
2571{
2572 PPGMMODEDATA pModeData;
2573 int rc;
2574
2575 /*
2576 * Allocate the array on the first call.
2577 */
2578 if (!pVM->pgm.s.paModeData)
2579 {
2580 pVM->pgm.s.paModeData = (PPGMMODEDATA)MMR3HeapAllocZ(pVM, MM_TAG_PGM, sizeof(PGMMODEDATA) * pgmModeDataMaxIndex());
2581 AssertReturn(pVM->pgm.s.paModeData, VERR_NO_MEMORY);
2582 }
2583
2584 /*
2585 * Initialize the array entries.
2586 */
2587 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_REAL)];
2588 pModeData->uShwType = PGM_TYPE_32BIT;
2589 pModeData->uGstType = PGM_TYPE_REAL;
2590 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2591 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2592 rc = PGM_BTH_NAME_32BIT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2593
2594 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGMMODE_PROTECTED)];
2595 pModeData->uShwType = PGM_TYPE_32BIT;
2596 pModeData->uGstType = PGM_TYPE_PROT;
2597 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2598 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2599 rc = PGM_BTH_NAME_32BIT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2600
2601 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_32BIT, PGM_TYPE_32BIT)];
2602 pModeData->uShwType = PGM_TYPE_32BIT;
2603 pModeData->uGstType = PGM_TYPE_32BIT;
2604 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2605 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2606 rc = PGM_BTH_NAME_32BIT_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2607
2608 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_REAL)];
2609 pModeData->uShwType = PGM_TYPE_PAE;
2610 pModeData->uGstType = PGM_TYPE_REAL;
2611 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2612 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2613 rc = PGM_BTH_NAME_PAE_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2614
2615 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PROT)];
2616 pModeData->uShwType = PGM_TYPE_PAE;
2617 pModeData->uGstType = PGM_TYPE_PROT;
2618 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2619 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2620 rc = PGM_BTH_NAME_PAE_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2621
2622 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_32BIT)];
2623 pModeData->uShwType = PGM_TYPE_PAE;
2624 pModeData->uGstType = PGM_TYPE_32BIT;
2625 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2626 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2627 rc = PGM_BTH_NAME_PAE_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2628
2629 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_PAE, PGM_TYPE_PAE)];
2630 pModeData->uShwType = PGM_TYPE_PAE;
2631 pModeData->uGstType = PGM_TYPE_PAE;
2632 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2633 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2634 rc = PGM_BTH_NAME_PAE_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2635
2636#ifdef VBOX_WITH_64_BITS_GUESTS
2637 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_AMD64, PGM_TYPE_AMD64)];
2638 pModeData->uShwType = PGM_TYPE_AMD64;
2639 pModeData->uGstType = PGM_TYPE_AMD64;
2640 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2641 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2642 rc = PGM_BTH_NAME_AMD64_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2643#endif
2644
2645 /* The nested paging mode. */
2646 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_REAL)];
2647 pModeData->uShwType = PGM_TYPE_NESTED;
2648 pModeData->uGstType = PGM_TYPE_REAL;
2649 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2650 rc = PGM_BTH_NAME_NESTED_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2651
2652 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGMMODE_PROTECTED)];
2653 pModeData->uShwType = PGM_TYPE_NESTED;
2654 pModeData->uGstType = PGM_TYPE_PROT;
2655 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2656 rc = PGM_BTH_NAME_NESTED_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2657
2658 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_32BIT)];
2659 pModeData->uShwType = PGM_TYPE_NESTED;
2660 pModeData->uGstType = PGM_TYPE_32BIT;
2661 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2662 rc = PGM_BTH_NAME_NESTED_32BIT(InitData)(pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2663
2664 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_PAE)];
2665 pModeData->uShwType = PGM_TYPE_NESTED;
2666 pModeData->uGstType = PGM_TYPE_PAE;
2667 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2668 rc = PGM_BTH_NAME_NESTED_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2669
2670#ifdef VBOX_WITH_64_BITS_GUESTS
2671 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2672 pModeData->uShwType = PGM_TYPE_NESTED;
2673 pModeData->uGstType = PGM_TYPE_AMD64;
2674 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2675 rc = PGM_BTH_NAME_NESTED_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2676#endif
2677
2678 /* The shadow part of the nested callback mode depends on the host paging mode (AMD-V only). */
2679 switch (pVM->pgm.s.enmHostMode)
2680 {
2681#if HC_ARCH_BITS == 32
2682 case SUPPAGINGMODE_32_BIT:
2683 case SUPPAGINGMODE_32_BIT_GLOBAL:
2684 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2685 {
2686 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2687 rc = PGM_SHW_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2688 }
2689# ifdef VBOX_WITH_64_BITS_GUESTS
2690 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2691 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2692# endif
2693 break;
2694
2695 case SUPPAGINGMODE_PAE:
2696 case SUPPAGINGMODE_PAE_NX:
2697 case SUPPAGINGMODE_PAE_GLOBAL:
2698 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2699 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2700 {
2701 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2702 rc = PGM_SHW_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2703 }
2704# ifdef VBOX_WITH_64_BITS_GUESTS
2705 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, PGM_TYPE_AMD64)];
2706 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2707# endif
2708 break;
2709#endif /* HC_ARCH_BITS == 32 */
2710
2711#if HC_ARCH_BITS == 64 || defined(RT_OS_DARWIN)
2712 case SUPPAGINGMODE_AMD64:
2713 case SUPPAGINGMODE_AMD64_GLOBAL:
2714 case SUPPAGINGMODE_AMD64_NX:
2715 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2716# ifdef VBOX_WITH_64_BITS_GUESTS
2717 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_AMD64; i++)
2718# else
2719 for (unsigned i = PGM_TYPE_REAL; i <= PGM_TYPE_PAE; i++)
2720# endif
2721 {
2722 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_NESTED, i)];
2723 rc = PGM_SHW_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2724 }
2725 break;
2726#endif /* HC_ARCH_BITS == 64 || RT_OS_DARWIN */
2727
2728 default:
2729 AssertFailed();
2730 break;
2731 }
2732
2733 /* Extended paging (EPT) / Intel VT-x */
2734 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_REAL)];
2735 pModeData->uShwType = PGM_TYPE_EPT;
2736 pModeData->uGstType = PGM_TYPE_REAL;
2737 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2738 rc = PGM_GST_NAME_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2739 rc = PGM_BTH_NAME_EPT_REAL(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2740
2741 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PROT)];
2742 pModeData->uShwType = PGM_TYPE_EPT;
2743 pModeData->uGstType = PGM_TYPE_PROT;
2744 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2745 rc = PGM_GST_NAME_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2746 rc = PGM_BTH_NAME_EPT_PROT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2747
2748 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_32BIT)];
2749 pModeData->uShwType = PGM_TYPE_EPT;
2750 pModeData->uGstType = PGM_TYPE_32BIT;
2751 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2752 rc = PGM_GST_NAME_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2753 rc = PGM_BTH_NAME_EPT_32BIT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2754
2755 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_PAE)];
2756 pModeData->uShwType = PGM_TYPE_EPT;
2757 pModeData->uGstType = PGM_TYPE_PAE;
2758 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2759 rc = PGM_GST_NAME_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2760 rc = PGM_BTH_NAME_EPT_PAE(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2761
2762#ifdef VBOX_WITH_64_BITS_GUESTS
2763 pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndex(PGM_TYPE_EPT, PGM_TYPE_AMD64)];
2764 pModeData->uShwType = PGM_TYPE_EPT;
2765 pModeData->uGstType = PGM_TYPE_AMD64;
2766 rc = PGM_SHW_NAME_EPT(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2767 rc = PGM_GST_NAME_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2768 rc = PGM_BTH_NAME_EPT_AMD64(InitData)( pVM, pModeData, fResolveGCAndR0); AssertRCReturn(rc, rc);
2769#endif
2770 return VINF_SUCCESS;
2771}
2772
2773
2774/**
2775 * Switch to different (or relocated in the relocate case) mode data.
2776 *
2777 * @param pVM The VM handle.
2778 * @param pVCpu The VMCPU to operate on.
2779 * @param enmShw The the shadow paging mode.
2780 * @param enmGst The the guest paging mode.
2781 */
2782static void pgmR3ModeDataSwitch(PVM pVM, PVMCPU pVCpu, PGMMODE enmShw, PGMMODE enmGst)
2783{
2784 PPGMMODEDATA pModeData = &pVM->pgm.s.paModeData[pgmModeDataIndexByMode(enmShw, enmGst)];
2785
2786 Assert(pModeData->uGstType == pgmModeToType(enmGst));
2787 Assert(pModeData->uShwType == pgmModeToType(enmShw));
2788
2789 /* shadow */
2790 pVCpu->pgm.s.pfnR3ShwRelocate = pModeData->pfnR3ShwRelocate;
2791 pVCpu->pgm.s.pfnR3ShwExit = pModeData->pfnR3ShwExit;
2792 pVCpu->pgm.s.pfnR3ShwGetPage = pModeData->pfnR3ShwGetPage;
2793 Assert(pVCpu->pgm.s.pfnR3ShwGetPage);
2794 pVCpu->pgm.s.pfnR3ShwModifyPage = pModeData->pfnR3ShwModifyPage;
2795
2796 pVCpu->pgm.s.pfnRCShwGetPage = pModeData->pfnRCShwGetPage;
2797 pVCpu->pgm.s.pfnRCShwModifyPage = pModeData->pfnRCShwModifyPage;
2798
2799 pVCpu->pgm.s.pfnR0ShwGetPage = pModeData->pfnR0ShwGetPage;
2800 pVCpu->pgm.s.pfnR0ShwModifyPage = pModeData->pfnR0ShwModifyPage;
2801
2802
2803 /* guest */
2804 pVCpu->pgm.s.pfnR3GstRelocate = pModeData->pfnR3GstRelocate;
2805 pVCpu->pgm.s.pfnR3GstExit = pModeData->pfnR3GstExit;
2806 pVCpu->pgm.s.pfnR3GstGetPage = pModeData->pfnR3GstGetPage;
2807 Assert(pVCpu->pgm.s.pfnR3GstGetPage);
2808 pVCpu->pgm.s.pfnR3GstModifyPage = pModeData->pfnR3GstModifyPage;
2809 pVCpu->pgm.s.pfnR3GstGetPDE = pModeData->pfnR3GstGetPDE;
2810 pVCpu->pgm.s.pfnRCGstGetPage = pModeData->pfnRCGstGetPage;
2811 pVCpu->pgm.s.pfnRCGstModifyPage = pModeData->pfnRCGstModifyPage;
2812 pVCpu->pgm.s.pfnRCGstGetPDE = pModeData->pfnRCGstGetPDE;
2813 pVCpu->pgm.s.pfnR0GstGetPage = pModeData->pfnR0GstGetPage;
2814 pVCpu->pgm.s.pfnR0GstModifyPage = pModeData->pfnR0GstModifyPage;
2815 pVCpu->pgm.s.pfnR0GstGetPDE = pModeData->pfnR0GstGetPDE;
2816
2817 /* both */
2818 pVCpu->pgm.s.pfnR3BthRelocate = pModeData->pfnR3BthRelocate;
2819 pVCpu->pgm.s.pfnR3BthInvalidatePage = pModeData->pfnR3BthInvalidatePage;
2820 pVCpu->pgm.s.pfnR3BthSyncCR3 = pModeData->pfnR3BthSyncCR3;
2821 Assert(pVCpu->pgm.s.pfnR3BthSyncCR3);
2822 pVCpu->pgm.s.pfnR3BthSyncPage = pModeData->pfnR3BthSyncPage;
2823 pVCpu->pgm.s.pfnR3BthPrefetchPage = pModeData->pfnR3BthPrefetchPage;
2824 pVCpu->pgm.s.pfnR3BthVerifyAccessSyncPage = pModeData->pfnR3BthVerifyAccessSyncPage;
2825#ifdef VBOX_STRICT
2826 pVCpu->pgm.s.pfnR3BthAssertCR3 = pModeData->pfnR3BthAssertCR3;
2827#endif
2828 pVCpu->pgm.s.pfnR3BthMapCR3 = pModeData->pfnR3BthMapCR3;
2829 pVCpu->pgm.s.pfnR3BthUnmapCR3 = pModeData->pfnR3BthUnmapCR3;
2830
2831 pVCpu->pgm.s.pfnRCBthTrap0eHandler = pModeData->pfnRCBthTrap0eHandler;
2832 pVCpu->pgm.s.pfnRCBthInvalidatePage = pModeData->pfnRCBthInvalidatePage;
2833 pVCpu->pgm.s.pfnRCBthSyncCR3 = pModeData->pfnRCBthSyncCR3;
2834 pVCpu->pgm.s.pfnRCBthSyncPage = pModeData->pfnRCBthSyncPage;
2835 pVCpu->pgm.s.pfnRCBthPrefetchPage = pModeData->pfnRCBthPrefetchPage;
2836 pVCpu->pgm.s.pfnRCBthVerifyAccessSyncPage = pModeData->pfnRCBthVerifyAccessSyncPage;
2837#ifdef VBOX_STRICT
2838 pVCpu->pgm.s.pfnRCBthAssertCR3 = pModeData->pfnRCBthAssertCR3;
2839#endif
2840 pVCpu->pgm.s.pfnRCBthMapCR3 = pModeData->pfnRCBthMapCR3;
2841 pVCpu->pgm.s.pfnRCBthUnmapCR3 = pModeData->pfnRCBthUnmapCR3;
2842
2843 pVCpu->pgm.s.pfnR0BthTrap0eHandler = pModeData->pfnR0BthTrap0eHandler;
2844 pVCpu->pgm.s.pfnR0BthInvalidatePage = pModeData->pfnR0BthInvalidatePage;
2845 pVCpu->pgm.s.pfnR0BthSyncCR3 = pModeData->pfnR0BthSyncCR3;
2846 pVCpu->pgm.s.pfnR0BthSyncPage = pModeData->pfnR0BthSyncPage;
2847 pVCpu->pgm.s.pfnR0BthPrefetchPage = pModeData->pfnR0BthPrefetchPage;
2848 pVCpu->pgm.s.pfnR0BthVerifyAccessSyncPage = pModeData->pfnR0BthVerifyAccessSyncPage;
2849#ifdef VBOX_STRICT
2850 pVCpu->pgm.s.pfnR0BthAssertCR3 = pModeData->pfnR0BthAssertCR3;
2851#endif
2852 pVCpu->pgm.s.pfnR0BthMapCR3 = pModeData->pfnR0BthMapCR3;
2853 pVCpu->pgm.s.pfnR0BthUnmapCR3 = pModeData->pfnR0BthUnmapCR3;
2854}
2855
2856
2857/**
2858 * Calculates the shadow paging mode.
2859 *
2860 * @returns The shadow paging mode.
2861 * @param pVM VM handle.
2862 * @param enmGuestMode The guest mode.
2863 * @param enmHostMode The host mode.
2864 * @param enmShadowMode The current shadow mode.
2865 * @param penmSwitcher Where to store the switcher to use.
2866 * VMMSWITCHER_INVALID means no change.
2867 */
2868static PGMMODE pgmR3CalcShadowMode(PVM pVM, PGMMODE enmGuestMode, SUPPAGINGMODE enmHostMode, PGMMODE enmShadowMode, VMMSWITCHER *penmSwitcher)
2869{
2870 VMMSWITCHER enmSwitcher = VMMSWITCHER_INVALID;
2871 switch (enmGuestMode)
2872 {
2873 /*
2874 * When switching to real or protected mode we don't change
2875 * anything since it's likely that we'll switch back pretty soon.
2876 *
2877 * During pgmR3InitPaging we'll end up here with PGMMODE_INVALID
2878 * and is supposed to determine which shadow paging and switcher to
2879 * use during init.
2880 */
2881 case PGMMODE_REAL:
2882 case PGMMODE_PROTECTED:
2883 if ( enmShadowMode != PGMMODE_INVALID
2884 && !HWACCMIsEnabled(pVM) /* always switch in hwaccm mode! */)
2885 break; /* (no change) */
2886
2887 switch (enmHostMode)
2888 {
2889 case SUPPAGINGMODE_32_BIT:
2890 case SUPPAGINGMODE_32_BIT_GLOBAL:
2891 enmShadowMode = PGMMODE_32_BIT;
2892 enmSwitcher = VMMSWITCHER_32_TO_32;
2893 break;
2894
2895 case SUPPAGINGMODE_PAE:
2896 case SUPPAGINGMODE_PAE_NX:
2897 case SUPPAGINGMODE_PAE_GLOBAL:
2898 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2899 enmShadowMode = PGMMODE_PAE;
2900 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2901#ifdef DEBUG_bird
2902 if (RTEnvExist("VBOX_32BIT"))
2903 {
2904 enmShadowMode = PGMMODE_32_BIT;
2905 enmSwitcher = VMMSWITCHER_PAE_TO_32;
2906 }
2907#endif
2908 break;
2909
2910 case SUPPAGINGMODE_AMD64:
2911 case SUPPAGINGMODE_AMD64_GLOBAL:
2912 case SUPPAGINGMODE_AMD64_NX:
2913 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2914 enmShadowMode = PGMMODE_PAE;
2915 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
2916#ifdef DEBUG_bird
2917 if (RTEnvExist("VBOX_32BIT"))
2918 {
2919 enmShadowMode = PGMMODE_32_BIT;
2920 enmSwitcher = VMMSWITCHER_AMD64_TO_32;
2921 }
2922#endif
2923 break;
2924
2925 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
2926 }
2927 break;
2928
2929 case PGMMODE_32_BIT:
2930 switch (enmHostMode)
2931 {
2932 case SUPPAGINGMODE_32_BIT:
2933 case SUPPAGINGMODE_32_BIT_GLOBAL:
2934 enmShadowMode = PGMMODE_32_BIT;
2935 enmSwitcher = VMMSWITCHER_32_TO_32;
2936 break;
2937
2938 case SUPPAGINGMODE_PAE:
2939 case SUPPAGINGMODE_PAE_NX:
2940 case SUPPAGINGMODE_PAE_GLOBAL:
2941 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2942 enmShadowMode = PGMMODE_PAE;
2943 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2944#ifdef DEBUG_bird
2945 if (RTEnvExist("VBOX_32BIT"))
2946 {
2947 enmShadowMode = PGMMODE_32_BIT;
2948 enmSwitcher = VMMSWITCHER_PAE_TO_32;
2949 }
2950#endif
2951 break;
2952
2953 case SUPPAGINGMODE_AMD64:
2954 case SUPPAGINGMODE_AMD64_GLOBAL:
2955 case SUPPAGINGMODE_AMD64_NX:
2956 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2957 enmShadowMode = PGMMODE_PAE;
2958 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
2959#ifdef DEBUG_bird
2960 if (RTEnvExist("VBOX_32BIT"))
2961 {
2962 enmShadowMode = PGMMODE_32_BIT;
2963 enmSwitcher = VMMSWITCHER_AMD64_TO_32;
2964 }
2965#endif
2966 break;
2967
2968 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
2969 }
2970 break;
2971
2972 case PGMMODE_PAE:
2973 case PGMMODE_PAE_NX: /** @todo This might require more switchers and guest+both modes. */
2974 switch (enmHostMode)
2975 {
2976 case SUPPAGINGMODE_32_BIT:
2977 case SUPPAGINGMODE_32_BIT_GLOBAL:
2978 enmShadowMode = PGMMODE_PAE;
2979 enmSwitcher = VMMSWITCHER_32_TO_PAE;
2980 break;
2981
2982 case SUPPAGINGMODE_PAE:
2983 case SUPPAGINGMODE_PAE_NX:
2984 case SUPPAGINGMODE_PAE_GLOBAL:
2985 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2986 enmShadowMode = PGMMODE_PAE;
2987 enmSwitcher = VMMSWITCHER_PAE_TO_PAE;
2988 break;
2989
2990 case SUPPAGINGMODE_AMD64:
2991 case SUPPAGINGMODE_AMD64_GLOBAL:
2992 case SUPPAGINGMODE_AMD64_NX:
2993 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2994 enmShadowMode = PGMMODE_PAE;
2995 enmSwitcher = VMMSWITCHER_AMD64_TO_PAE;
2996 break;
2997
2998 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
2999 }
3000 break;
3001
3002 case PGMMODE_AMD64:
3003 case PGMMODE_AMD64_NX:
3004 switch (enmHostMode)
3005 {
3006 case SUPPAGINGMODE_32_BIT:
3007 case SUPPAGINGMODE_32_BIT_GLOBAL:
3008 enmShadowMode = PGMMODE_AMD64;
3009 enmSwitcher = VMMSWITCHER_32_TO_AMD64;
3010 break;
3011
3012 case SUPPAGINGMODE_PAE:
3013 case SUPPAGINGMODE_PAE_NX:
3014 case SUPPAGINGMODE_PAE_GLOBAL:
3015 case SUPPAGINGMODE_PAE_GLOBAL_NX:
3016 enmShadowMode = PGMMODE_AMD64;
3017 enmSwitcher = VMMSWITCHER_PAE_TO_AMD64;
3018 break;
3019
3020 case SUPPAGINGMODE_AMD64:
3021 case SUPPAGINGMODE_AMD64_GLOBAL:
3022 case SUPPAGINGMODE_AMD64_NX:
3023 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
3024 enmShadowMode = PGMMODE_AMD64;
3025 enmSwitcher = VMMSWITCHER_AMD64_TO_AMD64;
3026 break;
3027
3028 default: AssertMsgFailed(("enmHostMode=%d\n", enmHostMode)); break;
3029 }
3030 break;
3031
3032
3033 default:
3034 AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3035 *penmSwitcher = VMMSWITCHER_INVALID;
3036 return PGMMODE_INVALID;
3037 }
3038 /* Override the shadow mode is nested paging is active. */
3039 if (HWACCMIsNestedPagingActive(pVM))
3040 enmShadowMode = HWACCMGetShwPagingMode(pVM);
3041
3042 *penmSwitcher = enmSwitcher;
3043 return enmShadowMode;
3044}
3045
3046
3047/**
3048 * Performs the actual mode change.
3049 * This is called by PGMChangeMode and pgmR3InitPaging().
3050 *
3051 * @returns VBox status code. May suspend or power off the VM on error, but this
3052 * will trigger using FFs and not status codes.
3053 *
3054 * @param pVM VM handle.
3055 * @param pVCpu The VMCPU to operate on.
3056 * @param enmGuestMode The new guest mode. This is assumed to be different from
3057 * the current mode.
3058 */
3059VMMR3DECL(int) PGMR3ChangeMode(PVM pVM, PVMCPU pVCpu, PGMMODE enmGuestMode)
3060{
3061 bool fIsOldGuestPagingMode64Bits = (pVCpu->pgm.s.enmGuestMode >= PGMMODE_AMD64);
3062 bool fIsNewGuestPagingMode64Bits = (enmGuestMode >= PGMMODE_AMD64);
3063
3064 Log(("PGMR3ChangeMode: Guest mode: %s -> %s\n", PGMGetModeName(pVCpu->pgm.s.enmGuestMode), PGMGetModeName(enmGuestMode)));
3065 STAM_REL_COUNTER_INC(&pVCpu->pgm.s.cGuestModeChanges);
3066
3067 /*
3068 * Calc the shadow mode and switcher.
3069 */
3070 VMMSWITCHER enmSwitcher;
3071 PGMMODE enmShadowMode = pgmR3CalcShadowMode(pVM, enmGuestMode, pVM->pgm.s.enmHostMode, pVCpu->pgm.s.enmShadowMode, &enmSwitcher);
3072
3073#ifdef VBOX_WITH_RAW_MODE
3074 if (enmSwitcher != VMMSWITCHER_INVALID)
3075 {
3076 /*
3077 * Select new switcher.
3078 */
3079 int rc = VMMR3SelectSwitcher(pVM, enmSwitcher);
3080 if (RT_FAILURE(rc))
3081 {
3082 AssertReleaseMsgFailed(("VMMR3SelectSwitcher(%d) -> %Rrc\n", enmSwitcher, rc));
3083 return rc;
3084 }
3085 }
3086#endif
3087
3088 /*
3089 * Exit old mode(s).
3090 */
3091#if HC_ARCH_BITS == 32
3092 /* The nested shadow paging mode for AMD-V does change when running 64 bits guests on 32 bits hosts; typically PAE <-> AMD64 */
3093 const bool fForceShwEnterExit = ( fIsOldGuestPagingMode64Bits != fIsNewGuestPagingMode64Bits
3094 && enmShadowMode == PGMMODE_NESTED);
3095#else
3096 const bool fForceShwEnterExit = false;
3097#endif
3098 /* shadow */
3099 if ( enmShadowMode != pVCpu->pgm.s.enmShadowMode
3100 || fForceShwEnterExit)
3101 {
3102 LogFlow(("PGMR3ChangeMode: Shadow mode: %s -> %s\n", PGMGetModeName(pVCpu->pgm.s.enmShadowMode), PGMGetModeName(enmShadowMode)));
3103 if (PGM_SHW_PFN(Exit, pVCpu))
3104 {
3105 int rc = PGM_SHW_PFN(Exit, pVCpu)(pVCpu);
3106 if (RT_FAILURE(rc))
3107 {
3108 AssertMsgFailed(("Exit failed for shadow mode %d: %Rrc\n", pVCpu->pgm.s.enmShadowMode, rc));
3109 return rc;
3110 }
3111 }
3112
3113 }
3114 else
3115 LogFlow(("PGMR3ChangeMode: Shadow mode remains: %s\n", PGMGetModeName(pVCpu->pgm.s.enmShadowMode)));
3116
3117 /* guest */
3118 if (PGM_GST_PFN(Exit, pVCpu))
3119 {
3120 int rc = PGM_GST_PFN(Exit, pVCpu)(pVCpu);
3121 if (RT_FAILURE(rc))
3122 {
3123 AssertMsgFailed(("Exit failed for guest mode %d: %Rrc\n", pVCpu->pgm.s.enmGuestMode, rc));
3124 return rc;
3125 }
3126 }
3127
3128 /*
3129 * Load new paging mode data.
3130 */
3131 pgmR3ModeDataSwitch(pVM, pVCpu, enmShadowMode, enmGuestMode);
3132
3133 /*
3134 * Enter new shadow mode (if changed).
3135 */
3136 if ( enmShadowMode != pVCpu->pgm.s.enmShadowMode
3137 || fForceShwEnterExit)
3138 {
3139 int rc;
3140 pVCpu->pgm.s.enmShadowMode = enmShadowMode;
3141 switch (enmShadowMode)
3142 {
3143 case PGMMODE_32_BIT:
3144 rc = PGM_SHW_NAME_32BIT(Enter)(pVCpu, false);
3145 break;
3146 case PGMMODE_PAE:
3147 case PGMMODE_PAE_NX:
3148 rc = PGM_SHW_NAME_PAE(Enter)(pVCpu, false);
3149 break;
3150 case PGMMODE_AMD64:
3151 case PGMMODE_AMD64_NX:
3152 rc = PGM_SHW_NAME_AMD64(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3153 break;
3154 case PGMMODE_NESTED:
3155 rc = PGM_SHW_NAME_NESTED(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3156 break;
3157 case PGMMODE_EPT:
3158 rc = PGM_SHW_NAME_EPT(Enter)(pVCpu, fIsNewGuestPagingMode64Bits);
3159 break;
3160 case PGMMODE_REAL:
3161 case PGMMODE_PROTECTED:
3162 default:
3163 AssertReleaseMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
3164 return VERR_INTERNAL_ERROR;
3165 }
3166 if (RT_FAILURE(rc))
3167 {
3168 AssertReleaseMsgFailed(("Entering enmShadowMode=%d failed: %Rrc\n", enmShadowMode, rc));
3169 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
3170 return rc;
3171 }
3172 }
3173
3174 /*
3175 * Always flag the necessary updates
3176 */
3177 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
3178
3179 /*
3180 * Enter the new guest and shadow+guest modes.
3181 */
3182 int rc = -1;
3183 int rc2 = -1;
3184 RTGCPHYS GCPhysCR3 = NIL_RTGCPHYS;
3185 pVCpu->pgm.s.enmGuestMode = enmGuestMode;
3186 switch (enmGuestMode)
3187 {
3188 case PGMMODE_REAL:
3189 rc = PGM_GST_NAME_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3190 switch (pVCpu->pgm.s.enmShadowMode)
3191 {
3192 case PGMMODE_32_BIT:
3193 rc2 = PGM_BTH_NAME_32BIT_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3194 break;
3195 case PGMMODE_PAE:
3196 case PGMMODE_PAE_NX:
3197 rc2 = PGM_BTH_NAME_PAE_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3198 break;
3199 case PGMMODE_NESTED:
3200 rc2 = PGM_BTH_NAME_NESTED_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3201 break;
3202 case PGMMODE_EPT:
3203 rc2 = PGM_BTH_NAME_EPT_REAL(Enter)(pVCpu, NIL_RTGCPHYS);
3204 break;
3205 case PGMMODE_AMD64:
3206 case PGMMODE_AMD64_NX:
3207 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3208 default: AssertFailed(); break;
3209 }
3210 break;
3211
3212 case PGMMODE_PROTECTED:
3213 rc = PGM_GST_NAME_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3214 switch (pVCpu->pgm.s.enmShadowMode)
3215 {
3216 case PGMMODE_32_BIT:
3217 rc2 = PGM_BTH_NAME_32BIT_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3218 break;
3219 case PGMMODE_PAE:
3220 case PGMMODE_PAE_NX:
3221 rc2 = PGM_BTH_NAME_PAE_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3222 break;
3223 case PGMMODE_NESTED:
3224 rc2 = PGM_BTH_NAME_NESTED_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3225 break;
3226 case PGMMODE_EPT:
3227 rc2 = PGM_BTH_NAME_EPT_PROT(Enter)(pVCpu, NIL_RTGCPHYS);
3228 break;
3229 case PGMMODE_AMD64:
3230 case PGMMODE_AMD64_NX:
3231 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3232 default: AssertFailed(); break;
3233 }
3234 break;
3235
3236 case PGMMODE_32_BIT:
3237 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & X86_CR3_PAGE_MASK;
3238 rc = PGM_GST_NAME_32BIT(Enter)(pVCpu, GCPhysCR3);
3239 switch (pVCpu->pgm.s.enmShadowMode)
3240 {
3241 case PGMMODE_32_BIT:
3242 rc2 = PGM_BTH_NAME_32BIT_32BIT(Enter)(pVCpu, GCPhysCR3);
3243 break;
3244 case PGMMODE_PAE:
3245 case PGMMODE_PAE_NX:
3246 rc2 = PGM_BTH_NAME_PAE_32BIT(Enter)(pVCpu, GCPhysCR3);
3247 break;
3248 case PGMMODE_NESTED:
3249 rc2 = PGM_BTH_NAME_NESTED_32BIT(Enter)(pVCpu, GCPhysCR3);
3250 break;
3251 case PGMMODE_EPT:
3252 rc2 = PGM_BTH_NAME_EPT_32BIT(Enter)(pVCpu, GCPhysCR3);
3253 break;
3254 case PGMMODE_AMD64:
3255 case PGMMODE_AMD64_NX:
3256 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3257 default: AssertFailed(); break;
3258 }
3259 break;
3260
3261 case PGMMODE_PAE_NX:
3262 case PGMMODE_PAE:
3263 {
3264 uint32_t u32Dummy, u32Features;
3265
3266 CPUMGetGuestCpuId(pVCpu, 1, &u32Dummy, &u32Dummy, &u32Dummy, &u32Features);
3267 if (!(u32Features & X86_CPUID_FEATURE_EDX_PAE))
3268 return VMSetRuntimeError(pVM, VMSETRTERR_FLAGS_FATAL, "PAEmode",
3269 N_("The guest is trying to switch to the PAE mode which is currently disabled by default in VirtualBox. PAE support can be enabled using the VM settings (General/Advanced)"));
3270
3271 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & X86_CR3_PAE_PAGE_MASK;
3272 rc = PGM_GST_NAME_PAE(Enter)(pVCpu, GCPhysCR3);
3273 switch (pVCpu->pgm.s.enmShadowMode)
3274 {
3275 case PGMMODE_PAE:
3276 case PGMMODE_PAE_NX:
3277 rc2 = PGM_BTH_NAME_PAE_PAE(Enter)(pVCpu, GCPhysCR3);
3278 break;
3279 case PGMMODE_NESTED:
3280 rc2 = PGM_BTH_NAME_NESTED_PAE(Enter)(pVCpu, GCPhysCR3);
3281 break;
3282 case PGMMODE_EPT:
3283 rc2 = PGM_BTH_NAME_EPT_PAE(Enter)(pVCpu, GCPhysCR3);
3284 break;
3285 case PGMMODE_32_BIT:
3286 case PGMMODE_AMD64:
3287 case PGMMODE_AMD64_NX:
3288 AssertMsgFailed(("Should use PAE shadow mode!\n"));
3289 default: AssertFailed(); break;
3290 }
3291 break;
3292 }
3293
3294#ifdef VBOX_WITH_64_BITS_GUESTS
3295 case PGMMODE_AMD64_NX:
3296 case PGMMODE_AMD64:
3297 GCPhysCR3 = CPUMGetGuestCR3(pVCpu) & UINT64_C(0xfffffffffffff000); /** @todo define this mask! */
3298 rc = PGM_GST_NAME_AMD64(Enter)(pVCpu, GCPhysCR3);
3299 switch (pVCpu->pgm.s.enmShadowMode)
3300 {
3301 case PGMMODE_AMD64:
3302 case PGMMODE_AMD64_NX:
3303 rc2 = PGM_BTH_NAME_AMD64_AMD64(Enter)(pVCpu, GCPhysCR3);
3304 break;
3305 case PGMMODE_NESTED:
3306 rc2 = PGM_BTH_NAME_NESTED_AMD64(Enter)(pVCpu, GCPhysCR3);
3307 break;
3308 case PGMMODE_EPT:
3309 rc2 = PGM_BTH_NAME_EPT_AMD64(Enter)(pVCpu, GCPhysCR3);
3310 break;
3311 case PGMMODE_32_BIT:
3312 case PGMMODE_PAE:
3313 case PGMMODE_PAE_NX:
3314 AssertMsgFailed(("Should use AMD64 shadow mode!\n"));
3315 default: AssertFailed(); break;
3316 }
3317 break;
3318#endif
3319
3320 default:
3321 AssertReleaseMsgFailed(("enmGuestMode=%d\n", enmGuestMode));
3322 rc = VERR_NOT_IMPLEMENTED;
3323 break;
3324 }
3325
3326 /* status codes. */
3327 AssertRC(rc);
3328 AssertRC(rc2);
3329 if (RT_SUCCESS(rc))
3330 {
3331 rc = rc2;
3332 if (RT_SUCCESS(rc)) /* no informational status codes. */
3333 rc = VINF_SUCCESS;
3334 }
3335
3336 /* Notify HWACCM as well. */
3337 HWACCMR3PagingModeChanged(pVM, pVCpu, pVCpu->pgm.s.enmShadowMode, pVCpu->pgm.s.enmGuestMode);
3338 return rc;
3339}
3340
3341/**
3342 * Release the pgm lock if owned by the current VCPU
3343 *
3344 * @param pVM The VM to operate on.
3345 */
3346VMMR3DECL(void) PGMR3ReleaseOwnedLocks(PVM pVM)
3347{
3348 while (PDMCritSectIsOwner(&pVM->pgm.s.CritSect))
3349 PDMCritSectLeave(&pVM->pgm.s.CritSect);
3350}
3351
3352/**
3353 * Called by pgmPoolFlushAllInt prior to flushing the pool.
3354 *
3355 * @returns VBox status code, fully asserted.
3356 * @param pVM The VM handle.
3357 * @param pVCpu The VMCPU to operate on.
3358 */
3359int pgmR3ExitShadowModeBeforePoolFlush(PVM pVM, PVMCPU pVCpu)
3360{
3361 /* Unmap the old CR3 value before flushing everything. */
3362 int rc = PGM_BTH_PFN(UnmapCR3, pVCpu)(pVCpu);
3363 AssertRC(rc);
3364
3365 /* Exit the current shadow paging mode as well; nested paging and EPT use a root CR3 which will get flushed here. */
3366 rc = PGM_SHW_PFN(Exit, pVCpu)(pVCpu);
3367 AssertRC(rc);
3368 Assert(pVCpu->pgm.s.pShwPageCR3R3 == NULL);
3369 return rc;
3370}
3371
3372
3373/**
3374 * Called by pgmPoolFlushAllInt after flushing the pool.
3375 *
3376 * @returns VBox status code, fully asserted.
3377 * @param pVM The VM handle.
3378 * @param pVCpu The VMCPU to operate on.
3379 */
3380int pgmR3ReEnterShadowModeAfterPoolFlush(PVM pVM, PVMCPU pVCpu)
3381{
3382 pVCpu->pgm.s.enmShadowMode = PGMMODE_INVALID;
3383 int rc = PGMR3ChangeMode(pVM, pVCpu, PGMGetGuestMode(pVCpu));
3384 Assert(VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
3385 AssertRCReturn(rc, rc);
3386 AssertRCSuccessReturn(rc, VERR_IPE_UNEXPECTED_INFO_STATUS);
3387
3388 Assert(pVCpu->pgm.s.pShwPageCR3R3 != NULL);
3389 AssertMsg( pVCpu->pgm.s.enmShadowMode >= PGMMODE_NESTED
3390 || CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu),
3391 ("%RHp != %RHp %s\n", (RTHCPHYS)CPUMGetHyperCR3(pVCpu), PGMGetHyperCR3(pVCpu), PGMGetModeName(pVCpu->pgm.s.enmShadowMode)));
3392 return rc;
3393}
3394
3395
3396/**
3397 * Dumps a PAE shadow page table.
3398 *
3399 * @returns VBox status code (VINF_SUCCESS).
3400 * @param pVM The VM handle.
3401 * @param pPT Pointer to the page table.
3402 * @param u64Address The virtual address of the page table starts.
3403 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3404 * @param cMaxDepth The maxium depth.
3405 * @param pHlp Pointer to the output functions.
3406 */
3407static int pgmR3DumpHierarchyHCPaePT(PVM pVM, PX86PTPAE pPT, uint64_t u64Address, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3408{
3409 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3410 {
3411 X86PTEPAE Pte = pPT->a[i];
3412 if (Pte.n.u1Present)
3413 {
3414 pHlp->pfnPrintf(pHlp,
3415 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3416 ? "%016llx 3 | P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n"
3417 : "%08llx 2 | P %c %c %c %c %c %s %s %s %s 4K %c%c%c %016llx\n",
3418 u64Address + ((uint64_t)i << X86_PT_PAE_SHIFT),
3419 Pte.n.u1Write ? 'W' : 'R',
3420 Pte.n.u1User ? 'U' : 'S',
3421 Pte.n.u1Accessed ? 'A' : '-',
3422 Pte.n.u1Dirty ? 'D' : '-',
3423 Pte.n.u1Global ? 'G' : '-',
3424 Pte.n.u1WriteThru ? "WT" : "--",
3425 Pte.n.u1CacheDisable? "CD" : "--",
3426 Pte.n.u1PAT ? "AT" : "--",
3427 Pte.n.u1NoExecute ? "NX" : "--",
3428 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3429 Pte.u & RT_BIT(10) ? '1' : '0',
3430 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED? 'v' : '-',
3431 Pte.u & X86_PTE_PAE_PG_MASK);
3432 }
3433 }
3434 return VINF_SUCCESS;
3435}
3436
3437
3438/**
3439 * Dumps a PAE shadow page directory table.
3440 *
3441 * @returns VBox status code (VINF_SUCCESS).
3442 * @param pVM The VM handle.
3443 * @param HCPhys The physical address of the page directory table.
3444 * @param u64Address The virtual address of the page table starts.
3445 * @param cr4 The CR4, PSE is currently used.
3446 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3447 * @param cMaxDepth The maxium depth.
3448 * @param pHlp Pointer to the output functions.
3449 */
3450static int pgmR3DumpHierarchyHCPaePD(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3451{
3452 PX86PDPAE pPD = (PX86PDPAE)MMPagePhys2Page(pVM, HCPhys);
3453 if (!pPD)
3454 {
3455 pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory at HCPhys=%RHp was not found in the page pool!\n",
3456 fLongMode ? 16 : 8, u64Address, HCPhys);
3457 return VERR_INVALID_PARAMETER;
3458 }
3459 const bool fBigPagesSupported = fLongMode || !!(cr4 & X86_CR4_PSE);
3460
3461 int rc = VINF_SUCCESS;
3462 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3463 {
3464 X86PDEPAE Pde = pPD->a[i];
3465 if (Pde.n.u1Present)
3466 {
3467 if (fBigPagesSupported && Pde.b.u1Size)
3468 pHlp->pfnPrintf(pHlp,
3469 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3470 ? "%016llx 2 | P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n"
3471 : "%08llx 1 | P %c %c %c %c %c %s %s %s %s 4M %c%c%c %016llx\n",
3472 u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3473 Pde.b.u1Write ? 'W' : 'R',
3474 Pde.b.u1User ? 'U' : 'S',
3475 Pde.b.u1Accessed ? 'A' : '-',
3476 Pde.b.u1Dirty ? 'D' : '-',
3477 Pde.b.u1Global ? 'G' : '-',
3478 Pde.b.u1WriteThru ? "WT" : "--",
3479 Pde.b.u1CacheDisable? "CD" : "--",
3480 Pde.b.u1PAT ? "AT" : "--",
3481 Pde.b.u1NoExecute ? "NX" : "--",
3482 Pde.u & RT_BIT_64(9) ? '1' : '0',
3483 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3484 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3485 Pde.u & X86_PDE_PAE_PG_MASK);
3486 else
3487 {
3488 pHlp->pfnPrintf(pHlp,
3489 fLongMode /*P R S A D G WT CD AT NX 4M a p ? */
3490 ? "%016llx 2 | P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n"
3491 : "%08llx 1 | P %c %c %c %c %c %s %s .. %s 4K %c%c%c %016llx\n",
3492 u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT),
3493 Pde.n.u1Write ? 'W' : 'R',
3494 Pde.n.u1User ? 'U' : 'S',
3495 Pde.n.u1Accessed ? 'A' : '-',
3496 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3497 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3498 Pde.n.u1WriteThru ? "WT" : "--",
3499 Pde.n.u1CacheDisable? "CD" : "--",
3500 Pde.n.u1NoExecute ? "NX" : "--",
3501 Pde.u & RT_BIT_64(9) ? '1' : '0',
3502 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3503 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3504 Pde.u & X86_PDE_PAE_PG_MASK);
3505 if (cMaxDepth >= 1)
3506 {
3507 /** @todo what about using the page pool for mapping PTs? */
3508 uint64_t u64AddressPT = u64Address + ((uint64_t)i << X86_PD_PAE_SHIFT);
3509 RTHCPHYS HCPhysPT = Pde.u & X86_PDE_PAE_PG_MASK;
3510 PX86PTPAE pPT = NULL;
3511 if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3512 pPT = (PX86PTPAE)MMPagePhys2Page(pVM, HCPhysPT);
3513 else
3514 {
3515 for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3516 {
3517 uint64_t off = u64AddressPT - pMap->GCPtr;
3518 if (off < pMap->cb)
3519 {
3520 const int iPDE = (uint32_t)(off >> X86_PD_SHIFT);
3521 const int iSub = (int)((off >> X86_PD_PAE_SHIFT) & 1); /* MSC is a pain sometimes */
3522 if ((iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0) != HCPhysPT)
3523 pHlp->pfnPrintf(pHlp, "%0*llx error! Mapping error! PT %d has HCPhysPT=%RHp not %RHp is in the PD.\n",
3524 fLongMode ? 16 : 8, u64AddressPT, iPDE,
3525 iSub ? pMap->aPTs[iPDE].HCPhysPaePT1 : pMap->aPTs[iPDE].HCPhysPaePT0, HCPhysPT);
3526 pPT = &pMap->aPTs[iPDE].paPaePTsR3[iSub];
3527 }
3528 }
3529 }
3530 int rc2 = VERR_INVALID_PARAMETER;
3531 if (pPT)
3532 rc2 = pgmR3DumpHierarchyHCPaePT(pVM, pPT, u64AddressPT, fLongMode, cMaxDepth - 1, pHlp);
3533 else
3534 pHlp->pfnPrintf(pHlp, "%0*llx error! Page table at HCPhys=%RHp was not found in the page pool!\n",
3535 fLongMode ? 16 : 8, u64AddressPT, HCPhysPT);
3536 if (rc2 < rc && RT_SUCCESS(rc))
3537 rc = rc2;
3538 }
3539 }
3540 }
3541 }
3542 return rc;
3543}
3544
3545
3546/**
3547 * Dumps a PAE shadow page directory pointer table.
3548 *
3549 * @returns VBox status code (VINF_SUCCESS).
3550 * @param pVM The VM handle.
3551 * @param HCPhys The physical address of the page directory pointer table.
3552 * @param u64Address The virtual address of the page table starts.
3553 * @param cr4 The CR4, PSE is currently used.
3554 * @param fLongMode Set if this a long mode table; clear if it's a legacy mode table.
3555 * @param cMaxDepth The maxium depth.
3556 * @param pHlp Pointer to the output functions.
3557 */
3558static int pgmR3DumpHierarchyHCPaePDPT(PVM pVM, RTHCPHYS HCPhys, uint64_t u64Address, uint32_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3559{
3560 PX86PDPT pPDPT = (PX86PDPT)MMPagePhys2Page(pVM, HCPhys);
3561 if (!pPDPT)
3562 {
3563 pHlp->pfnPrintf(pHlp, "%0*llx error! Page directory pointer table at HCPhys=%RHp was not found in the page pool!\n",
3564 fLongMode ? 16 : 8, u64Address, HCPhys);
3565 return VERR_INVALID_PARAMETER;
3566 }
3567
3568 int rc = VINF_SUCCESS;
3569 const unsigned c = fLongMode ? RT_ELEMENTS(pPDPT->a) : X86_PG_PAE_PDPE_ENTRIES;
3570 for (unsigned i = 0; i < c; i++)
3571 {
3572 X86PDPE Pdpe = pPDPT->a[i];
3573 if (Pdpe.n.u1Present)
3574 {
3575 if (fLongMode)
3576 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a p ? */
3577 "%016llx 1 | P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3578 u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3579 Pdpe.lm.u1Write ? 'W' : 'R',
3580 Pdpe.lm.u1User ? 'U' : 'S',
3581 Pdpe.lm.u1Accessed ? 'A' : '-',
3582 Pdpe.lm.u3Reserved & 1? '?' : '.', /* ignored */
3583 Pdpe.lm.u3Reserved & 4? '!' : '.', /* mbz */
3584 Pdpe.lm.u1WriteThru ? "WT" : "--",
3585 Pdpe.lm.u1CacheDisable? "CD" : "--",
3586 Pdpe.lm.u3Reserved & 2? "!" : "..",/* mbz */
3587 Pdpe.lm.u1NoExecute ? "NX" : "--",
3588 Pdpe.u & RT_BIT(9) ? '1' : '0',
3589 Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3590 Pdpe.u & RT_BIT(11) ? '1' : '0',
3591 Pdpe.u & X86_PDPE_PG_MASK);
3592 else
3593 pHlp->pfnPrintf(pHlp, /*P G WT CD AT NX 4M a p ? */
3594 "%08x 0 | P %c %s %s %s %s .. %c%c%c %016llx\n",
3595 i << X86_PDPT_SHIFT,
3596 Pdpe.n.u4Reserved & 1? '!' : '.', /* mbz */
3597 Pdpe.n.u4Reserved & 4? '!' : '.', /* mbz */
3598 Pdpe.n.u1WriteThru ? "WT" : "--",
3599 Pdpe.n.u1CacheDisable? "CD" : "--",
3600 Pdpe.n.u4Reserved & 2? "!" : "..",/* mbz */
3601 Pdpe.u & RT_BIT(9) ? '1' : '0',
3602 Pdpe.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3603 Pdpe.u & RT_BIT(11) ? '1' : '0',
3604 Pdpe.u & X86_PDPE_PG_MASK);
3605 if (cMaxDepth >= 1)
3606 {
3607 int rc2 = pgmR3DumpHierarchyHCPaePD(pVM, Pdpe.u & X86_PDPE_PG_MASK, u64Address + ((uint64_t)i << X86_PDPT_SHIFT),
3608 cr4, fLongMode, cMaxDepth - 1, pHlp);
3609 if (rc2 < rc && RT_SUCCESS(rc))
3610 rc = rc2;
3611 }
3612 }
3613 }
3614 return rc;
3615}
3616
3617
3618/**
3619 * Dumps a 32-bit shadow page table.
3620 *
3621 * @returns VBox status code (VINF_SUCCESS).
3622 * @param pVM The VM handle.
3623 * @param HCPhys The physical address of the table.
3624 * @param cr4 The CR4, PSE is currently used.
3625 * @param cMaxDepth The maxium depth.
3626 * @param pHlp Pointer to the output functions.
3627 */
3628static int pgmR3DumpHierarchyHcPaePML4(PVM pVM, RTHCPHYS HCPhys, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3629{
3630 PX86PML4 pPML4 = (PX86PML4)MMPagePhys2Page(pVM, HCPhys);
3631 if (!pPML4)
3632 {
3633 pHlp->pfnPrintf(pHlp, "Page map level 4 at HCPhys=%RHp was not found in the page pool!\n", HCPhys);
3634 return VERR_INVALID_PARAMETER;
3635 }
3636
3637 int rc = VINF_SUCCESS;
3638 for (unsigned i = 0; i < RT_ELEMENTS(pPML4->a); i++)
3639 {
3640 X86PML4E Pml4e = pPML4->a[i];
3641 if (Pml4e.n.u1Present)
3642 {
3643 uint64_t u64Address = ((uint64_t)i << X86_PML4_SHIFT) | (((uint64_t)i >> (X86_PML4_SHIFT - X86_PDPT_SHIFT - 1)) * 0xffff000000000000ULL);
3644 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a p ? */
3645 "%016llx 0 | P %c %c %c %c %c %s %s %s %s .. %c%c%c %016llx\n",
3646 u64Address,
3647 Pml4e.n.u1Write ? 'W' : 'R',
3648 Pml4e.n.u1User ? 'U' : 'S',
3649 Pml4e.n.u1Accessed ? 'A' : '-',
3650 Pml4e.n.u3Reserved & 1? '?' : '.', /* ignored */
3651 Pml4e.n.u3Reserved & 4? '!' : '.', /* mbz */
3652 Pml4e.n.u1WriteThru ? "WT" : "--",
3653 Pml4e.n.u1CacheDisable? "CD" : "--",
3654 Pml4e.n.u3Reserved & 2? "!" : "..",/* mbz */
3655 Pml4e.n.u1NoExecute ? "NX" : "--",
3656 Pml4e.u & RT_BIT(9) ? '1' : '0',
3657 Pml4e.u & PGM_PLXFLAGS_PERMANENT ? 'p' : '-',
3658 Pml4e.u & RT_BIT(11) ? '1' : '0',
3659 Pml4e.u & X86_PML4E_PG_MASK);
3660
3661 if (cMaxDepth >= 1)
3662 {
3663 int rc2 = pgmR3DumpHierarchyHCPaePDPT(pVM, Pml4e.u & X86_PML4E_PG_MASK, u64Address, cr4, true, cMaxDepth - 1, pHlp);
3664 if (rc2 < rc && RT_SUCCESS(rc))
3665 rc = rc2;
3666 }
3667 }
3668 }
3669 return rc;
3670}
3671
3672
3673/**
3674 * Dumps a 32-bit shadow page table.
3675 *
3676 * @returns VBox status code (VINF_SUCCESS).
3677 * @param pVM The VM handle.
3678 * @param pPT Pointer to the page table.
3679 * @param u32Address The virtual address this table starts at.
3680 * @param pHlp Pointer to the output functions.
3681 */
3682int pgmR3DumpHierarchyHC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, PCDBGFINFOHLP pHlp)
3683{
3684 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3685 {
3686 X86PTE Pte = pPT->a[i];
3687 if (Pte.n.u1Present)
3688 {
3689 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3690 "%08x 1 | P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3691 u32Address + (i << X86_PT_SHIFT),
3692 Pte.n.u1Write ? 'W' : 'R',
3693 Pte.n.u1User ? 'U' : 'S',
3694 Pte.n.u1Accessed ? 'A' : '-',
3695 Pte.n.u1Dirty ? 'D' : '-',
3696 Pte.n.u1Global ? 'G' : '-',
3697 Pte.n.u1WriteThru ? "WT" : "--",
3698 Pte.n.u1CacheDisable? "CD" : "--",
3699 Pte.n.u1PAT ? "AT" : "--",
3700 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3701 Pte.u & RT_BIT(10) ? '1' : '0',
3702 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3703 Pte.u & X86_PDE_PG_MASK);
3704 }
3705 }
3706 return VINF_SUCCESS;
3707}
3708
3709
3710/**
3711 * Dumps a 32-bit shadow page directory and page tables.
3712 *
3713 * @returns VBox status code (VINF_SUCCESS).
3714 * @param pVM The VM handle.
3715 * @param cr3 The root of the hierarchy.
3716 * @param cr4 The CR4, PSE is currently used.
3717 * @param cMaxDepth How deep into the hierarchy the dumper should go.
3718 * @param pHlp Pointer to the output functions.
3719 */
3720int pgmR3DumpHierarchyHC32BitPD(PVM pVM, uint32_t cr3, uint32_t cr4, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3721{
3722 PX86PD pPD = (PX86PD)MMPagePhys2Page(pVM, cr3 & X86_CR3_PAGE_MASK);
3723 if (!pPD)
3724 {
3725 pHlp->pfnPrintf(pHlp, "Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK);
3726 return VERR_INVALID_PARAMETER;
3727 }
3728
3729 int rc = VINF_SUCCESS;
3730 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3731 {
3732 X86PDE Pde = pPD->a[i];
3733 if (Pde.n.u1Present)
3734 {
3735 const uint32_t u32Address = i << X86_PD_SHIFT;
3736 if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3737 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3738 "%08x 0 | P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3739 u32Address,
3740 Pde.b.u1Write ? 'W' : 'R',
3741 Pde.b.u1User ? 'U' : 'S',
3742 Pde.b.u1Accessed ? 'A' : '-',
3743 Pde.b.u1Dirty ? 'D' : '-',
3744 Pde.b.u1Global ? 'G' : '-',
3745 Pde.b.u1WriteThru ? "WT" : "--",
3746 Pde.b.u1CacheDisable? "CD" : "--",
3747 Pde.b.u1PAT ? "AT" : "--",
3748 Pde.u & RT_BIT_64(9) ? '1' : '0',
3749 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3750 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3751 Pde.u & X86_PDE4M_PG_MASK);
3752 else
3753 {
3754 pHlp->pfnPrintf(pHlp, /*P R S A D G WT CD AT NX 4M a m d */
3755 "%08x 0 | P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3756 u32Address,
3757 Pde.n.u1Write ? 'W' : 'R',
3758 Pde.n.u1User ? 'U' : 'S',
3759 Pde.n.u1Accessed ? 'A' : '-',
3760 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3761 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3762 Pde.n.u1WriteThru ? "WT" : "--",
3763 Pde.n.u1CacheDisable? "CD" : "--",
3764 Pde.u & RT_BIT_64(9) ? '1' : '0',
3765 Pde.u & PGM_PDFLAGS_MAPPING ? 'm' : '-',
3766 Pde.u & PGM_PDFLAGS_TRACK_DIRTY ? 'd' : '-',
3767 Pde.u & X86_PDE_PG_MASK);
3768 if (cMaxDepth >= 1)
3769 {
3770 /** @todo what about using the page pool for mapping PTs? */
3771 RTHCPHYS HCPhys = Pde.u & X86_PDE_PG_MASK;
3772 PX86PT pPT = NULL;
3773 if (!(Pde.u & PGM_PDFLAGS_MAPPING))
3774 pPT = (PX86PT)MMPagePhys2Page(pVM, HCPhys);
3775 else
3776 {
3777 for (PPGMMAPPING pMap = pVM->pgm.s.pMappingsR3; pMap; pMap = pMap->pNextR3)
3778 if (u32Address - pMap->GCPtr < pMap->cb)
3779 {
3780 int iPDE = (u32Address - pMap->GCPtr) >> X86_PD_SHIFT;
3781 if (pMap->aPTs[iPDE].HCPhysPT != HCPhys)
3782 pHlp->pfnPrintf(pHlp, "%08x error! Mapping error! PT %d has HCPhysPT=%RHp not %RHp is in the PD.\n",
3783 u32Address, iPDE, pMap->aPTs[iPDE].HCPhysPT, HCPhys);
3784 pPT = pMap->aPTs[iPDE].pPTR3;
3785 }
3786 }
3787 int rc2 = VERR_INVALID_PARAMETER;
3788 if (pPT)
3789 rc2 = pgmR3DumpHierarchyHC32BitPT(pVM, pPT, u32Address, pHlp);
3790 else
3791 pHlp->pfnPrintf(pHlp, "%08x error! Page table at %#x was not found in the page pool!\n", u32Address, HCPhys);
3792 if (rc2 < rc && RT_SUCCESS(rc))
3793 rc = rc2;
3794 }
3795 }
3796 }
3797 }
3798
3799 return rc;
3800}
3801
3802
3803/**
3804 * Dumps a 32-bit shadow page table.
3805 *
3806 * @returns VBox status code (VINF_SUCCESS).
3807 * @param pVM The VM handle.
3808 * @param pPT Pointer to the page table.
3809 * @param u32Address The virtual address this table starts at.
3810 * @param PhysSearch Address to search for.
3811 */
3812int pgmR3DumpHierarchyGC32BitPT(PVM pVM, PX86PT pPT, uint32_t u32Address, RTGCPHYS PhysSearch)
3813{
3814 for (unsigned i = 0; i < RT_ELEMENTS(pPT->a); i++)
3815 {
3816 X86PTE Pte = pPT->a[i];
3817 if (Pte.n.u1Present)
3818 {
3819 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3820 "%08x 1 | P %c %c %c %c %c %s %s %s .. 4K %c%c%c %08x\n",
3821 u32Address + (i << X86_PT_SHIFT),
3822 Pte.n.u1Write ? 'W' : 'R',
3823 Pte.n.u1User ? 'U' : 'S',
3824 Pte.n.u1Accessed ? 'A' : '-',
3825 Pte.n.u1Dirty ? 'D' : '-',
3826 Pte.n.u1Global ? 'G' : '-',
3827 Pte.n.u1WriteThru ? "WT" : "--",
3828 Pte.n.u1CacheDisable? "CD" : "--",
3829 Pte.n.u1PAT ? "AT" : "--",
3830 Pte.u & PGM_PTFLAGS_TRACK_DIRTY ? 'd' : '-',
3831 Pte.u & RT_BIT(10) ? '1' : '0',
3832 Pte.u & PGM_PTFLAGS_CSAM_VALIDATED ? 'v' : '-',
3833 Pte.u & X86_PDE_PG_MASK));
3834
3835 if ((Pte.u & X86_PDE_PG_MASK) == PhysSearch)
3836 {
3837 uint64_t fPageShw = 0;
3838 RTHCPHYS pPhysHC = 0;
3839
3840 /** @todo SMP support!! */
3841 PGMShwGetPage(&pVM->aCpus[0], (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), &fPageShw, &pPhysHC);
3842 Log(("Found %RGp at %RGv -> flags=%llx\n", PhysSearch, (RTGCPTR)(u32Address + (i << X86_PT_SHIFT)), fPageShw));
3843 }
3844 }
3845 }
3846 return VINF_SUCCESS;
3847}
3848
3849
3850/**
3851 * Dumps a 32-bit guest page directory and page tables.
3852 *
3853 * @returns VBox status code (VINF_SUCCESS).
3854 * @param pVM The VM handle.
3855 * @param cr3 The root of the hierarchy.
3856 * @param cr4 The CR4, PSE is currently used.
3857 * @param PhysSearch Address to search for.
3858 */
3859VMMR3DECL(int) PGMR3DumpHierarchyGC(PVM pVM, uint64_t cr3, uint64_t cr4, RTGCPHYS PhysSearch)
3860{
3861 bool fLongMode = false;
3862 const unsigned cch = fLongMode ? 16 : 8; NOREF(cch);
3863 PX86PD pPD = 0;
3864
3865 int rc = PGM_GCPHYS_2_PTR(pVM, cr3 & X86_CR3_PAGE_MASK, &pPD);
3866 if (RT_FAILURE(rc) || !pPD)
3867 {
3868 Log(("Page directory at %#x was not found in the page pool!\n", cr3 & X86_CR3_PAGE_MASK));
3869 return VERR_INVALID_PARAMETER;
3870 }
3871
3872 Log(("cr3=%08x cr4=%08x%s\n"
3873 "%-*s P - Present\n"
3874 "%-*s | R/W - Read (0) / Write (1)\n"
3875 "%-*s | | U/S - User (1) / Supervisor (0)\n"
3876 "%-*s | | | A - Accessed\n"
3877 "%-*s | | | | D - Dirty\n"
3878 "%-*s | | | | | G - Global\n"
3879 "%-*s | | | | | | WT - Write thru\n"
3880 "%-*s | | | | | | | CD - Cache disable\n"
3881 "%-*s | | | | | | | | AT - Attribute table (PAT)\n"
3882 "%-*s | | | | | | | | | NX - No execute (K8)\n"
3883 "%-*s | | | | | | | | | | 4K/4M/2M - Page size.\n"
3884 "%-*s | | | | | | | | | | | AVL - a=allocated; m=mapping; d=track dirty;\n"
3885 "%-*s | | | | | | | | | | | | p=permanent; v=validated;\n"
3886 "%-*s Level | | | | | | | | | | | | Page\n"
3887 /* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3888 - W U - - - -- -- -- -- -- 010 */
3889 , cr3, cr4, fLongMode ? " Long Mode" : "",
3890 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
3891 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address"));
3892
3893 for (unsigned i = 0; i < RT_ELEMENTS(pPD->a); i++)
3894 {
3895 X86PDE Pde = pPD->a[i];
3896 if (Pde.n.u1Present)
3897 {
3898 const uint32_t u32Address = i << X86_PD_SHIFT;
3899
3900 if ((cr4 & X86_CR4_PSE) && Pde.b.u1Size)
3901 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3902 "%08x 0 | P %c %c %c %c %c %s %s %s .. 4M %c%c%c %08x\n",
3903 u32Address,
3904 Pde.b.u1Write ? 'W' : 'R',
3905 Pde.b.u1User ? 'U' : 'S',
3906 Pde.b.u1Accessed ? 'A' : '-',
3907 Pde.b.u1Dirty ? 'D' : '-',
3908 Pde.b.u1Global ? 'G' : '-',
3909 Pde.b.u1WriteThru ? "WT" : "--",
3910 Pde.b.u1CacheDisable? "CD" : "--",
3911 Pde.b.u1PAT ? "AT" : "--",
3912 Pde.u & RT_BIT(9) ? '1' : '0',
3913 Pde.u & RT_BIT(10) ? '1' : '0',
3914 Pde.u & RT_BIT(11) ? '1' : '0',
3915 pgmGstGet4MBPhysPage(&pVM->pgm.s, Pde)));
3916 /** @todo PhysSearch */
3917 else
3918 {
3919 Log(( /*P R S A D G WT CD AT NX 4M a m d */
3920 "%08x 0 | P %c %c %c %c %c %s %s .. .. 4K %c%c%c %08x\n",
3921 u32Address,
3922 Pde.n.u1Write ? 'W' : 'R',
3923 Pde.n.u1User ? 'U' : 'S',
3924 Pde.n.u1Accessed ? 'A' : '-',
3925 Pde.n.u1Reserved0 ? '?' : '.', /* ignored */
3926 Pde.n.u1Reserved1 ? '?' : '.', /* ignored */
3927 Pde.n.u1WriteThru ? "WT" : "--",
3928 Pde.n.u1CacheDisable? "CD" : "--",
3929 Pde.u & RT_BIT(9) ? '1' : '0',
3930 Pde.u & RT_BIT(10) ? '1' : '0',
3931 Pde.u & RT_BIT(11) ? '1' : '0',
3932 Pde.u & X86_PDE_PG_MASK));
3933 ////if (cMaxDepth >= 1)
3934 {
3935 /** @todo what about using the page pool for mapping PTs? */
3936 RTGCPHYS GCPhys = Pde.u & X86_PDE_PG_MASK;
3937 PX86PT pPT = NULL;
3938
3939 rc = PGM_GCPHYS_2_PTR(pVM, GCPhys, &pPT);
3940
3941 int rc2 = VERR_INVALID_PARAMETER;
3942 if (pPT)
3943 rc2 = pgmR3DumpHierarchyGC32BitPT(pVM, pPT, u32Address, PhysSearch);
3944 else
3945 Log(("%08x error! Page table at %#x was not found in the page pool!\n", u32Address, GCPhys));
3946 if (rc2 < rc && RT_SUCCESS(rc))
3947 rc = rc2;
3948 }
3949 }
3950 }
3951 }
3952
3953 return rc;
3954}
3955
3956
3957/**
3958 * Dumps a page table hierarchy use only physical addresses and cr4/lm flags.
3959 *
3960 * @returns VBox status code (VINF_SUCCESS).
3961 * @param pVM The VM handle.
3962 * @param cr3 The root of the hierarchy.
3963 * @param cr4 The cr4, only PAE and PSE is currently used.
3964 * @param fLongMode Set if long mode, false if not long mode.
3965 * @param cMaxDepth Number of levels to dump.
3966 * @param pHlp Pointer to the output functions.
3967 */
3968VMMR3DECL(int) PGMR3DumpHierarchyHC(PVM pVM, uint64_t cr3, uint64_t cr4, bool fLongMode, unsigned cMaxDepth, PCDBGFINFOHLP pHlp)
3969{
3970 if (!pHlp)
3971 pHlp = DBGFR3InfoLogHlp();
3972 if (!cMaxDepth)
3973 return VINF_SUCCESS;
3974 const unsigned cch = fLongMode ? 16 : 8;
3975 pHlp->pfnPrintf(pHlp,
3976 "cr3=%08x cr4=%08x%s\n"
3977 "%-*s P - Present\n"
3978 "%-*s | R/W - Read (0) / Write (1)\n"
3979 "%-*s | | U/S - User (1) / Supervisor (0)\n"
3980 "%-*s | | | A - Accessed\n"
3981 "%-*s | | | | D - Dirty\n"
3982 "%-*s | | | | | G - Global\n"
3983 "%-*s | | | | | | WT - Write thru\n"
3984 "%-*s | | | | | | | CD - Cache disable\n"
3985 "%-*s | | | | | | | | AT - Attribute table (PAT)\n"
3986 "%-*s | | | | | | | | | NX - No execute (K8)\n"
3987 "%-*s | | | | | | | | | | 4K/4M/2M - Page size.\n"
3988 "%-*s | | | | | | | | | | | AVL - a=allocated; m=mapping; d=track dirty;\n"
3989 "%-*s | | | | | | | | | | | | p=permanent; v=validated;\n"
3990 "%-*s Level | | | | | | | | | | | | Page\n"
3991 /* xxxx n **** P R S A D G WT CD AT NX 4M AVL xxxxxxxxxxxxx
3992 - W U - - - -- -- -- -- -- 010 */
3993 , cr3, cr4, fLongMode ? " Long Mode" : "",
3994 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "",
3995 cch, "", cch, "", cch, "", cch, "", cch, "", cch, "", cch, "Address");
3996 if (cr4 & X86_CR4_PAE)
3997 {
3998 if (fLongMode)
3999 return pgmR3DumpHierarchyHcPaePML4(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4000 return pgmR3DumpHierarchyHCPaePDPT(pVM, cr3 & X86_CR3_PAE_PAGE_MASK, 0, cr4, false, cMaxDepth, pHlp);
4001 }
4002 return pgmR3DumpHierarchyHC32BitPD(pVM, cr3 & X86_CR3_PAGE_MASK, cr4, cMaxDepth, pHlp);
4003}
4004
4005#ifdef VBOX_WITH_DEBUGGER
4006
4007/**
4008 * The '.pgmram' command.
4009 *
4010 * @returns VBox status.
4011 * @param pCmd Pointer to the command descriptor (as registered).
4012 * @param pCmdHlp Pointer to command helper functions.
4013 * @param pVM Pointer to the current VM (if any).
4014 * @param paArgs Pointer to (readonly) array of arguments.
4015 * @param cArgs Number of arguments in the array.
4016 */
4017static DECLCALLBACK(int) pgmR3CmdRam(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4018{
4019 /*
4020 * Validate input.
4021 */
4022 if (!pVM)
4023 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4024 if (!pVM->pgm.s.pRamRangesRC)
4025 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Sorry, no Ram is registered.\n");
4026
4027 /*
4028 * Dump the ranges.
4029 */
4030 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "From - To (incl) pvHC\n");
4031 PPGMRAMRANGE pRam;
4032 for (pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
4033 {
4034 rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL,
4035 "%RGp - %RGp %p\n",
4036 pRam->GCPhys, pRam->GCPhysLast, pRam->pvR3);
4037 if (RT_FAILURE(rc))
4038 return rc;
4039 }
4040
4041 return VINF_SUCCESS;
4042}
4043
4044
4045/**
4046 * The '.pgmerror' and '.pgmerroroff' commands.
4047 *
4048 * @returns VBox status.
4049 * @param pCmd Pointer to the command descriptor (as registered).
4050 * @param pCmdHlp Pointer to command helper functions.
4051 * @param pVM Pointer to the current VM (if any).
4052 * @param paArgs Pointer to (readonly) array of arguments.
4053 * @param cArgs Number of arguments in the array.
4054 */
4055static DECLCALLBACK(int) pgmR3CmdError(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4056{
4057 /*
4058 * Validate input.
4059 */
4060 if (!pVM)
4061 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4062 AssertReturn(cArgs == 0 || (cArgs == 1 && paArgs[0].enmType == DBGCVAR_TYPE_STRING),
4063 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Hit bug in the parser.\n"));
4064
4065 if (!cArgs)
4066 {
4067 /*
4068 * Print the list of error injection locations with status.
4069 */
4070 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "PGM error inject locations:\n");
4071 pCmdHlp->pfnPrintf(pCmdHlp, NULL, " handy - %RTbool\n", pVM->pgm.s.fErrInjHandyPages);
4072 }
4073 else
4074 {
4075
4076 /*
4077 * String switch on where to inject the error.
4078 */
4079 bool const fNewState = !strcmp(pCmd->pszCmd, "pgmerror");
4080 const char *pszWhere = paArgs[0].u.pszString;
4081 if (!strcmp(pszWhere, "handy"))
4082 ASMAtomicWriteBool(&pVM->pgm.s.fErrInjHandyPages, fNewState);
4083 else
4084 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Invalid 'where' value: %s.\n", pszWhere);
4085 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "done\n");
4086 }
4087 return VINF_SUCCESS;
4088}
4089
4090
4091/**
4092 * The '.pgmsync' command.
4093 *
4094 * @returns VBox status.
4095 * @param pCmd Pointer to the command descriptor (as registered).
4096 * @param pCmdHlp Pointer to command helper functions.
4097 * @param pVM Pointer to the current VM (if any).
4098 * @param paArgs Pointer to (readonly) array of arguments.
4099 * @param cArgs Number of arguments in the array.
4100 */
4101static DECLCALLBACK(int) pgmR3CmdSync(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4102{
4103 /** @todo SMP support */
4104 PVMCPU pVCpu = &pVM->aCpus[0];
4105
4106 /*
4107 * Validate input.
4108 */
4109 if (!pVM)
4110 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4111
4112 /*
4113 * Force page directory sync.
4114 */
4115 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
4116
4117 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Forcing page directory sync.\n");
4118 if (RT_FAILURE(rc))
4119 return rc;
4120
4121 return VINF_SUCCESS;
4122}
4123
4124
4125#ifdef VBOX_STRICT
4126/**
4127 * The '.pgmassertcr3' command.
4128 *
4129 * @returns VBox status.
4130 * @param pCmd Pointer to the command descriptor (as registered).
4131 * @param pCmdHlp Pointer to command helper functions.
4132 * @param pVM Pointer to the current VM (if any).
4133 * @param paArgs Pointer to (readonly) array of arguments.
4134 * @param cArgs Number of arguments in the array.
4135 */
4136static DECLCALLBACK(int) pgmR3CmdAssertCR3(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4137{
4138 /** @todo SMP support!! */
4139 PVMCPU pVCpu = &pVM->aCpus[0];
4140
4141 /*
4142 * Validate input.
4143 */
4144 if (!pVM)
4145 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4146
4147 int rc = pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Checking shadow CR3 page tables for consistency.\n");
4148 if (RT_FAILURE(rc))
4149 return rc;
4150
4151 PGMAssertCR3(pVM, pVCpu, CPUMGetGuestCR3(pVCpu), CPUMGetGuestCR4(pVCpu));
4152
4153 return VINF_SUCCESS;
4154}
4155#endif /* VBOX_STRICT */
4156
4157
4158/**
4159 * The '.pgmsyncalways' command.
4160 *
4161 * @returns VBox status.
4162 * @param pCmd Pointer to the command descriptor (as registered).
4163 * @param pCmdHlp Pointer to command helper functions.
4164 * @param pVM Pointer to the current VM (if any).
4165 * @param paArgs Pointer to (readonly) array of arguments.
4166 * @param cArgs Number of arguments in the array.
4167 */
4168static DECLCALLBACK(int) pgmR3CmdSyncAlways(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4169{
4170 /** @todo SMP support!! */
4171 PVMCPU pVCpu = &pVM->aCpus[0];
4172
4173 /*
4174 * Validate input.
4175 */
4176 if (!pVM)
4177 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4178
4179 /*
4180 * Force page directory sync.
4181 */
4182 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS)
4183 {
4184 ASMAtomicAndU32(&pVCpu->pgm.s.fSyncFlags, ~PGM_SYNC_ALWAYS);
4185 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Disabled permanent forced page directory syncing.\n");
4186 }
4187 else
4188 {
4189 ASMAtomicOrU32(&pVCpu->pgm.s.fSyncFlags, PGM_SYNC_ALWAYS);
4190 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
4191 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Enabled permanent forced page directory syncing.\n");
4192 }
4193}
4194
4195
4196/**
4197 * The '.pgmsyncalways' command.
4198 *
4199 * @returns VBox status.
4200 * @param pCmd Pointer to the command descriptor (as registered).
4201 * @param pCmdHlp Pointer to command helper functions.
4202 * @param pVM Pointer to the current VM (if any).
4203 * @param paArgs Pointer to (readonly) array of arguments.
4204 * @param cArgs Number of arguments in the array.
4205 */
4206static DECLCALLBACK(int) pgmR3CmdPhysToFile(PCDBGCCMD pCmd, PDBGCCMDHLP pCmdHlp, PVM pVM, PCDBGCVAR paArgs, unsigned cArgs, PDBGCVAR pResult)
4207{
4208 /*
4209 * Validate input.
4210 */
4211 if (!pVM)
4212 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: The command requires a VM to be selected.\n");
4213 if ( cArgs < 1
4214 || cArgs > 2
4215 || paArgs[0].enmType != DBGCVAR_TYPE_STRING
4216 || ( cArgs > 1
4217 && paArgs[1].enmType != DBGCVAR_TYPE_STRING))
4218 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: parser error, invalid arguments.\n");
4219 if ( cArgs >= 2
4220 && strcmp(paArgs[1].u.pszString, "nozero"))
4221 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: Invalid 2nd argument '%s', must be 'nozero'.\n", paArgs[1].u.pszString);
4222 bool fIncZeroPgs = cArgs < 2;
4223
4224 /*
4225 * Open the output file and get the ram parameters.
4226 */
4227 RTFILE hFile;
4228 int rc = RTFileOpen(&hFile, paArgs[0].u.pszString, RTFILE_O_WRITE | RTFILE_O_CREATE_REPLACE | RTFILE_O_DENY_WRITE);
4229 if (RT_FAILURE(rc))
4230 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileOpen(,'%s',) -> %Rrc.\n", paArgs[0].u.pszString, rc);
4231
4232 uint32_t cbRamHole = 0;
4233 CFGMR3QueryU32Def(CFGMR3GetRoot(pVM), "RamHoleSize", &cbRamHole, MM_RAM_HOLE_SIZE_DEFAULT);
4234 uint64_t cbRam = 0;
4235 CFGMR3QueryU64Def(CFGMR3GetRoot(pVM), "RamSize", &cbRam, 0);
4236 RTGCPHYS GCPhysEnd = cbRam + cbRamHole;
4237
4238 /*
4239 * Dump the physical memory, page by page.
4240 */
4241 RTGCPHYS GCPhys = 0;
4242 char abZeroPg[PAGE_SIZE];
4243 RT_ZERO(abZeroPg);
4244
4245 pgmLock(pVM);
4246 for (PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
4247 pRam && pRam->GCPhys < GCPhysEnd && RT_SUCCESS(rc);
4248 pRam = pRam->pNextR3)
4249 {
4250 /* fill the gap */
4251 if (pRam->GCPhys > GCPhys && fIncZeroPgs)
4252 {
4253 while (pRam->GCPhys > GCPhys && RT_SUCCESS(rc))
4254 {
4255 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4256 GCPhys += PAGE_SIZE;
4257 }
4258 }
4259
4260 PCPGMPAGE pPage = &pRam->aPages[0];
4261 while (GCPhys < pRam->GCPhysLast && RT_SUCCESS(rc))
4262 {
4263 if (PGM_PAGE_IS_ZERO(pPage))
4264 {
4265 if (fIncZeroPgs)
4266 {
4267 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4268 if (RT_FAILURE(rc))
4269 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4270 }
4271 }
4272 else
4273 {
4274 switch (PGM_PAGE_GET_TYPE(pPage))
4275 {
4276 case PGMPAGETYPE_RAM:
4277 case PGMPAGETYPE_ROM_SHADOW: /* trouble?? */
4278 case PGMPAGETYPE_ROM:
4279 case PGMPAGETYPE_MMIO2:
4280 {
4281 void const *pvPage;
4282 PGMPAGEMAPLOCK Lock;
4283 rc = PGMPhysGCPhys2CCPtrReadOnly(pVM, GCPhys, &pvPage, &Lock);
4284 if (RT_SUCCESS(rc))
4285 {
4286 rc = RTFileWrite(hFile, pvPage, PAGE_SIZE, NULL);
4287 PGMPhysReleasePageMappingLock(pVM, &Lock);
4288 if (RT_FAILURE(rc))
4289 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4290 }
4291 else
4292 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: PGMPhysGCPhys2CCPtrReadOnly -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4293 break;
4294 }
4295
4296 default:
4297 AssertFailed();
4298 case PGMPAGETYPE_MMIO2_ALIAS_MMIO:
4299 case PGMPAGETYPE_MMIO:
4300 if (fIncZeroPgs)
4301 {
4302 rc = RTFileWrite(hFile, abZeroPg, PAGE_SIZE, NULL);
4303 if (RT_FAILURE(rc))
4304 pCmdHlp->pfnPrintf(pCmdHlp, NULL, "error: RTFileWrite -> %Rrc at GCPhys=%RGp.\n", rc, GCPhys);
4305 }
4306 break;
4307 }
4308 }
4309
4310
4311 /* advance */
4312 GCPhys += PAGE_SIZE;
4313 pPage++;
4314 }
4315 }
4316 pgmUnlock(pVM);
4317
4318 RTFileClose(hFile);
4319 if (RT_SUCCESS(rc))
4320 return pCmdHlp->pfnPrintf(pCmdHlp, NULL, "Successfully saved physical memory to '%s'.\n", paArgs[0].u.pszString);
4321 return VINF_SUCCESS;
4322}
4323
4324#endif /* VBOX_WITH_DEBUGGER */
4325
4326/**
4327 * pvUser argument of the pgmR3CheckIntegrity*Node callbacks.
4328 */
4329typedef struct PGMCHECKINTARGS
4330{
4331 bool fLeftToRight; /**< true: left-to-right; false: right-to-left. */
4332 PPGMPHYSHANDLER pPrevPhys;
4333 PPGMVIRTHANDLER pPrevVirt;
4334 PPGMPHYS2VIRTHANDLER pPrevPhys2Virt;
4335 PVM pVM;
4336} PGMCHECKINTARGS, *PPGMCHECKINTARGS;
4337
4338/**
4339 * Validate a node in the physical handler tree.
4340 *
4341 * @returns 0 on if ok, other wise 1.
4342 * @param pNode The handler node.
4343 * @param pvUser pVM.
4344 */
4345static DECLCALLBACK(int) pgmR3CheckIntegrityPhysHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4346{
4347 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4348 PPGMPHYSHANDLER pCur = (PPGMPHYSHANDLER)pNode;
4349 AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4350 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGp-%RGp %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4351 AssertReleaseMsg( !pArgs->pPrevPhys
4352 || (pArgs->fLeftToRight ? pArgs->pPrevPhys->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys->Core.KeyLast > pCur->Core.Key),
4353 ("pPrevPhys=%p %RGp-%RGp %s\n"
4354 " pCur=%p %RGp-%RGp %s\n",
4355 pArgs->pPrevPhys, pArgs->pPrevPhys->Core.Key, pArgs->pPrevPhys->Core.KeyLast, pArgs->pPrevPhys->pszDesc,
4356 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4357 pArgs->pPrevPhys = pCur;
4358 return 0;
4359}
4360
4361
4362/**
4363 * Validate a node in the virtual handler tree.
4364 *
4365 * @returns 0 on if ok, other wise 1.
4366 * @param pNode The handler node.
4367 * @param pvUser pVM.
4368 */
4369static DECLCALLBACK(int) pgmR3CheckIntegrityVirtHandlerNode(PAVLROGCPTRNODECORE pNode, void *pvUser)
4370{
4371 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4372 PPGMVIRTHANDLER pCur = (PPGMVIRTHANDLER)pNode;
4373 AssertReleaseReturn(!((uintptr_t)pCur & 7), 1);
4374 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGv-%RGv %s\n", pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4375 AssertReleaseMsg( !pArgs->pPrevVirt
4376 || (pArgs->fLeftToRight ? pArgs->pPrevVirt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevVirt->Core.KeyLast > pCur->Core.Key),
4377 ("pPrevVirt=%p %RGv-%RGv %s\n"
4378 " pCur=%p %RGv-%RGv %s\n",
4379 pArgs->pPrevVirt, pArgs->pPrevVirt->Core.Key, pArgs->pPrevVirt->Core.KeyLast, pArgs->pPrevVirt->pszDesc,
4380 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc));
4381 for (unsigned iPage = 0; iPage < pCur->cPages; iPage++)
4382 {
4383 AssertReleaseMsg(pCur->aPhysToVirt[iPage].offVirtHandler == -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage]),
4384 ("pCur=%p %RGv-%RGv %s\n"
4385 "iPage=%d offVirtHandle=%#x expected %#x\n",
4386 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->pszDesc,
4387 iPage, pCur->aPhysToVirt[iPage].offVirtHandler, -RT_OFFSETOF(PGMVIRTHANDLER, aPhysToVirt[iPage])));
4388 }
4389 pArgs->pPrevVirt = pCur;
4390 return 0;
4391}
4392
4393
4394/**
4395 * Validate a node in the virtual handler tree.
4396 *
4397 * @returns 0 on if ok, other wise 1.
4398 * @param pNode The handler node.
4399 * @param pvUser pVM.
4400 */
4401static DECLCALLBACK(int) pgmR3CheckIntegrityPhysToVirtHandlerNode(PAVLROGCPHYSNODECORE pNode, void *pvUser)
4402{
4403 PPGMCHECKINTARGS pArgs = (PPGMCHECKINTARGS)pvUser;
4404 PPGMPHYS2VIRTHANDLER pCur = (PPGMPHYS2VIRTHANDLER)pNode;
4405 AssertReleaseMsgReturn(!((uintptr_t)pCur & 3), ("\n"), 1);
4406 AssertReleaseMsgReturn(!(pCur->offVirtHandler & 3), ("\n"), 1);
4407 AssertReleaseMsg(pCur->Core.Key <= pCur->Core.KeyLast,("pCur=%p %RGp-%RGp\n", pCur, pCur->Core.Key, pCur->Core.KeyLast));
4408 AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4409 || (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4410 ("pPrevPhys2Virt=%p %RGp-%RGp\n"
4411 " pCur=%p %RGp-%RGp\n",
4412 pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4413 pCur, pCur->Core.Key, pCur->Core.KeyLast));
4414 AssertReleaseMsg( !pArgs->pPrevPhys2Virt
4415 || (pArgs->fLeftToRight ? pArgs->pPrevPhys2Virt->Core.KeyLast < pCur->Core.Key : pArgs->pPrevPhys2Virt->Core.KeyLast > pCur->Core.Key),
4416 ("pPrevPhys2Virt=%p %RGp-%RGp\n"
4417 " pCur=%p %RGp-%RGp\n",
4418 pArgs->pPrevPhys2Virt, pArgs->pPrevPhys2Virt->Core.Key, pArgs->pPrevPhys2Virt->Core.KeyLast,
4419 pCur, pCur->Core.Key, pCur->Core.KeyLast));
4420 AssertReleaseMsg((pCur->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD)) == (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD),
4421 ("pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4422 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4423 if (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4424 {
4425 PPGMPHYS2VIRTHANDLER pCur2 = pCur;
4426 for (;;)
4427 {
4428 pCur2 = (PPGMPHYS2VIRTHANDLER)((intptr_t)pCur + (pCur->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4429 AssertReleaseMsg(pCur2 != pCur,
4430 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4431 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias));
4432 AssertReleaseMsg((pCur2->offNextAlias & (PGMPHYS2VIRTHANDLER_IN_TREE | PGMPHYS2VIRTHANDLER_IS_HEAD)) == PGMPHYS2VIRTHANDLER_IN_TREE,
4433 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4434 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4435 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4436 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4437 AssertReleaseMsg((pCur2->Core.Key ^ pCur->Core.Key) < PAGE_SIZE,
4438 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4439 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4440 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4441 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4442 AssertReleaseMsg((pCur2->Core.KeyLast ^ pCur->Core.KeyLast) < PAGE_SIZE,
4443 (" pCur=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4444 "pCur2=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4445 pCur, pCur->Core.Key, pCur->Core.KeyLast, pCur->offVirtHandler, pCur->offNextAlias,
4446 pCur2, pCur2->Core.Key, pCur2->Core.KeyLast, pCur2->offVirtHandler, pCur2->offNextAlias));
4447 if (!(pCur2->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4448 break;
4449 }
4450 }
4451
4452 pArgs->pPrevPhys2Virt = pCur;
4453 return 0;
4454}
4455
4456
4457/**
4458 * Perform an integrity check on the PGM component.
4459 *
4460 * @returns VINF_SUCCESS if everything is fine.
4461 * @returns VBox error status after asserting on integrity breach.
4462 * @param pVM The VM handle.
4463 */
4464VMMR3DECL(int) PGMR3CheckIntegrity(PVM pVM)
4465{
4466 AssertReleaseReturn(pVM->pgm.s.offVM, VERR_INTERNAL_ERROR);
4467
4468 /*
4469 * Check the trees.
4470 */
4471 int cErrors = 0;
4472 const static PGMCHECKINTARGS s_LeftToRight = { true, NULL, NULL, NULL, pVM };
4473 const static PGMCHECKINTARGS s_RightToLeft = { false, NULL, NULL, NULL, pVM };
4474 PGMCHECKINTARGS Args = s_LeftToRight;
4475 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, true, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4476 Args = s_RightToLeft;
4477 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysHandlers, false, pgmR3CheckIntegrityPhysHandlerNode, &Args);
4478 Args = s_LeftToRight;
4479 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4480 Args = s_RightToLeft;
4481 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->VirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4482 Args = s_LeftToRight;
4483 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, true, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4484 Args = s_RightToLeft;
4485 cErrors += RTAvlroGCPtrDoWithAll( &pVM->pgm.s.pTreesR3->HyperVirtHandlers, false, pgmR3CheckIntegrityVirtHandlerNode, &Args);
4486 Args = s_LeftToRight;
4487 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, true, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4488 Args = s_RightToLeft;
4489 cErrors += RTAvlroGCPhysDoWithAll(&pVM->pgm.s.pTreesR3->PhysToVirtHandlers, false, pgmR3CheckIntegrityPhysToVirtHandlerNode, &Args);
4490
4491 return !cErrors ? VINF_SUCCESS : VERR_INTERNAL_ERROR;
4492}
4493
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette