VirtualBox

source: vbox/trunk/src/VBox/VMM/PGMInternal.h@ 25659

Last change on this file since 25659 was 25647, checked in by vboxsync, 15 years ago

Some more doxygen fixes, now for Core.docs.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 203.6 KB
Line 
1/* $Id: PGMInternal.h 25647 2010-01-05 09:59:19Z vboxsync $ */
2/** @file
3 * PGM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22#ifndef ___PGMInternal_h
23#define ___PGMInternal_h
24
25#include <VBox/cdefs.h>
26#include <VBox/types.h>
27#include <VBox/err.h>
28#include <VBox/stam.h>
29#include <VBox/param.h>
30#include <VBox/vmm.h>
31#include <VBox/mm.h>
32#include <VBox/pdmcritsect.h>
33#include <VBox/pdmapi.h>
34#include <VBox/dis.h>
35#include <VBox/dbgf.h>
36#include <VBox/log.h>
37#include <VBox/gmm.h>
38#include <VBox/hwaccm.h>
39#include <iprt/asm.h>
40#include <iprt/assert.h>
41#include <iprt/avl.h>
42#include <iprt/critsect.h>
43#include <iprt/sha.h>
44
45
46
47/** @defgroup grp_pgm_int Internals
48 * @ingroup grp_pgm
49 * @internal
50 * @{
51 */
52
53
54/** @name PGM Compile Time Config
55 * @{
56 */
57
58/**
59 * Solve page is out of sync issues inside Guest Context (in PGMGC.cpp).
60 * Comment it if it will break something.
61 */
62#define PGM_OUT_OF_SYNC_IN_GC
63
64/**
65 * Check and skip global PDEs for non-global flushes
66 */
67#define PGM_SKIP_GLOBAL_PAGEDIRS_ON_NONGLOBAL_FLUSH
68
69/**
70 * Optimization for PAE page tables that are modified often
71 */
72//#if 0 /* disabled again while debugging */
73#ifndef IN_RC
74# define PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
75#endif
76//#endif
77
78/**
79 * Sync N pages instead of a whole page table
80 */
81#define PGM_SYNC_N_PAGES
82
83/**
84 * Number of pages to sync during a page fault
85 *
86 * When PGMPOOL_WITH_GCPHYS_TRACKING is enabled using high values here
87 * causes a lot of unnecessary extents and also is slower than taking more \#PFs.
88 *
89 * Note that \#PFs are much more expensive in the VT-x/AMD-V case due to
90 * world switch overhead, so let's sync more.
91 */
92# ifdef IN_RING0
93/* Chose 32 based on the compile test in #4219; 64 shows worse stats.
94 * 32 again shows better results than 16; slightly more overhead in the \#PF handler,
95 * but ~5% fewer faults.
96 */
97# define PGM_SYNC_NR_PAGES 32
98#else
99# define PGM_SYNC_NR_PAGES 8
100#endif
101
102/**
103 * Number of PGMPhysRead/Write cache entries (must be <= sizeof(uint64_t))
104 */
105#define PGM_MAX_PHYSCACHE_ENTRIES 64
106#define PGM_MAX_PHYSCACHE_ENTRIES_MASK (PGM_MAX_PHYSCACHE_ENTRIES-1)
107
108
109/** @def PGMPOOL_CFG_MAX_GROW
110 * The maximum number of pages to add to the pool in one go.
111 */
112#define PGMPOOL_CFG_MAX_GROW (_256K >> PAGE_SHIFT)
113
114/** @def VBOX_STRICT_PGM_HANDLER_VIRTUAL
115 * Enables some extra assertions for virtual handlers (mainly phys2virt related).
116 */
117#ifdef VBOX_STRICT
118# define VBOX_STRICT_PGM_HANDLER_VIRTUAL
119#endif
120
121/** @def VBOX_WITH_NEW_LAZY_PAGE_ALLOC
122 * Enables the experimental lazy page allocation code. */
123/*#define VBOX_WITH_NEW_LAZY_PAGE_ALLOC */
124
125/** @def VBOX_WITH_REAL_WRITE_MONITORED_PAGES
126 * Enables real write monitoring of pages, i.e. mapping them read-only and
127 * only making them writable when getting a write access #PF. */
128#define VBOX_WITH_REAL_WRITE_MONITORED_PAGES
129
130/** @} */
131
132
133/** @name PDPT and PML4 flags.
134 * These are placed in the three bits available for system programs in
135 * the PDPT and PML4 entries.
136 * @{ */
137/** The entry is a permanent one and it's must always be present.
138 * Never free such an entry. */
139#define PGM_PLXFLAGS_PERMANENT RT_BIT_64(10)
140/** Mapping (hypervisor allocated pagetable). */
141#define PGM_PLXFLAGS_MAPPING RT_BIT_64(11)
142/** @} */
143
144/** @name Page directory flags.
145 * These are placed in the three bits available for system programs in
146 * the page directory entries.
147 * @{ */
148/** Mapping (hypervisor allocated pagetable). */
149#define PGM_PDFLAGS_MAPPING RT_BIT_64(10)
150/** Made read-only to facilitate dirty bit tracking. */
151#define PGM_PDFLAGS_TRACK_DIRTY RT_BIT_64(11)
152/** @} */
153
154/** @name Page flags.
155 * These are placed in the three bits available for system programs in
156 * the page entries.
157 * @{ */
158/** Made read-only to facilitate dirty bit tracking. */
159#define PGM_PTFLAGS_TRACK_DIRTY RT_BIT_64(9)
160
161#ifndef PGM_PTFLAGS_CSAM_VALIDATED
162/** Scanned and approved by CSAM (tm).
163 * NOTE: Must be identical to the one defined in CSAMInternal.h!!
164 * @todo Move PGM_PTFLAGS_* and PGM_PDFLAGS_* to VBox/pgm.h. */
165#define PGM_PTFLAGS_CSAM_VALIDATED RT_BIT_64(11)
166#endif
167
168/** @} */
169
170/** @name Defines used to indicate the shadow and guest paging in the templates.
171 * @{ */
172#define PGM_TYPE_REAL 1
173#define PGM_TYPE_PROT 2
174#define PGM_TYPE_32BIT 3
175#define PGM_TYPE_PAE 4
176#define PGM_TYPE_AMD64 5
177#define PGM_TYPE_NESTED 6
178#define PGM_TYPE_EPT 7
179#define PGM_TYPE_MAX PGM_TYPE_EPT
180/** @} */
181
182/** Macro for checking if the guest is using paging.
183 * @param uGstType PGM_TYPE_*
184 * @param uShwType PGM_TYPE_*
185 * @remark ASSUMES certain order of the PGM_TYPE_* values.
186 */
187#define PGM_WITH_PAGING(uGstType, uShwType) \
188 ( (uGstType) >= PGM_TYPE_32BIT \
189 && (uShwType) != PGM_TYPE_NESTED \
190 && (uShwType) != PGM_TYPE_EPT)
191
192/** Macro for checking if the guest supports the NX bit.
193 * @param uGstType PGM_TYPE_*
194 * @param uShwType PGM_TYPE_*
195 * @remark ASSUMES certain order of the PGM_TYPE_* values.
196 */
197#define PGM_WITH_NX(uGstType, uShwType) \
198 ( (uGstType) >= PGM_TYPE_PAE \
199 && (uShwType) != PGM_TYPE_NESTED \
200 && (uShwType) != PGM_TYPE_EPT)
201
202
203/** @def PGM_HCPHYS_2_PTR
204 * Maps a HC physical page pool address to a virtual address.
205 *
206 * @returns VBox status code.
207 * @param pVM The VM handle.
208 * @param HCPhys The HC physical address to map to a virtual one.
209 * @param ppv Where to store the virtual address. No need to cast this.
210 *
211 * @remark In GC this uses PGMGCDynMapHCPage(), so it will consume of the
212 * small page window employeed by that function. Be careful.
213 * @remark There is no need to assert on the result.
214 */
215#ifdef IN_RC
216# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
217 PGMDynMapHCPage(pVM, HCPhys, (void **)(ppv))
218#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
219# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
220 pgmR0DynMapHCPageInlined(&(pVM)->pgm.s, HCPhys, (void **)(ppv))
221#else
222# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
223 MMPagePhys2PageEx(pVM, HCPhys, (void **)(ppv))
224#endif
225
226/** @def PGM_HCPHYS_2_PTR_BY_PGM
227 * Maps a HC physical page pool address to a virtual address.
228 *
229 * @returns VBox status code.
230 * @param pPGM The PGM instance data.
231 * @param HCPhys The HC physical address to map to a virtual one.
232 * @param ppv Where to store the virtual address. No need to cast this.
233 *
234 * @remark In GC this uses PGMGCDynMapHCPage(), so it will consume of the
235 * small page window employeed by that function. Be careful.
236 * @remark There is no need to assert on the result.
237 */
238#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
239# define PGM_HCPHYS_2_PTR_BY_PGM(pPGM, HCPhys, ppv) \
240 pgmR0DynMapHCPageInlined(pPGM, HCPhys, (void **)(ppv))
241#else
242# define PGM_HCPHYS_2_PTR_BY_PGM(pPGM, HCPhys, ppv) \
243 PGM_HCPHYS_2_PTR(PGM2VM(pPGM), HCPhys, (void **)(ppv))
244#endif
245
246/** @def PGM_GCPHYS_2_PTR
247 * Maps a GC physical page address to a virtual address.
248 *
249 * @returns VBox status code.
250 * @param pVM The VM handle.
251 * @param GCPhys The GC physical address to map to a virtual one.
252 * @param ppv Where to store the virtual address. No need to cast this.
253 *
254 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
255 * small page window employeed by that function. Be careful.
256 * @remark There is no need to assert on the result.
257 */
258#ifdef IN_RC
259# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
260 PGMDynMapGCPage(pVM, GCPhys, (void **)(ppv))
261#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
262# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
263 pgmR0DynMapGCPageInlined(&(pVM)->pgm.s, GCPhys, (void **)(ppv))
264#else
265# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
266 PGMPhysGCPhys2R3Ptr(pVM, GCPhys, 1 /* one page only */, (PRTR3PTR)(ppv)) /** @todo this isn't asserting, use PGMRamGCPhys2HCPtr! */
267#endif
268
269/** @def PGM_GCPHYS_2_PTR_BY_PGMCPU
270 * Maps a GC physical page address to a virtual address.
271 *
272 * @returns VBox status code.
273 * @param pPGM Pointer to the PGM instance data.
274 * @param GCPhys The GC physical address to map to a virtual one.
275 * @param ppv Where to store the virtual address. No need to cast this.
276 *
277 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
278 * small page window employeed by that function. Be careful.
279 * @remark There is no need to assert on the result.
280 */
281#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
282# define PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, GCPhys, ppv) \
283 pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), GCPhys, (void **)(ppv))
284#else
285# define PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, GCPhys, ppv) \
286 PGM_GCPHYS_2_PTR(PGMCPU2VM(pPGM), GCPhys, ppv)
287#endif
288
289/** @def PGM_GCPHYS_2_PTR_EX
290 * Maps a unaligned GC physical page address to a virtual address.
291 *
292 * @returns VBox status code.
293 * @param pVM The VM handle.
294 * @param GCPhys The GC physical address to map to a virtual one.
295 * @param ppv Where to store the virtual address. No need to cast this.
296 *
297 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
298 * small page window employeed by that function. Be careful.
299 * @remark There is no need to assert on the result.
300 */
301#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
302# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
303 PGMDynMapGCPageOff(pVM, GCPhys, (void **)(ppv))
304#else
305# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
306 PGMPhysGCPhys2R3Ptr(pVM, GCPhys, 1 /* one page only */, (PRTR3PTR)(ppv)) /** @todo this isn't asserting, use PGMRamGCPhys2HCPtr! */
307#endif
308
309/** @def PGM_INVL_PG
310 * Invalidates a page.
311 *
312 * @param pVCpu The VMCPU handle.
313 * @param GCVirt The virtual address of the page to invalidate.
314 */
315#ifdef IN_RC
316# define PGM_INVL_PG(pVCpu, GCVirt) ASMInvalidatePage((void *)(GCVirt))
317#elif defined(IN_RING0)
318# define PGM_INVL_PG(pVCpu, GCVirt) HWACCMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
319#else
320# define PGM_INVL_PG(pVCpu, GCVirt) HWACCMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
321#endif
322
323/** @def PGM_INVL_PG_ALL_VCPU
324 * Invalidates a page on all VCPUs
325 *
326 * @param pVM The VM handle.
327 * @param GCVirt The virtual address of the page to invalidate.
328 */
329#ifdef IN_RC
330# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) ASMInvalidatePage((void *)(GCVirt))
331#elif defined(IN_RING0)
332# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HWACCMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
333#else
334# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HWACCMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
335#endif
336
337/** @def PGM_INVL_BIG_PG
338 * Invalidates a 4MB page directory entry.
339 *
340 * @param pVCpu The VMCPU handle.
341 * @param GCVirt The virtual address within the page directory to invalidate.
342 */
343#ifdef IN_RC
344# define PGM_INVL_BIG_PG(pVCpu, GCVirt) ASMReloadCR3()
345#elif defined(IN_RING0)
346# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HWACCMFlushTLB(pVCpu)
347#else
348# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HWACCMFlushTLB(pVCpu)
349#endif
350
351/** @def PGM_INVL_VCPU_TLBS()
352 * Invalidates the TLBs of the specified VCPU
353 *
354 * @param pVCpu The VMCPU handle.
355 */
356#ifdef IN_RC
357# define PGM_INVL_VCPU_TLBS(pVCpu) ASMReloadCR3()
358#elif defined(IN_RING0)
359# define PGM_INVL_VCPU_TLBS(pVCpu) HWACCMFlushTLB(pVCpu)
360#else
361# define PGM_INVL_VCPU_TLBS(pVCpu) HWACCMFlushTLB(pVCpu)
362#endif
363
364/** @def PGM_INVL_ALL_VCPU_TLBS()
365 * Invalidates the TLBs of all VCPUs
366 *
367 * @param pVM The VM handle.
368 */
369#ifdef IN_RC
370# define PGM_INVL_ALL_VCPU_TLBS(pVM) ASMReloadCR3()
371#elif defined(IN_RING0)
372# define PGM_INVL_ALL_VCPU_TLBS(pVM) HWACCMFlushTLBOnAllVCpus(pVM)
373#else
374# define PGM_INVL_ALL_VCPU_TLBS(pVM) HWACCMFlushTLBOnAllVCpus(pVM)
375#endif
376
377/** Size of the GCPtrConflict array in PGMMAPPING.
378 * @remarks Must be a power of two. */
379#define PGMMAPPING_CONFLICT_MAX 8
380
381/**
382 * Structure for tracking GC Mappings.
383 *
384 * This structure is used by linked list in both GC and HC.
385 */
386typedef struct PGMMAPPING
387{
388 /** Pointer to next entry. */
389 R3PTRTYPE(struct PGMMAPPING *) pNextR3;
390 /** Pointer to next entry. */
391 R0PTRTYPE(struct PGMMAPPING *) pNextR0;
392 /** Pointer to next entry. */
393 RCPTRTYPE(struct PGMMAPPING *) pNextRC;
394 /** Indicate whether this entry is finalized. */
395 bool fFinalized;
396 /** Start Virtual address. */
397 RTGCPTR GCPtr;
398 /** Last Virtual address (inclusive). */
399 RTGCPTR GCPtrLast;
400 /** Range size (bytes). */
401 RTGCPTR cb;
402 /** Pointer to relocation callback function. */
403 R3PTRTYPE(PFNPGMRELOCATE) pfnRelocate;
404 /** User argument to the callback. */
405 R3PTRTYPE(void *) pvUser;
406 /** Mapping description / name. For easing debugging. */
407 R3PTRTYPE(const char *) pszDesc;
408 /** Last 8 addresses that caused conflicts. */
409 RTGCPTR aGCPtrConflicts[PGMMAPPING_CONFLICT_MAX];
410 /** Number of conflicts for this hypervisor mapping. */
411 uint32_t cConflicts;
412 /** Number of page tables. */
413 uint32_t cPTs;
414
415 /** Array of page table mapping data. Each entry
416 * describes one page table. The array can be longer
417 * than the declared length.
418 */
419 struct
420 {
421 /** The HC physical address of the page table. */
422 RTHCPHYS HCPhysPT;
423 /** The HC physical address of the first PAE page table. */
424 RTHCPHYS HCPhysPaePT0;
425 /** The HC physical address of the second PAE page table. */
426 RTHCPHYS HCPhysPaePT1;
427 /** The HC virtual address of the 32-bit page table. */
428 R3PTRTYPE(PX86PT) pPTR3;
429 /** The HC virtual address of the two PAE page table. (i.e 1024 entries instead of 512) */
430 R3PTRTYPE(PX86PTPAE) paPaePTsR3;
431 /** The RC virtual address of the 32-bit page table. */
432 RCPTRTYPE(PX86PT) pPTRC;
433 /** The RC virtual address of the two PAE page table. */
434 RCPTRTYPE(PX86PTPAE) paPaePTsRC;
435 /** The R0 virtual address of the 32-bit page table. */
436 R0PTRTYPE(PX86PT) pPTR0;
437 /** The R0 virtual address of the two PAE page table. */
438 R0PTRTYPE(PX86PTPAE) paPaePTsR0;
439 } aPTs[1];
440} PGMMAPPING;
441/** Pointer to structure for tracking GC Mappings. */
442typedef struct PGMMAPPING *PPGMMAPPING;
443
444
445/**
446 * Physical page access handler structure.
447 *
448 * This is used to keep track of physical address ranges
449 * which are being monitored in some kind of way.
450 */
451typedef struct PGMPHYSHANDLER
452{
453 AVLROGCPHYSNODECORE Core;
454 /** Access type. */
455 PGMPHYSHANDLERTYPE enmType;
456 /** Number of pages to update. */
457 uint32_t cPages;
458 /** Pointer to R3 callback function. */
459 R3PTRTYPE(PFNPGMR3PHYSHANDLER) pfnHandlerR3;
460 /** User argument for R3 handlers. */
461 R3PTRTYPE(void *) pvUserR3;
462 /** Pointer to R0 callback function. */
463 R0PTRTYPE(PFNPGMR0PHYSHANDLER) pfnHandlerR0;
464 /** User argument for R0 handlers. */
465 R0PTRTYPE(void *) pvUserR0;
466 /** Pointer to RC callback function. */
467 RCPTRTYPE(PFNPGMRCPHYSHANDLER) pfnHandlerRC;
468 /** User argument for RC handlers. */
469 RCPTRTYPE(void *) pvUserRC;
470 /** Description / Name. For easing debugging. */
471 R3PTRTYPE(const char *) pszDesc;
472#ifdef VBOX_WITH_STATISTICS
473 /** Profiling of this handler. */
474 STAMPROFILE Stat;
475#endif
476} PGMPHYSHANDLER;
477/** Pointer to a physical page access handler structure. */
478typedef PGMPHYSHANDLER *PPGMPHYSHANDLER;
479
480
481/**
482 * Cache node for the physical addresses covered by a virtual handler.
483 */
484typedef struct PGMPHYS2VIRTHANDLER
485{
486 /** Core node for the tree based on physical ranges. */
487 AVLROGCPHYSNODECORE Core;
488 /** Offset from this struct to the PGMVIRTHANDLER structure. */
489 int32_t offVirtHandler;
490 /** Offset of the next alias relative to this one.
491 * Bit 0 is used for indicating whether we're in the tree.
492 * Bit 1 is used for indicating that we're the head node.
493 */
494 int32_t offNextAlias;
495} PGMPHYS2VIRTHANDLER;
496/** Pointer to a phys to virtual handler structure. */
497typedef PGMPHYS2VIRTHANDLER *PPGMPHYS2VIRTHANDLER;
498
499/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
500 * node is in the tree. */
501#define PGMPHYS2VIRTHANDLER_IN_TREE RT_BIT(0)
502/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
503 * node is in the head of an alias chain.
504 * The PGMPHYS2VIRTHANDLER_IN_TREE is always set if this bit is set. */
505#define PGMPHYS2VIRTHANDLER_IS_HEAD RT_BIT(1)
506/** The mask to apply to PGMPHYS2VIRTHANDLER::offNextAlias to get the offset. */
507#define PGMPHYS2VIRTHANDLER_OFF_MASK (~(int32_t)3)
508
509
510/**
511 * Virtual page access handler structure.
512 *
513 * This is used to keep track of virtual address ranges
514 * which are being monitored in some kind of way.
515 */
516typedef struct PGMVIRTHANDLER
517{
518 /** Core node for the tree based on virtual ranges. */
519 AVLROGCPTRNODECORE Core;
520 /** Size of the range (in bytes). */
521 RTGCPTR cb;
522 /** Number of cache pages. */
523 uint32_t cPages;
524 /** Access type. */
525 PGMVIRTHANDLERTYPE enmType;
526 /** Pointer to the RC callback function. */
527 RCPTRTYPE(PFNPGMRCVIRTHANDLER) pfnHandlerRC;
528#if HC_ARCH_BITS == 64
529 RTRCPTR padding;
530#endif
531 /** Pointer to the R3 callback function for invalidation. */
532 R3PTRTYPE(PFNPGMR3VIRTINVALIDATE) pfnInvalidateR3;
533 /** Pointer to the R3 callback function. */
534 R3PTRTYPE(PFNPGMR3VIRTHANDLER) pfnHandlerR3;
535 /** Description / Name. For easing debugging. */
536 R3PTRTYPE(const char *) pszDesc;
537#ifdef VBOX_WITH_STATISTICS
538 /** Profiling of this handler. */
539 STAMPROFILE Stat;
540#endif
541 /** Array of cached physical addresses for the monitored ranged. */
542 PGMPHYS2VIRTHANDLER aPhysToVirt[HC_ARCH_BITS == 32 ? 1 : 2];
543} PGMVIRTHANDLER;
544/** Pointer to a virtual page access handler structure. */
545typedef PGMVIRTHANDLER *PPGMVIRTHANDLER;
546
547
548/**
549 * Page type.
550 *
551 * @remarks This enum has to fit in a 3-bit field (see PGMPAGE::u3Type).
552 * @remarks This is used in the saved state, so changes to it requires bumping
553 * the saved state version.
554 * @todo So, convert to \#defines!
555 */
556typedef enum PGMPAGETYPE
557{
558 /** The usual invalid zero entry. */
559 PGMPAGETYPE_INVALID = 0,
560 /** RAM page. (RWX) */
561 PGMPAGETYPE_RAM,
562 /** MMIO2 page. (RWX) */
563 PGMPAGETYPE_MMIO2,
564 /** MMIO2 page aliased over an MMIO page. (RWX)
565 * See PGMHandlerPhysicalPageAlias(). */
566 PGMPAGETYPE_MMIO2_ALIAS_MMIO,
567 /** Shadowed ROM. (RWX) */
568 PGMPAGETYPE_ROM_SHADOW,
569 /** ROM page. (R-X) */
570 PGMPAGETYPE_ROM,
571 /** MMIO page. (---) */
572 PGMPAGETYPE_MMIO,
573 /** End of valid entries. */
574 PGMPAGETYPE_END
575} PGMPAGETYPE;
576AssertCompile(PGMPAGETYPE_END <= 7);
577
578/** @name Page type predicates.
579 * @{ */
580#define PGMPAGETYPE_IS_READABLE(type) ( (type) <= PGMPAGETYPE_ROM )
581#define PGMPAGETYPE_IS_WRITEABLE(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
582#define PGMPAGETYPE_IS_RWX(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
583#define PGMPAGETYPE_IS_ROX(type) ( (type) == PGMPAGETYPE_ROM )
584#define PGMPAGETYPE_IS_NP(type) ( (type) == PGMPAGETYPE_MMIO )
585/** @} */
586
587
588/**
589 * A Physical Guest Page tracking structure.
590 *
591 * The format of this structure is complicated because we have to fit a lot
592 * of information into as few bits as possible. The format is also subject
593 * to change (there is one comming up soon). Which means that for we'll be
594 * using PGM_PAGE_GET_*, PGM_PAGE_IS_ and PGM_PAGE_SET_* macros for *all*
595 * accesses to the structure.
596 */
597typedef struct PGMPAGE
598{
599 /** The physical address and the Page ID. */
600 RTHCPHYS HCPhysAndPageID;
601 /** Combination of:
602 * - [0-7]: u2HandlerPhysStateY - the physical handler state
603 * (PGM_PAGE_HNDL_PHYS_STATE_*).
604 * - [8-9]: u2HandlerVirtStateY - the virtual handler state
605 * (PGM_PAGE_HNDL_VIRT_STATE_*).
606 * - [15]: fWrittenToY - flag indicating that a write monitored page was
607 * written to when set.
608 * - [10-14]: 5 unused bits.
609 * @remarks Warning! All accesses to the bits are hardcoded.
610 *
611 * @todo Change this to a union with both bitfields, u8 and u accessors.
612 * That'll help deal with some of the hardcoded accesses.
613 *
614 * @todo Include uStateY and uTypeY as well so it becomes 32-bit. This
615 * will make it possible to turn some of the 16-bit accesses into
616 * 32-bit ones, which may be efficient (stalls).
617 */
618 RTUINT16U u16MiscY;
619 /** The page state.
620 * Only 2 bits are really needed for this. */
621 uint8_t uStateY;
622 /** The page type (PGMPAGETYPE).
623 * Only 3 bits are really needed for this. */
624 uint8_t uTypeY;
625 /** Usage tracking (page pool). */
626 uint16_t u16TrackingY;
627 /** The number of read locks on this page. */
628 uint8_t cReadLocksY;
629 /** The number of write locks on this page. */
630 uint8_t cWriteLocksY;
631} PGMPAGE;
632AssertCompileSize(PGMPAGE, 16);
633/** Pointer to a physical guest page. */
634typedef PGMPAGE *PPGMPAGE;
635/** Pointer to a const physical guest page. */
636typedef const PGMPAGE *PCPGMPAGE;
637/** Pointer to a physical guest page pointer. */
638typedef PPGMPAGE *PPPGMPAGE;
639
640
641/**
642 * Clears the page structure.
643 * @param pPage Pointer to the physical guest page tracking structure.
644 */
645#define PGM_PAGE_CLEAR(pPage) \
646 do { \
647 (pPage)->HCPhysAndPageID = 0; \
648 (pPage)->uStateY = 0; \
649 (pPage)->uTypeY = 0; \
650 (pPage)->u16MiscY.u = 0; \
651 (pPage)->u16TrackingY = 0; \
652 (pPage)->cReadLocksY = 0; \
653 (pPage)->cWriteLocksY = 0; \
654 } while (0)
655
656/**
657 * Initializes the page structure.
658 * @param pPage Pointer to the physical guest page tracking structure.
659 */
660#define PGM_PAGE_INIT(pPage, _HCPhys, _idPage, _uType, _uState) \
661 do { \
662 RTHCPHYS SetHCPhysTmp = (_HCPhys); \
663 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
664 (pPage)->HCPhysAndPageID = (SetHCPhysTmp << (28-12)) | ((_idPage) & UINT32_C(0x0fffffff)); \
665 (pPage)->uStateY = (_uState); \
666 (pPage)->uTypeY = (_uType); \
667 (pPage)->u16MiscY.u = 0; \
668 (pPage)->u16TrackingY = 0; \
669 (pPage)->cReadLocksY = 0; \
670 (pPage)->cWriteLocksY = 0; \
671 } while (0)
672
673/**
674 * Initializes the page structure of a ZERO page.
675 * @param pPage Pointer to the physical guest page tracking structure.
676 * @param pVM The VM handle (for getting the zero page address).
677 * @param uType The page type (PGMPAGETYPE).
678 */
679#define PGM_PAGE_INIT_ZERO(pPage, pVM, uType) \
680 PGM_PAGE_INIT((pPage), (pVM)->pgm.s.HCPhysZeroPg, NIL_GMM_PAGEID, (uType), PGM_PAGE_STATE_ZERO)
681
682
683/** @name The Page state, PGMPAGE::uStateY.
684 * @{ */
685/** The zero page.
686 * This is a per-VM page that's never ever mapped writable. */
687#define PGM_PAGE_STATE_ZERO 0
688/** A allocated page.
689 * This is a per-VM page allocated from the page pool (or wherever
690 * we get MMIO2 pages from if the type is MMIO2).
691 */
692#define PGM_PAGE_STATE_ALLOCATED 1
693/** A allocated page that's being monitored for writes.
694 * The shadow page table mappings are read-only. When a write occurs, the
695 * fWrittenTo member is set, the page remapped as read-write and the state
696 * moved back to allocated. */
697#define PGM_PAGE_STATE_WRITE_MONITORED 2
698/** The page is shared, aka. copy-on-write.
699 * This is a page that's shared with other VMs. */
700#define PGM_PAGE_STATE_SHARED 3
701/** @} */
702
703
704/**
705 * Gets the page state.
706 * @returns page state (PGM_PAGE_STATE_*).
707 * @param pPage Pointer to the physical guest page tracking structure.
708 */
709#define PGM_PAGE_GET_STATE(pPage) ( (pPage)->uStateY )
710
711/**
712 * Sets the page state.
713 * @param pPage Pointer to the physical guest page tracking structure.
714 * @param _uState The new page state.
715 */
716#define PGM_PAGE_SET_STATE(pPage, _uState) do { (pPage)->uStateY = (_uState); } while (0)
717
718
719/**
720 * Gets the host physical address of the guest page.
721 * @returns host physical address (RTHCPHYS).
722 * @param pPage Pointer to the physical guest page tracking structure.
723 */
724#define PGM_PAGE_GET_HCPHYS(pPage) ( ((pPage)->HCPhysAndPageID >> 28) << 12 )
725
726/**
727 * Sets the host physical address of the guest page.
728 * @param pPage Pointer to the physical guest page tracking structure.
729 * @param _HCPhys The new host physical address.
730 */
731#define PGM_PAGE_SET_HCPHYS(pPage, _HCPhys) \
732 do { \
733 RTHCPHYS SetHCPhysTmp = (_HCPhys); \
734 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
735 (pPage)->HCPhysAndPageID = ((pPage)->HCPhysAndPageID & UINT32_C(0x0fffffff)) \
736 | (SetHCPhysTmp << (28-12)); \
737 } while (0)
738
739/**
740 * Get the Page ID.
741 * @returns The Page ID; NIL_GMM_PAGEID if it's a ZERO page.
742 * @param pPage Pointer to the physical guest page tracking structure.
743 */
744#define PGM_PAGE_GET_PAGEID(pPage) ( (uint32_t)((pPage)->HCPhysAndPageID & UINT32_C(0x0fffffff)) )
745
746/**
747 * Sets the Page ID.
748 * @param pPage Pointer to the physical guest page tracking structure.
749 */
750#define PGM_PAGE_SET_PAGEID(pPage, _idPage) \
751 do { \
752 (pPage)->HCPhysAndPageID = (((pPage)->HCPhysAndPageID) & UINT64_C(0xfffffffff0000000)) \
753 | ((_idPage) & UINT32_C(0x0fffffff)); \
754 } while (0)
755
756/**
757 * Get the Chunk ID.
758 * @returns The Chunk ID; NIL_GMM_CHUNKID if it's a ZERO page.
759 * @param pPage Pointer to the physical guest page tracking structure.
760 */
761#define PGM_PAGE_GET_CHUNKID(pPage) ( PGM_PAGE_GET_PAGEID(pPage) >> GMM_CHUNKID_SHIFT )
762
763/**
764 * Get the index of the page within the allocation chunk.
765 * @returns The page index.
766 * @param pPage Pointer to the physical guest page tracking structure.
767 */
768#define PGM_PAGE_GET_PAGE_IN_CHUNK(pPage) ( (uint32_t)((pPage)->HCPhysAndPageID & GMM_PAGEID_IDX_MASK) )
769
770/**
771 * Gets the page type.
772 * @returns The page type.
773 * @param pPage Pointer to the physical guest page tracking structure.
774 */
775#define PGM_PAGE_GET_TYPE(pPage) (pPage)->uTypeY
776
777/**
778 * Sets the page type.
779 * @param pPage Pointer to the physical guest page tracking structure.
780 * @param _enmType The new page type (PGMPAGETYPE).
781 */
782#define PGM_PAGE_SET_TYPE(pPage, _enmType) do { (pPage)->uTypeY = (_enmType); } while (0)
783
784/**
785 * Checks if the page is marked for MMIO.
786 * @returns true/false.
787 * @param pPage Pointer to the physical guest page tracking structure.
788 */
789#define PGM_PAGE_IS_MMIO(pPage) ( (pPage)->uTypeY == PGMPAGETYPE_MMIO )
790
791/**
792 * Checks if the page is backed by the ZERO page.
793 * @returns true/false.
794 * @param pPage Pointer to the physical guest page tracking structure.
795 */
796#define PGM_PAGE_IS_ZERO(pPage) ( (pPage)->uStateY == PGM_PAGE_STATE_ZERO )
797
798/**
799 * Checks if the page is backed by a SHARED page.
800 * @returns true/false.
801 * @param pPage Pointer to the physical guest page tracking structure.
802 */
803#define PGM_PAGE_IS_SHARED(pPage) ( (pPage)->uStateY == PGM_PAGE_STATE_SHARED )
804
805
806/**
807 * Marks the paget as written to (for GMM change monitoring).
808 * @param pPage Pointer to the physical guest page tracking structure.
809 */
810#define PGM_PAGE_SET_WRITTEN_TO(pPage) do { (pPage)->u16MiscY.au8[1] |= UINT8_C(0x80); } while (0)
811
812/**
813 * Clears the written-to indicator.
814 * @param pPage Pointer to the physical guest page tracking structure.
815 */
816#define PGM_PAGE_CLEAR_WRITTEN_TO(pPage) do { (pPage)->u16MiscY.au8[1] &= UINT8_C(0x7f); } while (0)
817
818/**
819 * Checks if the page was marked as written-to.
820 * @returns true/false.
821 * @param pPage Pointer to the physical guest page tracking structure.
822 */
823#define PGM_PAGE_IS_WRITTEN_TO(pPage) ( !!((pPage)->u16MiscY.au8[1] & UINT8_C(0x80)) )
824
825
826/** Enabled optimized access handler tests.
827 * These optimizations makes ASSUMPTIONS about the state values and the u16MiscY
828 * layout. When enabled, the compiler should normally generate more compact
829 * code.
830 */
831#define PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS 1
832
833/** @name Physical Access Handler State values (PGMPAGE::u2HandlerPhysStateY).
834 *
835 * @remarks The values are assigned in order of priority, so we can calculate
836 * the correct state for a page with different handlers installed.
837 * @{ */
838/** No handler installed. */
839#define PGM_PAGE_HNDL_PHYS_STATE_NONE 0
840/** Monitoring is temporarily disabled. */
841#define PGM_PAGE_HNDL_PHYS_STATE_DISABLED 1
842/** Write access is monitored. */
843#define PGM_PAGE_HNDL_PHYS_STATE_WRITE 2
844/** All access is monitored. */
845#define PGM_PAGE_HNDL_PHYS_STATE_ALL 3
846/** @} */
847
848/**
849 * Gets the physical access handler state of a page.
850 * @returns PGM_PAGE_HNDL_PHYS_STATE_* value.
851 * @param pPage Pointer to the physical guest page tracking structure.
852 */
853#define PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) \
854 ( (pPage)->u16MiscY.au8[0] )
855
856/**
857 * Sets the physical access handler state of a page.
858 * @param pPage Pointer to the physical guest page tracking structure.
859 * @param _uState The new state value.
860 */
861#define PGM_PAGE_SET_HNDL_PHYS_STATE(pPage, _uState) \
862 do { (pPage)->u16MiscY.au8[0] = (_uState); } while (0)
863
864/**
865 * Checks if the page has any physical access handlers, including temporariliy disabled ones.
866 * @returns true/false
867 * @param pPage Pointer to the physical guest page tracking structure.
868 */
869#define PGM_PAGE_HAS_ANY_PHYSICAL_HANDLERS(pPage) \
870 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE )
871
872/**
873 * Checks if the page has any active physical access handlers.
874 * @returns true/false
875 * @param pPage Pointer to the physical guest page tracking structure.
876 */
877#define PGM_PAGE_HAS_ACTIVE_PHYSICAL_HANDLERS(pPage) \
878 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE )
879
880
881/** @name Virtual Access Handler State values (PGMPAGE::u2HandlerVirtStateY).
882 *
883 * @remarks The values are assigned in order of priority, so we can calculate
884 * the correct state for a page with different handlers installed.
885 * @{ */
886/** No handler installed. */
887#define PGM_PAGE_HNDL_VIRT_STATE_NONE 0
888/* 1 is reserved so the lineup is identical with the physical ones. */
889/** Write access is monitored. */
890#define PGM_PAGE_HNDL_VIRT_STATE_WRITE 2
891/** All access is monitored. */
892#define PGM_PAGE_HNDL_VIRT_STATE_ALL 3
893/** @} */
894
895/**
896 * Gets the virtual access handler state of a page.
897 * @returns PGM_PAGE_HNDL_VIRT_STATE_* value.
898 * @param pPage Pointer to the physical guest page tracking structure.
899 */
900#define PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) ( (pPage)->u16MiscY.au8[1] & UINT8_C(0x03) )
901
902/**
903 * Sets the virtual access handler state of a page.
904 * @param pPage Pointer to the physical guest page tracking structure.
905 * @param _uState The new state value.
906 */
907#define PGM_PAGE_SET_HNDL_VIRT_STATE(pPage, _uState) \
908 do { \
909 (pPage)->u16MiscY.au8[1] = ((pPage)->u16MiscY.au8[1] & UINT8_C(0xfc)) \
910 | ((_uState) & UINT8_C(0x03)); \
911 } while (0)
912
913/**
914 * Checks if the page has any virtual access handlers.
915 * @returns true/false
916 * @param pPage Pointer to the physical guest page tracking structure.
917 */
918#define PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(pPage) \
919 ( PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
920
921/**
922 * Same as PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS - can't disable pages in
923 * virtual handlers.
924 * @returns true/false
925 * @param pPage Pointer to the physical guest page tracking structure.
926 */
927#define PGM_PAGE_HAS_ACTIVE_VIRTUAL_HANDLERS(pPage) \
928 PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(pPage)
929
930
931/**
932 * Checks if the page has any access handlers, including temporarily disabled ones.
933 * @returns true/false
934 * @param pPage Pointer to the physical guest page tracking structure.
935 */
936#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
937# define PGM_PAGE_HAS_ANY_HANDLERS(pPage) \
938 ( ((pPage)->u16MiscY.u & UINT16_C(0x0303)) != 0 )
939#else
940# define PGM_PAGE_HAS_ANY_HANDLERS(pPage) \
941 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE \
942 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
943#endif
944
945/**
946 * Checks if the page has any active access handlers.
947 * @returns true/false
948 * @param pPage Pointer to the physical guest page tracking structure.
949 */
950#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
951# define PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage) \
952 ( ((pPage)->u16MiscY.u & UINT16_C(0x0202)) != 0 )
953#else
954# define PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage) \
955 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE \
956 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) >= PGM_PAGE_HNDL_VIRT_STATE_WRITE )
957#endif
958
959/**
960 * Checks if the page has any active access handlers catching all accesses.
961 * @returns true/false
962 * @param pPage Pointer to the physical guest page tracking structure.
963 */
964#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
965# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage) \
966 ( ( ((pPage)->u16MiscY.au8[0] | (pPage)->u16MiscY.au8[1]) & UINT8_C(0x3) ) \
967 == PGM_PAGE_HNDL_PHYS_STATE_ALL )
968#else
969# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage) \
970 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) == PGM_PAGE_HNDL_PHYS_STATE_ALL \
971 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) == PGM_PAGE_HNDL_VIRT_STATE_ALL )
972#endif
973
974
975/** @def PGM_PAGE_GET_TRACKING
976 * Gets the packed shadow page pool tracking data associated with a guest page.
977 * @returns uint16_t containing the data.
978 * @param pPage Pointer to the physical guest page tracking structure.
979 */
980#define PGM_PAGE_GET_TRACKING(pPage) ( (pPage)->u16TrackingY )
981
982/** @def PGM_PAGE_SET_TRACKING
983 * Sets the packed shadow page pool tracking data associated with a guest page.
984 * @param pPage Pointer to the physical guest page tracking structure.
985 * @param u16TrackingData The tracking data to store.
986 */
987#define PGM_PAGE_SET_TRACKING(pPage, u16TrackingData) \
988 do { (pPage)->u16TrackingY = (u16TrackingData); } while (0)
989
990/** @def PGM_PAGE_GET_TD_CREFS
991 * Gets the @a cRefs tracking data member.
992 * @returns cRefs.
993 * @param pPage Pointer to the physical guest page tracking structure.
994 */
995#define PGM_PAGE_GET_TD_CREFS(pPage) \
996 ((PGM_PAGE_GET_TRACKING(pPage) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK)
997
998/** @def PGM_PAGE_GET_TD_IDX
999 * Gets the @a idx tracking data member.
1000 * @returns idx.
1001 * @param pPage Pointer to the physical guest page tracking structure.
1002 */
1003#define PGM_PAGE_GET_TD_IDX(pPage) \
1004 ((PGM_PAGE_GET_TRACKING(pPage) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK)
1005
1006
1007/** Max number of locks on a page. */
1008#define PGM_PAGE_MAX_LOCKS UINT8_C(254)
1009
1010/** Get the read lock count.
1011 * @returns count.
1012 * @param pPage Pointer to the physical guest page tracking structure.
1013 */
1014#define PGM_PAGE_GET_READ_LOCKS(pPage) ( (pPage)->cReadLocksY )
1015
1016/** Get the write lock count.
1017 * @returns count.
1018 * @param pPage Pointer to the physical guest page tracking structure.
1019 */
1020#define PGM_PAGE_GET_WRITE_LOCKS(pPage) ( (pPage)->cWriteLocksY )
1021
1022/** Decrement the read lock counter.
1023 * @param pPage Pointer to the physical guest page tracking structure.
1024 */
1025#define PGM_PAGE_DEC_READ_LOCKS(pPage) do { --(pPage)->cReadLocksY; } while (0)
1026
1027/** Decrement the write lock counter.
1028 * @param pPage Pointer to the physical guest page tracking structure.
1029 */
1030#define PGM_PAGE_DEC_WRITE_LOCKS(pPage) do { --(pPage)->cWriteLocksY; } while (0)
1031
1032/** Increment the read lock counter.
1033 * @param pPage Pointer to the physical guest page tracking structure.
1034 */
1035#define PGM_PAGE_INC_READ_LOCKS(pPage) do { ++(pPage)->cReadLocksY; } while (0)
1036
1037/** Increment the write lock counter.
1038 * @param pPage Pointer to the physical guest page tracking structure.
1039 */
1040#define PGM_PAGE_INC_WRITE_LOCKS(pPage) do { ++(pPage)->cWriteLocksY; } while (0)
1041
1042
1043#if 0
1044/** Enables sanity checking of write monitoring using CRC-32. */
1045# define PGMLIVESAVERAMPAGE_WITH_CRC32
1046#endif
1047
1048/**
1049 * Per page live save tracking data.
1050 */
1051typedef struct PGMLIVESAVERAMPAGE
1052{
1053 /** Number of times it has been dirtied. */
1054 uint32_t cDirtied : 24;
1055 /** Whether it is currently dirty. */
1056 uint32_t fDirty : 1;
1057 /** Ignore the page.
1058 * This is used for pages that has been MMIO, MMIO2 or ROM pages once. We will
1059 * deal with these after pausing the VM and DevPCI have said it bit about
1060 * remappings. */
1061 uint32_t fIgnore : 1;
1062 /** Was a ZERO page last time around. */
1063 uint32_t fZero : 1;
1064 /** Was a SHARED page last time around. */
1065 uint32_t fShared : 1;
1066 /** Whether the page is/was write monitored in a previous pass. */
1067 uint32_t fWriteMonitored : 1;
1068 /** Whether the page is/was write monitored earlier in this pass. */
1069 uint32_t fWriteMonitoredJustNow : 1;
1070 /** Bits reserved for future use. */
1071 uint32_t u2Reserved : 2;
1072#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1073 /** CRC-32 for the page. This is for internal consistency checks. */
1074 uint32_t u32Crc;
1075#endif
1076} PGMLIVESAVERAMPAGE;
1077#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1078AssertCompileSize(PGMLIVESAVERAMPAGE, 8);
1079#else
1080AssertCompileSize(PGMLIVESAVERAMPAGE, 4);
1081#endif
1082/** Pointer to the per page live save tracking data. */
1083typedef PGMLIVESAVERAMPAGE *PPGMLIVESAVERAMPAGE;
1084
1085/** The max value of PGMLIVESAVERAMPAGE::cDirtied. */
1086#define PGMLIVSAVEPAGE_MAX_DIRTIED 0x00fffff0
1087
1088
1089/**
1090 * Ram range for GC Phys to HC Phys conversion.
1091 *
1092 * Can be used for HC Virt to GC Phys and HC Virt to HC Phys
1093 * conversions too, but we'll let MM handle that for now.
1094 *
1095 * This structure is used by linked lists in both GC and HC.
1096 */
1097typedef struct PGMRAMRANGE
1098{
1099 /** Start of the range. Page aligned. */
1100 RTGCPHYS GCPhys;
1101 /** Size of the range. (Page aligned of course). */
1102 RTGCPHYS cb;
1103 /** Pointer to the next RAM range - for R3. */
1104 R3PTRTYPE(struct PGMRAMRANGE *) pNextR3;
1105 /** Pointer to the next RAM range - for R0. */
1106 R0PTRTYPE(struct PGMRAMRANGE *) pNextR0;
1107 /** Pointer to the next RAM range - for RC. */
1108 RCPTRTYPE(struct PGMRAMRANGE *) pNextRC;
1109 /** PGM_RAM_RANGE_FLAGS_* flags. */
1110 uint32_t fFlags;
1111 /** Last address in the range (inclusive). Page aligned (-1). */
1112 RTGCPHYS GCPhysLast;
1113 /** Start of the HC mapping of the range. This is only used for MMIO2. */
1114 R3PTRTYPE(void *) pvR3;
1115 /** Live save per page tracking data. */
1116 R3PTRTYPE(PPGMLIVESAVERAMPAGE) paLSPages;
1117 /** The range description. */
1118 R3PTRTYPE(const char *) pszDesc;
1119 /** Pointer to self - R0 pointer. */
1120 R0PTRTYPE(struct PGMRAMRANGE *) pSelfR0;
1121 /** Pointer to self - RC pointer. */
1122 RCPTRTYPE(struct PGMRAMRANGE *) pSelfRC;
1123 /** Padding to make aPage aligned on sizeof(PGMPAGE). */
1124 uint32_t au32Alignment2[HC_ARCH_BITS == 32 ? 1 : 3];
1125 /** Array of physical guest page tracking structures. */
1126 PGMPAGE aPages[1];
1127} PGMRAMRANGE;
1128/** Pointer to Ram range for GC Phys to HC Phys conversion. */
1129typedef PGMRAMRANGE *PPGMRAMRANGE;
1130
1131/** @name PGMRAMRANGE::fFlags
1132 * @{ */
1133/** The RAM range is floating around as an independent guest mapping. */
1134#define PGM_RAM_RANGE_FLAGS_FLOATING RT_BIT(20)
1135/** Ad hoc RAM range for an ROM mapping. */
1136#define PGM_RAM_RANGE_FLAGS_AD_HOC_ROM RT_BIT(21)
1137/** Ad hoc RAM range for an MMIO mapping. */
1138#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO RT_BIT(22)
1139/** Ad hoc RAM range for an MMIO2 mapping. */
1140#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO2 RT_BIT(23)
1141/** @} */
1142
1143/** Tests if a RAM range is an ad hoc one or not.
1144 * @returns true/false.
1145 * @param pRam The RAM range.
1146 */
1147#define PGM_RAM_RANGE_IS_AD_HOC(pRam) \
1148 (!!( (pRam)->fFlags & (PGM_RAM_RANGE_FLAGS_AD_HOC_ROM | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO2) ) )
1149
1150
1151/**
1152 * Per page tracking structure for ROM image.
1153 *
1154 * A ROM image may have a shadow page, in which case we may have two pages
1155 * backing it. This structure contains the PGMPAGE for both while
1156 * PGMRAMRANGE have a copy of the active one. It is important that these
1157 * aren't out of sync in any regard other than page pool tracking data.
1158 */
1159typedef struct PGMROMPAGE
1160{
1161 /** The page structure for the virgin ROM page. */
1162 PGMPAGE Virgin;
1163 /** The page structure for the shadow RAM page. */
1164 PGMPAGE Shadow;
1165 /** The current protection setting. */
1166 PGMROMPROT enmProt;
1167 /** Live save status information. Makes use of unused alignment space. */
1168 struct
1169 {
1170 /** The previous protection value. */
1171 uint8_t u8Prot;
1172 /** Written to flag set by the handler. */
1173 bool fWrittenTo;
1174 /** Whether the shadow page is dirty or not. */
1175 bool fDirty;
1176 /** Whether it was dirtied in the recently. */
1177 bool fDirtiedRecently;
1178 } LiveSave;
1179} PGMROMPAGE;
1180AssertCompileSizeAlignment(PGMROMPAGE, 8);
1181/** Pointer to a ROM page tracking structure. */
1182typedef PGMROMPAGE *PPGMROMPAGE;
1183
1184
1185/**
1186 * A registered ROM image.
1187 *
1188 * This is needed to keep track of ROM image since they generally intrude
1189 * into a PGMRAMRANGE. It also keeps track of additional info like the
1190 * two page sets (read-only virgin and read-write shadow), the current
1191 * state of each page.
1192 *
1193 * Because access handlers cannot easily be executed in a different
1194 * context, the ROM ranges needs to be accessible and in all contexts.
1195 */
1196typedef struct PGMROMRANGE
1197{
1198 /** Pointer to the next range - R3. */
1199 R3PTRTYPE(struct PGMROMRANGE *) pNextR3;
1200 /** Pointer to the next range - R0. */
1201 R0PTRTYPE(struct PGMROMRANGE *) pNextR0;
1202 /** Pointer to the next range - RC. */
1203 RCPTRTYPE(struct PGMROMRANGE *) pNextRC;
1204 /** Pointer alignment */
1205 RTRCPTR RCPtrAlignment;
1206 /** Address of the range. */
1207 RTGCPHYS GCPhys;
1208 /** Address of the last byte in the range. */
1209 RTGCPHYS GCPhysLast;
1210 /** Size of the range. */
1211 RTGCPHYS cb;
1212 /** The flags (PGMPHYS_ROM_FLAGS_*). */
1213 uint32_t fFlags;
1214 /** The saved state range ID. */
1215 uint8_t idSavedState;
1216 /** Alignment padding. */
1217 uint8_t au8Alignment[3];
1218 /** Alignment padding ensuring that aPages is sizeof(PGMROMPAGE) aligned. */
1219 uint32_t au32Alignemnt[HC_ARCH_BITS == 32 ? 6 : 2];
1220 /** Pointer to the original bits when PGMPHYS_ROM_FLAGS_PERMANENT_BINARY was specified.
1221 * This is used for strictness checks. */
1222 R3PTRTYPE(const void *) pvOriginal;
1223 /** The ROM description. */
1224 R3PTRTYPE(const char *) pszDesc;
1225 /** The per page tracking structures. */
1226 PGMROMPAGE aPages[1];
1227} PGMROMRANGE;
1228/** Pointer to a ROM range. */
1229typedef PGMROMRANGE *PPGMROMRANGE;
1230
1231
1232/**
1233 * Live save per page data for an MMIO2 page.
1234 *
1235 * Not using PGMLIVESAVERAMPAGE here because we cannot use normal write monitoring
1236 * of MMIO2 pages. The current approach is using some optimisitic SHA-1 +
1237 * CRC-32 for detecting changes as well as special handling of zero pages. This
1238 * is a TEMPORARY measure which isn't perfect, but hopefully it is good enough
1239 * for speeding things up. (We're using SHA-1 and not SHA-256 or SHA-512
1240 * because of speed (2.5x and 6x slower).)
1241 *
1242 * @todo Implement dirty MMIO2 page reporting that can be enabled during live
1243 * save but normally is disabled. Since we can write monitore guest
1244 * accesses on our own, we only need this for host accesses. Shouldn't be
1245 * too difficult for DevVGA, VMMDev might be doable, the planned
1246 * networking fun will be fun since it involves ring-0.
1247 */
1248typedef struct PGMLIVESAVEMMIO2PAGE
1249{
1250 /** Set if the page is considered dirty. */
1251 bool fDirty;
1252 /** The number of scans this page has remained unchanged for.
1253 * Only updated for dirty pages. */
1254 uint8_t cUnchangedScans;
1255 /** Whether this page was zero at the last scan. */
1256 bool fZero;
1257 /** Alignment padding. */
1258 bool fReserved;
1259 /** CRC-32 for the first half of the page.
1260 * This is used together with u32CrcH2 to quickly detect changes in the page
1261 * during the non-final passes. */
1262 uint32_t u32CrcH1;
1263 /** CRC-32 for the second half of the page. */
1264 uint32_t u32CrcH2;
1265 /** SHA-1 for the saved page.
1266 * This is used in the final pass to skip pages without changes. */
1267 uint8_t abSha1Saved[RTSHA1_HASH_SIZE];
1268} PGMLIVESAVEMMIO2PAGE;
1269/** Pointer to a live save status data for an MMIO2 page. */
1270typedef PGMLIVESAVEMMIO2PAGE *PPGMLIVESAVEMMIO2PAGE;
1271
1272/**
1273 * A registered MMIO2 (= Device RAM) range.
1274 *
1275 * There are a few reason why we need to keep track of these
1276 * registrations. One of them is the deregistration & cleanup stuff,
1277 * while another is that the PGMRAMRANGE associated with such a region may
1278 * have to be removed from the ram range list.
1279 *
1280 * Overlapping with a RAM range has to be 100% or none at all. The pages
1281 * in the existing RAM range must not be ROM nor MMIO. A guru meditation
1282 * will be raised if a partial overlap or an overlap of ROM pages is
1283 * encountered. On an overlap we will free all the existing RAM pages and
1284 * put in the ram range pages instead.
1285 */
1286typedef struct PGMMMIO2RANGE
1287{
1288 /** The owner of the range. (a device) */
1289 PPDMDEVINSR3 pDevInsR3;
1290 /** Pointer to the ring-3 mapping of the allocation. */
1291 RTR3PTR pvR3;
1292 /** Pointer to the next range - R3. */
1293 R3PTRTYPE(struct PGMMMIO2RANGE *) pNextR3;
1294 /** Whether it's mapped or not. */
1295 bool fMapped;
1296 /** Whether it's overlapping or not. */
1297 bool fOverlapping;
1298 /** The PCI region number.
1299 * @remarks This ASSUMES that nobody will ever really need to have multiple
1300 * PCI devices with matching MMIO region numbers on a single device. */
1301 uint8_t iRegion;
1302 /** The saved state range ID. */
1303 uint8_t idSavedState;
1304 /** Alignment padding for putting the ram range on a PGMPAGE alignment boundrary. */
1305 uint8_t abAlignemnt[HC_ARCH_BITS == 32 ? 12 : 12];
1306 /** Live save per page tracking data. */
1307 R3PTRTYPE(PPGMLIVESAVEMMIO2PAGE) paLSPages;
1308 /** The associated RAM range. */
1309 PGMRAMRANGE RamRange;
1310} PGMMMIO2RANGE;
1311/** Pointer to a MMIO2 range. */
1312typedef PGMMMIO2RANGE *PPGMMMIO2RANGE;
1313
1314
1315
1316
1317/**
1318 * PGMPhysRead/Write cache entry
1319 */
1320typedef struct PGMPHYSCACHEENTRY
1321{
1322 /** R3 pointer to physical page. */
1323 R3PTRTYPE(uint8_t *) pbR3;
1324 /** GC Physical address for cache entry */
1325 RTGCPHYS GCPhys;
1326#if HC_ARCH_BITS == 64 && GC_ARCH_BITS == 32
1327 RTGCPHYS u32Padding0; /**< alignment padding. */
1328#endif
1329} PGMPHYSCACHEENTRY;
1330
1331/**
1332 * PGMPhysRead/Write cache to reduce REM memory access overhead
1333 */
1334typedef struct PGMPHYSCACHE
1335{
1336 /** Bitmap of valid cache entries */
1337 uint64_t aEntries;
1338 /** Cache entries */
1339 PGMPHYSCACHEENTRY Entry[PGM_MAX_PHYSCACHE_ENTRIES];
1340} PGMPHYSCACHE;
1341
1342
1343/** Pointer to an allocation chunk ring-3 mapping. */
1344typedef struct PGMCHUNKR3MAP *PPGMCHUNKR3MAP;
1345/** Pointer to an allocation chunk ring-3 mapping pointer. */
1346typedef PPGMCHUNKR3MAP *PPPGMCHUNKR3MAP;
1347
1348/**
1349 * Ring-3 tracking structore for an allocation chunk ring-3 mapping.
1350 *
1351 * The primary tree (Core) uses the chunk id as key.
1352 * The secondary tree (AgeCore) is used for ageing and uses ageing sequence number as key.
1353 */
1354typedef struct PGMCHUNKR3MAP
1355{
1356 /** The key is the chunk id. */
1357 AVLU32NODECORE Core;
1358 /** The key is the ageing sequence number. */
1359 AVLLU32NODECORE AgeCore;
1360 /** The current age thingy. */
1361 uint32_t iAge;
1362 /** The current reference count. */
1363 uint32_t volatile cRefs;
1364 /** The current permanent reference count. */
1365 uint32_t volatile cPermRefs;
1366 /** The mapping address. */
1367 void *pv;
1368} PGMCHUNKR3MAP;
1369
1370/**
1371 * Allocation chunk ring-3 mapping TLB entry.
1372 */
1373typedef struct PGMCHUNKR3MAPTLBE
1374{
1375 /** The chunk id. */
1376 uint32_t volatile idChunk;
1377#if HC_ARCH_BITS == 64
1378 uint32_t u32Padding; /**< alignment padding. */
1379#endif
1380 /** The chunk map. */
1381#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1382 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1383#else
1384 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1385#endif
1386} PGMCHUNKR3MAPTLBE;
1387/** Pointer to the an allocation chunk ring-3 mapping TLB entry. */
1388typedef PGMCHUNKR3MAPTLBE *PPGMCHUNKR3MAPTLBE;
1389
1390/** The number of TLB entries in PGMCHUNKR3MAPTLB.
1391 * @remark Must be a power of two value. */
1392#define PGM_CHUNKR3MAPTLB_ENTRIES 64
1393
1394/**
1395 * Allocation chunk ring-3 mapping TLB.
1396 *
1397 * @remarks We use a TLB to speed up lookups by avoiding walking the AVL.
1398 * At first glance this might look kinda odd since AVL trees are
1399 * supposed to give the most optimial lookup times of all trees
1400 * due to their balancing. However, take a tree with 1023 nodes
1401 * in it, that's 10 levels, meaning that most searches has to go
1402 * down 9 levels before they find what they want. This isn't fast
1403 * compared to a TLB hit. There is the factor of cache misses,
1404 * and of course the problem with trees and branch prediction.
1405 * This is why we use TLBs in front of most of the trees.
1406 *
1407 * @todo Generalize this TLB + AVL stuff, shouldn't be all that
1408 * difficult when we switch to the new inlined AVL trees (from kStuff).
1409 */
1410typedef struct PGMCHUNKR3MAPTLB
1411{
1412 /** The TLB entries. */
1413 PGMCHUNKR3MAPTLBE aEntries[PGM_CHUNKR3MAPTLB_ENTRIES];
1414} PGMCHUNKR3MAPTLB;
1415
1416/**
1417 * Calculates the index of a guest page in the Ring-3 Chunk TLB.
1418 * @returns Chunk TLB index.
1419 * @param idChunk The Chunk ID.
1420 */
1421#define PGM_CHUNKR3MAPTLB_IDX(idChunk) ( (idChunk) & (PGM_CHUNKR3MAPTLB_ENTRIES - 1) )
1422
1423
1424/**
1425 * Ring-3 guest page mapping TLB entry.
1426 * @remarks used in ring-0 as well at the moment.
1427 */
1428typedef struct PGMPAGER3MAPTLBE
1429{
1430 /** Address of the page. */
1431 RTGCPHYS volatile GCPhys;
1432 /** The guest page. */
1433#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1434 R3PTRTYPE(PPGMPAGE) volatile pPage;
1435#else
1436 R3R0PTRTYPE(PPGMPAGE) volatile pPage;
1437#endif
1438 /** Pointer to the page mapping tracking structure, PGMCHUNKR3MAP. */
1439#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1440 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1441#else
1442 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1443#endif
1444 /** The address */
1445#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1446 R3PTRTYPE(void *) volatile pv;
1447#else
1448 R3R0PTRTYPE(void *) volatile pv;
1449#endif
1450#if HC_ARCH_BITS == 32
1451 uint32_t u32Padding; /**< alignment padding. */
1452#endif
1453} PGMPAGER3MAPTLBE;
1454/** Pointer to an entry in the HC physical TLB. */
1455typedef PGMPAGER3MAPTLBE *PPGMPAGER3MAPTLBE;
1456
1457
1458/** The number of entries in the ring-3 guest page mapping TLB.
1459 * @remarks The value must be a power of two. */
1460#define PGM_PAGER3MAPTLB_ENTRIES 256
1461
1462/**
1463 * Ring-3 guest page mapping TLB.
1464 * @remarks used in ring-0 as well at the moment.
1465 */
1466typedef struct PGMPAGER3MAPTLB
1467{
1468 /** The TLB entries. */
1469 PGMPAGER3MAPTLBE aEntries[PGM_PAGER3MAPTLB_ENTRIES];
1470} PGMPAGER3MAPTLB;
1471/** Pointer to the ring-3 guest page mapping TLB. */
1472typedef PGMPAGER3MAPTLB *PPGMPAGER3MAPTLB;
1473
1474/**
1475 * Calculates the index of the TLB entry for the specified guest page.
1476 * @returns Physical TLB index.
1477 * @param GCPhys The guest physical address.
1478 */
1479#define PGM_PAGER3MAPTLB_IDX(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGM_PAGER3MAPTLB_ENTRIES - 1) )
1480
1481
1482/**
1483 * Mapping cache usage set entry.
1484 *
1485 * @remarks 16-bit ints was choosen as the set is not expected to be used beyond
1486 * the dynamic ring-0 and (to some extent) raw-mode context mapping
1487 * cache. If it's extended to include ring-3, well, then something will
1488 * have be changed here...
1489 */
1490typedef struct PGMMAPSETENTRY
1491{
1492 /** The mapping cache index. */
1493 uint16_t iPage;
1494 /** The number of references.
1495 * The max is UINT16_MAX - 1. */
1496 uint16_t cRefs;
1497#if HC_ARCH_BITS == 64
1498 uint32_t alignment;
1499#endif
1500 /** Pointer to the page. */
1501 RTR0PTR pvPage;
1502 /** The physical address for this entry. */
1503 RTHCPHYS HCPhys;
1504} PGMMAPSETENTRY;
1505/** Pointer to a mapping cache usage set entry. */
1506typedef PGMMAPSETENTRY *PPGMMAPSETENTRY;
1507
1508/**
1509 * Mapping cache usage set.
1510 *
1511 * This is used in ring-0 and the raw-mode context to track dynamic mappings
1512 * done during exits / traps. The set is
1513 */
1514typedef struct PGMMAPSET
1515{
1516 /** The number of occupied entries.
1517 * This is PGMMAPSET_CLOSED if the set is closed and we're not supposed to do
1518 * dynamic mappings. */
1519 uint32_t cEntries;
1520 /** The start of the current subset.
1521 * This is UINT32_MAX if no subset is currently open. */
1522 uint32_t iSubset;
1523 /** The index of the current CPU, only valid if the set is open. */
1524 int32_t iCpu;
1525 uint32_t alignment;
1526 /** The entries. */
1527 PGMMAPSETENTRY aEntries[64];
1528 /** HCPhys -> iEntry fast lookup table.
1529 * Use PGMMAPSET_HASH for hashing.
1530 * The entries may or may not be valid, check against cEntries. */
1531 uint8_t aiHashTable[128];
1532} PGMMAPSET;
1533AssertCompileSizeAlignment(PGMMAPSET, 8);
1534/** Pointer to the mapping cache set. */
1535typedef PGMMAPSET *PPGMMAPSET;
1536
1537/** PGMMAPSET::cEntries value for a closed set. */
1538#define PGMMAPSET_CLOSED UINT32_C(0xdeadc0fe)
1539
1540/** Hash function for aiHashTable. */
1541#define PGMMAPSET_HASH(HCPhys) (((HCPhys) >> PAGE_SHIFT) & 127)
1542
1543/** The max fill size (strict builds). */
1544#define PGMMAPSET_MAX_FILL (64U * 80U / 100U)
1545
1546
1547/** @name Context neutrual page mapper TLB.
1548 *
1549 * Hoping to avoid some code and bug duplication parts of the GCxxx->CCPtr
1550 * code is writting in a kind of context neutrual way. Time will show whether
1551 * this actually makes sense or not...
1552 *
1553 * @todo this needs to be reconsidered and dropped/redone since the ring-0
1554 * context ends up using a global mapping cache on some platforms
1555 * (darwin).
1556 *
1557 * @{ */
1558/** @typedef PPGMPAGEMAPTLB
1559 * The page mapper TLB pointer type for the current context. */
1560/** @typedef PPGMPAGEMAPTLB
1561 * The page mapper TLB entry pointer type for the current context. */
1562/** @typedef PPGMPAGEMAPTLB
1563 * The page mapper TLB entry pointer pointer type for the current context. */
1564/** @def PGM_PAGEMAPTLB_ENTRIES
1565 * The number of TLB entries in the page mapper TLB for the current context. */
1566/** @def PGM_PAGEMAPTLB_IDX
1567 * Calculate the TLB index for a guest physical address.
1568 * @returns The TLB index.
1569 * @param GCPhys The guest physical address. */
1570/** @typedef PPGMPAGEMAP
1571 * Pointer to a page mapper unit for current context. */
1572/** @typedef PPPGMPAGEMAP
1573 * Pointer to a page mapper unit pointer for current context. */
1574#ifdef IN_RC
1575// typedef PPGMPAGEGCMAPTLB PPGMPAGEMAPTLB;
1576// typedef PPGMPAGEGCMAPTLBE PPGMPAGEMAPTLBE;
1577// typedef PPGMPAGEGCMAPTLBE *PPPGMPAGEMAPTLBE;
1578# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGEGCMAPTLB_ENTRIES
1579# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGEGCMAPTLB_IDX(GCPhys)
1580 typedef void * PPGMPAGEMAP;
1581 typedef void ** PPPGMPAGEMAP;
1582//#elif IN_RING0
1583// typedef PPGMPAGER0MAPTLB PPGMPAGEMAPTLB;
1584// typedef PPGMPAGER0MAPTLBE PPGMPAGEMAPTLBE;
1585// typedef PPGMPAGER0MAPTLBE *PPPGMPAGEMAPTLBE;
1586//# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER0MAPTLB_ENTRIES
1587//# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER0MAPTLB_IDX(GCPhys)
1588// typedef PPGMCHUNKR0MAP PPGMPAGEMAP;
1589// typedef PPPGMCHUNKR0MAP PPPGMPAGEMAP;
1590#else
1591 typedef PPGMPAGER3MAPTLB PPGMPAGEMAPTLB;
1592 typedef PPGMPAGER3MAPTLBE PPGMPAGEMAPTLBE;
1593 typedef PPGMPAGER3MAPTLBE *PPPGMPAGEMAPTLBE;
1594# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER3MAPTLB_ENTRIES
1595# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER3MAPTLB_IDX(GCPhys)
1596 typedef PPGMCHUNKR3MAP PPGMPAGEMAP;
1597 typedef PPPGMCHUNKR3MAP PPPGMPAGEMAP;
1598#endif
1599/** @} */
1600
1601
1602/** @name PGM Pool Indexes.
1603 * Aka. the unique shadow page identifier.
1604 * @{ */
1605/** NIL page pool IDX. */
1606#define NIL_PGMPOOL_IDX 0
1607/** The first normal index. */
1608#define PGMPOOL_IDX_FIRST_SPECIAL 1
1609/** Page directory (32-bit root). */
1610#define PGMPOOL_IDX_PD 1
1611/** Page Directory Pointer Table (PAE root). */
1612#define PGMPOOL_IDX_PDPT 2
1613/** AMD64 CR3 level index.*/
1614#define PGMPOOL_IDX_AMD64_CR3 3
1615/** Nested paging root.*/
1616#define PGMPOOL_IDX_NESTED_ROOT 4
1617/** The first normal index. */
1618#define PGMPOOL_IDX_FIRST 5
1619/** The last valid index. (inclusive, 14 bits) */
1620#define PGMPOOL_IDX_LAST 0x3fff
1621/** @} */
1622
1623/** The NIL index for the parent chain. */
1624#define NIL_PGMPOOL_USER_INDEX ((uint16_t)0xffff)
1625#define NIL_PGMPOOL_PRESENT_INDEX ((uint16_t)0xffff)
1626
1627/**
1628 * Node in the chain linking a shadowed page to it's parent (user).
1629 */
1630#pragma pack(1)
1631typedef struct PGMPOOLUSER
1632{
1633 /** The index to the next item in the chain. NIL_PGMPOOL_USER_INDEX is no next. */
1634 uint16_t iNext;
1635 /** The user page index. */
1636 uint16_t iUser;
1637 /** Index into the user table. */
1638 uint32_t iUserTable;
1639} PGMPOOLUSER, *PPGMPOOLUSER;
1640typedef const PGMPOOLUSER *PCPGMPOOLUSER;
1641#pragma pack()
1642
1643
1644/** The NIL index for the phys ext chain. */
1645#define NIL_PGMPOOL_PHYSEXT_INDEX ((uint16_t)0xffff)
1646
1647/**
1648 * Node in the chain of physical cross reference extents.
1649 * @todo Calling this an 'extent' is not quite right, find a better name.
1650 */
1651#pragma pack(1)
1652typedef struct PGMPOOLPHYSEXT
1653{
1654 /** The index to the next item in the chain. NIL_PGMPOOL_PHYSEXT_INDEX is no next. */
1655 uint16_t iNext;
1656 /** The user page index. */
1657 uint16_t aidx[3];
1658} PGMPOOLPHYSEXT, *PPGMPOOLPHYSEXT;
1659typedef const PGMPOOLPHYSEXT *PCPGMPOOLPHYSEXT;
1660#pragma pack()
1661
1662
1663/**
1664 * The kind of page that's being shadowed.
1665 */
1666typedef enum PGMPOOLKIND
1667{
1668 /** The virtual invalid 0 entry. */
1669 PGMPOOLKIND_INVALID = 0,
1670 /** The entry is free (=unused). */
1671 PGMPOOLKIND_FREE,
1672
1673 /** Shw: 32-bit page table; Gst: no paging */
1674 PGMPOOLKIND_32BIT_PT_FOR_PHYS,
1675 /** Shw: 32-bit page table; Gst: 32-bit page table. */
1676 PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT,
1677 /** Shw: 32-bit page table; Gst: 4MB page. */
1678 PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB,
1679 /** Shw: PAE page table; Gst: no paging */
1680 PGMPOOLKIND_PAE_PT_FOR_PHYS,
1681 /** Shw: PAE page table; Gst: 32-bit page table. */
1682 PGMPOOLKIND_PAE_PT_FOR_32BIT_PT,
1683 /** Shw: PAE page table; Gst: Half of a 4MB page. */
1684 PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB,
1685 /** Shw: PAE page table; Gst: PAE page table. */
1686 PGMPOOLKIND_PAE_PT_FOR_PAE_PT,
1687 /** Shw: PAE page table; Gst: 2MB page. */
1688 PGMPOOLKIND_PAE_PT_FOR_PAE_2MB,
1689
1690 /** Shw: 32-bit page directory. Gst: 32-bit page directory. */
1691 PGMPOOLKIND_32BIT_PD,
1692 /** Shw: 32-bit page directory. Gst: no paging. */
1693 PGMPOOLKIND_32BIT_PD_PHYS,
1694 /** Shw: PAE page directory 0; Gst: 32-bit page directory. */
1695 PGMPOOLKIND_PAE_PD0_FOR_32BIT_PD,
1696 /** Shw: PAE page directory 1; Gst: 32-bit page directory. */
1697 PGMPOOLKIND_PAE_PD1_FOR_32BIT_PD,
1698 /** Shw: PAE page directory 2; Gst: 32-bit page directory. */
1699 PGMPOOLKIND_PAE_PD2_FOR_32BIT_PD,
1700 /** Shw: PAE page directory 3; Gst: 32-bit page directory. */
1701 PGMPOOLKIND_PAE_PD3_FOR_32BIT_PD,
1702 /** Shw: PAE page directory; Gst: PAE page directory. */
1703 PGMPOOLKIND_PAE_PD_FOR_PAE_PD,
1704 /** Shw: PAE page directory; Gst: no paging. */
1705 PGMPOOLKIND_PAE_PD_PHYS,
1706
1707 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst 32 bits paging. */
1708 PGMPOOLKIND_PAE_PDPT_FOR_32BIT,
1709 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst PAE PDPT. */
1710 PGMPOOLKIND_PAE_PDPT,
1711 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst: no paging. */
1712 PGMPOOLKIND_PAE_PDPT_PHYS,
1713
1714 /** Shw: 64-bit page directory pointer table; Gst: 64-bit page directory pointer table. */
1715 PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT,
1716 /** Shw: 64-bit page directory pointer table; Gst: no paging */
1717 PGMPOOLKIND_64BIT_PDPT_FOR_PHYS,
1718 /** Shw: 64-bit page directory table; Gst: 64-bit page directory table. */
1719 PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD,
1720 /** Shw: 64-bit page directory table; Gst: no paging */
1721 PGMPOOLKIND_64BIT_PD_FOR_PHYS, /* 22 */
1722
1723 /** Shw: 64-bit PML4; Gst: 64-bit PML4. */
1724 PGMPOOLKIND_64BIT_PML4,
1725
1726 /** Shw: EPT page directory pointer table; Gst: no paging */
1727 PGMPOOLKIND_EPT_PDPT_FOR_PHYS,
1728 /** Shw: EPT page directory table; Gst: no paging */
1729 PGMPOOLKIND_EPT_PD_FOR_PHYS,
1730 /** Shw: EPT page table; Gst: no paging */
1731 PGMPOOLKIND_EPT_PT_FOR_PHYS,
1732
1733 /** Shw: Root Nested paging table. */
1734 PGMPOOLKIND_ROOT_NESTED,
1735
1736 /** The last valid entry. */
1737 PGMPOOLKIND_LAST = PGMPOOLKIND_ROOT_NESTED
1738} PGMPOOLKIND;
1739
1740/**
1741 * The access attributes of the page; only applies to big pages.
1742 */
1743typedef enum
1744{
1745 PGMPOOLACCESS_DONTCARE = 0,
1746 PGMPOOLACCESS_USER_RW,
1747 PGMPOOLACCESS_USER_R,
1748 PGMPOOLACCESS_USER_RW_NX,
1749 PGMPOOLACCESS_USER_R_NX,
1750 PGMPOOLACCESS_SUPERVISOR_RW,
1751 PGMPOOLACCESS_SUPERVISOR_R,
1752 PGMPOOLACCESS_SUPERVISOR_RW_NX,
1753 PGMPOOLACCESS_SUPERVISOR_R_NX
1754} PGMPOOLACCESS;
1755
1756/**
1757 * The tracking data for a page in the pool.
1758 */
1759typedef struct PGMPOOLPAGE
1760{
1761 /** AVL node code with the (R3) physical address of this page. */
1762 AVLOHCPHYSNODECORE Core;
1763 /** Pointer to the R3 mapping of the page. */
1764#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1765 R3PTRTYPE(void *) pvPageR3;
1766#else
1767 R3R0PTRTYPE(void *) pvPageR3;
1768#endif
1769 /** The guest physical address. */
1770#if HC_ARCH_BITS == 32 && GC_ARCH_BITS == 64
1771 uint32_t Alignment0;
1772#endif
1773 RTGCPHYS GCPhys;
1774
1775 /** Access handler statistics to determine whether the guest is (re)initializing a page table. */
1776 RTGCPTR pvLastAccessHandlerRip;
1777 RTGCPTR pvLastAccessHandlerFault;
1778 uint64_t cLastAccessHandlerCount;
1779
1780 /** The kind of page we're shadowing. (This is really a PGMPOOLKIND enum.) */
1781 uint8_t enmKind;
1782 /** The subkind of page we're shadowing. (This is really a PGMPOOLACCESS enum.) */
1783 uint8_t enmAccess;
1784 /** The index of this page. */
1785 uint16_t idx;
1786 /** The next entry in the list this page currently resides in.
1787 * It's either in the free list or in the GCPhys hash. */
1788 uint16_t iNext;
1789 /** Head of the user chain. NIL_PGMPOOL_USER_INDEX if not currently in use. */
1790 uint16_t iUserHead;
1791 /** The number of present entries. */
1792 uint16_t cPresent;
1793 /** The first entry in the table which is present. */
1794 uint16_t iFirstPresent;
1795 /** The number of modifications to the monitored page. */
1796 uint16_t cModifications;
1797 /** The next modified page. NIL_PGMPOOL_IDX if tail. */
1798 uint16_t iModifiedNext;
1799 /** The previous modified page. NIL_PGMPOOL_IDX if head. */
1800 uint16_t iModifiedPrev;
1801 /** The next page sharing access handler. NIL_PGMPOOL_IDX if tail. */
1802 uint16_t iMonitoredNext;
1803 /** The previous page sharing access handler. NIL_PGMPOOL_IDX if head. */
1804 uint16_t iMonitoredPrev;
1805 /** The next page in the age list. */
1806 uint16_t iAgeNext;
1807 /** The previous page in the age list. */
1808 uint16_t iAgePrev;
1809 /** Used to indicate that the page is zeroed. */
1810 bool fZeroed;
1811 /** Used to indicate that a PT has non-global entries. */
1812 bool fSeenNonGlobal;
1813 /** Used to indicate that we're monitoring writes to the guest page. */
1814 bool fMonitored;
1815 /** Used to indicate that the page is in the cache (e.g. in the GCPhys hash).
1816 * (All pages are in the age list.) */
1817 bool fCached;
1818 /** This is used by the R3 access handlers when invoked by an async thread.
1819 * It's a hack required because of REMR3NotifyHandlerPhysicalDeregister. */
1820 bool volatile fReusedFlushPending;
1821 /** Used to mark the page as dirty (write monitoring if temporarily off. */
1822 bool fDirty;
1823
1824 /** Used to indicate that this page can't be flushed. Important for cr3 root pages or shadow pae pd pages). */
1825 uint32_t cLocked;
1826 uint32_t idxDirty;
1827 RTGCPTR pvDirtyFault;
1828} PGMPOOLPAGE, *PPGMPOOLPAGE, **PPPGMPOOLPAGE;
1829/** Pointer to a const pool page. */
1830typedef PGMPOOLPAGE const *PCPGMPOOLPAGE;
1831
1832
1833/** The hash table size. */
1834# define PGMPOOL_HASH_SIZE 0x40
1835/** The hash function. */
1836# define PGMPOOL_HASH(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGMPOOL_HASH_SIZE - 1) )
1837
1838
1839/**
1840 * The shadow page pool instance data.
1841 *
1842 * It's all one big allocation made at init time, except for the
1843 * pages that is. The user nodes follows immediatly after the
1844 * page structures.
1845 */
1846typedef struct PGMPOOL
1847{
1848 /** The VM handle - R3 Ptr. */
1849 PVMR3 pVMR3;
1850 /** The VM handle - R0 Ptr. */
1851 PVMR0 pVMR0;
1852 /** The VM handle - RC Ptr. */
1853 PVMRC pVMRC;
1854 /** The max pool size. This includes the special IDs. */
1855 uint16_t cMaxPages;
1856 /** The current pool size. */
1857 uint16_t cCurPages;
1858 /** The head of the free page list. */
1859 uint16_t iFreeHead;
1860 /* Padding. */
1861 uint16_t u16Padding;
1862 /** Head of the chain of free user nodes. */
1863 uint16_t iUserFreeHead;
1864 /** The number of user nodes we've allocated. */
1865 uint16_t cMaxUsers;
1866 /** The number of present page table entries in the entire pool. */
1867 uint32_t cPresent;
1868 /** Pointer to the array of user nodes - RC pointer. */
1869 RCPTRTYPE(PPGMPOOLUSER) paUsersRC;
1870 /** Pointer to the array of user nodes - R3 pointer. */
1871 R3PTRTYPE(PPGMPOOLUSER) paUsersR3;
1872 /** Pointer to the array of user nodes - R0 pointer. */
1873 R0PTRTYPE(PPGMPOOLUSER) paUsersR0;
1874 /** Head of the chain of free phys ext nodes. */
1875 uint16_t iPhysExtFreeHead;
1876 /** The number of user nodes we've allocated. */
1877 uint16_t cMaxPhysExts;
1878 /** Pointer to the array of physical xref extent - RC pointer. */
1879 RCPTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsRC;
1880 /** Pointer to the array of physical xref extent nodes - R3 pointer. */
1881 R3PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR3;
1882 /** Pointer to the array of physical xref extent nodes - R0 pointer. */
1883 R0PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR0;
1884 /** Hash table for GCPhys addresses. */
1885 uint16_t aiHash[PGMPOOL_HASH_SIZE];
1886 /** The head of the age list. */
1887 uint16_t iAgeHead;
1888 /** The tail of the age list. */
1889 uint16_t iAgeTail;
1890 /** Set if the cache is enabled. */
1891 bool fCacheEnabled;
1892 /** Alignment padding. */
1893 bool afPadding1[3];
1894 /** Head of the list of modified pages. */
1895 uint16_t iModifiedHead;
1896 /** The current number of modified pages. */
1897 uint16_t cModifiedPages;
1898 /** Access handler, RC. */
1899 RCPTRTYPE(PFNPGMRCPHYSHANDLER) pfnAccessHandlerRC;
1900 /** Access handler, R0. */
1901 R0PTRTYPE(PFNPGMR0PHYSHANDLER) pfnAccessHandlerR0;
1902 /** Access handler, R3. */
1903 R3PTRTYPE(PFNPGMR3PHYSHANDLER) pfnAccessHandlerR3;
1904 /** The access handler description (R3 ptr). */
1905 R3PTRTYPE(const char *) pszAccessHandler;
1906# if HC_ARCH_BITS == 32
1907 /** Alignment padding. */
1908 uint32_t u32Padding2;
1909# endif
1910 /* Next available slot. */
1911 uint32_t idxFreeDirtyPage;
1912 /* Number of active dirty pages. */
1913 uint32_t cDirtyPages;
1914 /* Array of current dirty pgm pool page indices. */
1915 uint16_t aIdxDirtyPages[16];
1916 uint64_t aDirtyPages[16][512];
1917 /** The number of pages currently in use. */
1918 uint16_t cUsedPages;
1919#ifdef VBOX_WITH_STATISTICS
1920 /** The high water mark for cUsedPages. */
1921 uint16_t cUsedPagesHigh;
1922 uint32_t Alignment1; /**< Align the next member on a 64-bit boundrary. */
1923 /** Profiling pgmPoolAlloc(). */
1924 STAMPROFILEADV StatAlloc;
1925 /** Profiling pgmR3PoolClearDoIt(). */
1926 STAMPROFILE StatClearAll;
1927 /** Profiling pgmR3PoolReset(). */
1928 STAMPROFILE StatR3Reset;
1929 /** Profiling pgmPoolFlushPage(). */
1930 STAMPROFILE StatFlushPage;
1931 /** Profiling pgmPoolFree(). */
1932 STAMPROFILE StatFree;
1933 /** Counting explicit flushes by PGMPoolFlushPage(). */
1934 STAMCOUNTER StatForceFlushPage;
1935 /** Counting explicit flushes of dirty pages by PGMPoolFlushPage(). */
1936 STAMCOUNTER StatForceFlushDirtyPage;
1937 /** Counting flushes for reused pages. */
1938 STAMCOUNTER StatForceFlushReused;
1939 /** Profiling time spent zeroing pages. */
1940 STAMPROFILE StatZeroPage;
1941 /** Profiling of pgmPoolTrackDeref. */
1942 STAMPROFILE StatTrackDeref;
1943 /** Profiling pgmTrackFlushGCPhysPT. */
1944 STAMPROFILE StatTrackFlushGCPhysPT;
1945 /** Profiling pgmTrackFlushGCPhysPTs. */
1946 STAMPROFILE StatTrackFlushGCPhysPTs;
1947 /** Profiling pgmTrackFlushGCPhysPTsSlow. */
1948 STAMPROFILE StatTrackFlushGCPhysPTsSlow;
1949 /** Number of times we've been out of user records. */
1950 STAMCOUNTER StatTrackFreeUpOneUser;
1951 /** Nr of flushed entries. */
1952 STAMCOUNTER StatTrackFlushEntry;
1953 /** Nr of updated entries. */
1954 STAMCOUNTER StatTrackFlushEntryKeep;
1955 /** Profiling deref activity related tracking GC physical pages. */
1956 STAMPROFILE StatTrackDerefGCPhys;
1957 /** Number of linear searches for a HCPhys in the ram ranges. */
1958 STAMCOUNTER StatTrackLinearRamSearches;
1959 /** The number of failing pgmPoolTrackPhysExtAlloc calls. */
1960 STAMCOUNTER StamTrackPhysExtAllocFailures;
1961 /** Profiling the RC/R0 access handler. */
1962 STAMPROFILE StatMonitorRZ;
1963 /** Times we've failed interpreting the instruction. */
1964 STAMCOUNTER StatMonitorRZEmulateInstr;
1965 /** Profiling the pgmPoolFlushPage calls made from the RC/R0 access handler. */
1966 STAMPROFILE StatMonitorRZFlushPage;
1967 /* Times we've detected a page table reinit. */
1968 STAMCOUNTER StatMonitorRZFlushReinit;
1969 /** Counting flushes for pages that are modified too often. */
1970 STAMCOUNTER StatMonitorRZFlushModOverflow;
1971 /** Times we've detected fork(). */
1972 STAMCOUNTER StatMonitorRZFork;
1973 /** Profiling the RC/R0 access we've handled (except REP STOSD). */
1974 STAMPROFILE StatMonitorRZHandled;
1975 /** Times we've failed interpreting a patch code instruction. */
1976 STAMCOUNTER StatMonitorRZIntrFailPatch1;
1977 /** Times we've failed interpreting a patch code instruction during flushing. */
1978 STAMCOUNTER StatMonitorRZIntrFailPatch2;
1979 /** The number of times we've seen rep prefixes we can't handle. */
1980 STAMCOUNTER StatMonitorRZRepPrefix;
1981 /** Profiling the REP STOSD cases we've handled. */
1982 STAMPROFILE StatMonitorRZRepStosd;
1983 /** Nr of handled PT faults. */
1984 STAMCOUNTER StatMonitorRZFaultPT;
1985 /** Nr of handled PD faults. */
1986 STAMCOUNTER StatMonitorRZFaultPD;
1987 /** Nr of handled PDPT faults. */
1988 STAMCOUNTER StatMonitorRZFaultPDPT;
1989 /** Nr of handled PML4 faults. */
1990 STAMCOUNTER StatMonitorRZFaultPML4;
1991
1992 /** Profiling the R3 access handler. */
1993 STAMPROFILE StatMonitorR3;
1994 /** Times we've failed interpreting the instruction. */
1995 STAMCOUNTER StatMonitorR3EmulateInstr;
1996 /** Profiling the pgmPoolFlushPage calls made from the R3 access handler. */
1997 STAMPROFILE StatMonitorR3FlushPage;
1998 /* Times we've detected a page table reinit. */
1999 STAMCOUNTER StatMonitorR3FlushReinit;
2000 /** Counting flushes for pages that are modified too often. */
2001 STAMCOUNTER StatMonitorR3FlushModOverflow;
2002 /** Times we've detected fork(). */
2003 STAMCOUNTER StatMonitorR3Fork;
2004 /** Profiling the R3 access we've handled (except REP STOSD). */
2005 STAMPROFILE StatMonitorR3Handled;
2006 /** The number of times we've seen rep prefixes we can't handle. */
2007 STAMCOUNTER StatMonitorR3RepPrefix;
2008 /** Profiling the REP STOSD cases we've handled. */
2009 STAMPROFILE StatMonitorR3RepStosd;
2010 /** Nr of handled PT faults. */
2011 STAMCOUNTER StatMonitorR3FaultPT;
2012 /** Nr of handled PD faults. */
2013 STAMCOUNTER StatMonitorR3FaultPD;
2014 /** Nr of handled PDPT faults. */
2015 STAMCOUNTER StatMonitorR3FaultPDPT;
2016 /** Nr of handled PML4 faults. */
2017 STAMCOUNTER StatMonitorR3FaultPML4;
2018 /** The number of times we're called in an async thread an need to flush. */
2019 STAMCOUNTER StatMonitorR3Async;
2020 /** Times we've called pgmPoolResetDirtyPages (and there were dirty page). */
2021 STAMCOUNTER StatResetDirtyPages;
2022 /** Times we've called pgmPoolAddDirtyPage. */
2023 STAMCOUNTER StatDirtyPage;
2024 /** Times we've had to flush duplicates for dirty page management. */
2025 STAMCOUNTER StatDirtyPageDupFlush;
2026 /** Times we've had to flush because of overflow. */
2027 STAMCOUNTER StatDirtyPageOverFlowFlush;
2028
2029 /** The high wather mark for cModifiedPages. */
2030 uint16_t cModifiedPagesHigh;
2031 uint16_t Alignment2[3]; /**< Align the next member on a 64-bit boundrary. */
2032
2033 /** The number of cache hits. */
2034 STAMCOUNTER StatCacheHits;
2035 /** The number of cache misses. */
2036 STAMCOUNTER StatCacheMisses;
2037 /** The number of times we've got a conflict of 'kind' in the cache. */
2038 STAMCOUNTER StatCacheKindMismatches;
2039 /** Number of times we've been out of pages. */
2040 STAMCOUNTER StatCacheFreeUpOne;
2041 /** The number of cacheable allocations. */
2042 STAMCOUNTER StatCacheCacheable;
2043 /** The number of uncacheable allocations. */
2044 STAMCOUNTER StatCacheUncacheable;
2045#else
2046 uint32_t Alignment3; /**< Align the next member on a 64-bit boundrary. */
2047#endif
2048 /** The AVL tree for looking up a page by its HC physical address. */
2049 AVLOHCPHYSTREE HCPhysTree;
2050 uint32_t Alignment4; /**< Align the next member on a 64-bit boundrary. */
2051 /** Array of pages. (cMaxPages in length)
2052 * The Id is the index into thist array.
2053 */
2054 PGMPOOLPAGE aPages[PGMPOOL_IDX_FIRST];
2055} PGMPOOL, *PPGMPOOL, **PPPGMPOOL;
2056AssertCompileMemberAlignment(PGMPOOL, iModifiedHead, 8);
2057AssertCompileMemberAlignment(PGMPOOL, aDirtyPages, 8);
2058AssertCompileMemberAlignment(PGMPOOL, cUsedPages, 8);
2059#ifdef VBOX_WITH_STATISTICS
2060AssertCompileMemberAlignment(PGMPOOL, StatAlloc, 8);
2061#endif
2062AssertCompileMemberAlignment(PGMPOOL, aPages, 8);
2063
2064
2065/** @def PGMPOOL_PAGE_2_PTR
2066 * Maps a pool page pool into the current context.
2067 *
2068 * @returns VBox status code.
2069 * @param pVM The VM handle.
2070 * @param pPage The pool page.
2071 *
2072 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2073 * small page window employeed by that function. Be careful.
2074 * @remark There is no need to assert on the result.
2075 */
2076#if defined(IN_RC)
2077# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageInlined(&(pVM)->pgm.s, (pPage))
2078#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2079# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageInlined(&(pVM)->pgm.s, (pPage))
2080#elif defined(VBOX_STRICT)
2081# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageStrict(pPage)
2082DECLINLINE(void *) pgmPoolMapPageStrict(PPGMPOOLPAGE pPage)
2083{
2084 Assert(pPage && pPage->pvPageR3);
2085 return pPage->pvPageR3;
2086}
2087#else
2088# define PGMPOOL_PAGE_2_PTR(pVM, pPage) ((pPage)->pvPageR3)
2089#endif
2090
2091/** @def PGMPOOL_PAGE_2_PTR_BY_PGM
2092 * Maps a pool page pool into the current context.
2093 *
2094 * @returns VBox status code.
2095 * @param pPGM Pointer to the PGM instance data.
2096 * @param pPage The pool page.
2097 *
2098 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2099 * small page window employeed by that function. Be careful.
2100 * @remark There is no need to assert on the result.
2101 */
2102#if defined(IN_RC)
2103# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) pgmPoolMapPageInlined(pPGM, (pPage))
2104#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2105# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) pgmPoolMapPageInlined(pPGM, (pPage))
2106#else
2107# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) PGMPOOL_PAGE_2_PTR(PGM2VM(pPGM), pPage)
2108#endif
2109
2110/** @def PGMPOOL_PAGE_2_PTR_BY_PGMCPU
2111 * Maps a pool page pool into the current context.
2112 *
2113 * @returns VBox status code.
2114 * @param pPGM Pointer to the PGMCPU instance data.
2115 * @param pPage The pool page.
2116 *
2117 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2118 * small page window employeed by that function. Be careful.
2119 * @remark There is no need to assert on the result.
2120 */
2121#if defined(IN_RC)
2122# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) pgmPoolMapPageInlined(PGMCPU2PGM(pPGM), (pPage))
2123#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2124# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) pgmPoolMapPageInlined(PGMCPU2PGM(pPGM), (pPage))
2125#else
2126# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) PGMPOOL_PAGE_2_PTR(PGMCPU2VM(pPGM), pPage)
2127#endif
2128
2129
2130/** @name Per guest page tracking data.
2131 * This is currently as a 16-bit word in the PGMPAGE structure, the idea though
2132 * is to use more bits for it and split it up later on. But for now we'll play
2133 * safe and change as little as possible.
2134 *
2135 * The 16-bit word has two parts:
2136 *
2137 * The first 14-bit forms the @a idx field. It is either the index of a page in
2138 * the shadow page pool, or and index into the extent list.
2139 *
2140 * The 2 topmost bits makes up the @a cRefs field, which counts the number of
2141 * shadow page pool references to the page. If cRefs equals
2142 * PGMPOOL_CREFS_PHYSEXT, then the @a idx field is an indext into the extent
2143 * (misnomer) table and not the shadow page pool.
2144 *
2145 * See PGM_PAGE_GET_TRACKING and PGM_PAGE_SET_TRACKING for how to get and set
2146 * the 16-bit word.
2147 *
2148 * @{ */
2149/** The shift count for getting to the cRefs part. */
2150#define PGMPOOL_TD_CREFS_SHIFT 14
2151/** The mask applied after shifting the tracking data down by
2152 * PGMPOOL_TD_CREFS_SHIFT. */
2153#define PGMPOOL_TD_CREFS_MASK 0x3
2154/** The cRef value used to indiciate that the idx is the head of a
2155 * physical cross reference list. */
2156#define PGMPOOL_TD_CREFS_PHYSEXT PGMPOOL_TD_CREFS_MASK
2157/** The shift used to get idx. */
2158#define PGMPOOL_TD_IDX_SHIFT 0
2159/** The mask applied to the idx after shifting down by PGMPOOL_TD_IDX_SHIFT. */
2160#define PGMPOOL_TD_IDX_MASK 0x3fff
2161/** The idx value when we're out of of PGMPOOLPHYSEXT entries or/and there are
2162 * simply too many mappings of this page. */
2163#define PGMPOOL_TD_IDX_OVERFLOWED PGMPOOL_TD_IDX_MASK
2164
2165/** @def PGMPOOL_TD_MAKE
2166 * Makes a 16-bit tracking data word.
2167 *
2168 * @returns tracking data.
2169 * @param cRefs The @a cRefs field. Must be within bounds!
2170 * @param idx The @a idx field. Must also be within bounds! */
2171#define PGMPOOL_TD_MAKE(cRefs, idx) ( ((cRefs) << PGMPOOL_TD_CREFS_SHIFT) | (idx) )
2172
2173/** @def PGMPOOL_TD_GET_CREFS
2174 * Get the @a cRefs field from a tracking data word.
2175 *
2176 * @returns The @a cRefs field
2177 * @param u16 The tracking data word. */
2178#define PGMPOOL_TD_GET_CREFS(u16) ( ((u16) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK )
2179
2180/** @def PGMPOOL_TD_GET_IDX
2181 * Get the @a idx field from a tracking data word.
2182 *
2183 * @returns The @a idx field
2184 * @param u16 The tracking data word. */
2185#define PGMPOOL_TD_GET_IDX(u16) ( ((u16) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK )
2186/** @} */
2187
2188
2189/**
2190 * Trees are using self relative offsets as pointers.
2191 * So, all its data, including the root pointer, must be in the heap for HC and GC
2192 * to have the same layout.
2193 */
2194typedef struct PGMTREES
2195{
2196 /** Physical access handlers (AVL range+offsetptr tree). */
2197 AVLROGCPHYSTREE PhysHandlers;
2198 /** Virtual access handlers (AVL range + GC ptr tree). */
2199 AVLROGCPTRTREE VirtHandlers;
2200 /** Virtual access handlers (Phys range AVL range + offsetptr tree). */
2201 AVLROGCPHYSTREE PhysToVirtHandlers;
2202 /** Virtual access handlers for the hypervisor (AVL range + GC ptr tree). */
2203 AVLROGCPTRTREE HyperVirtHandlers;
2204} PGMTREES;
2205/** Pointer to PGM trees. */
2206typedef PGMTREES *PPGMTREES;
2207
2208
2209/** @name Paging mode macros
2210 * @{ */
2211#ifdef IN_RC
2212# define PGM_CTX(a,b) a##RC##b
2213# define PGM_CTX_STR(a,b) a "GC" b
2214# define PGM_CTX_DECL(type) VMMRCDECL(type)
2215#else
2216# ifdef IN_RING3
2217# define PGM_CTX(a,b) a##R3##b
2218# define PGM_CTX_STR(a,b) a "R3" b
2219# define PGM_CTX_DECL(type) DECLCALLBACK(type)
2220# else
2221# define PGM_CTX(a,b) a##R0##b
2222# define PGM_CTX_STR(a,b) a "R0" b
2223# define PGM_CTX_DECL(type) VMMDECL(type)
2224# endif
2225#endif
2226
2227#define PGM_GST_NAME_REAL(name) PGM_CTX(pgm,GstReal##name)
2228#define PGM_GST_NAME_RC_REAL_STR(name) "pgmRCGstReal" #name
2229#define PGM_GST_NAME_R0_REAL_STR(name) "pgmR0GstReal" #name
2230#define PGM_GST_NAME_PROT(name) PGM_CTX(pgm,GstProt##name)
2231#define PGM_GST_NAME_RC_PROT_STR(name) "pgmRCGstProt" #name
2232#define PGM_GST_NAME_R0_PROT_STR(name) "pgmR0GstProt" #name
2233#define PGM_GST_NAME_32BIT(name) PGM_CTX(pgm,Gst32Bit##name)
2234#define PGM_GST_NAME_RC_32BIT_STR(name) "pgmRCGst32Bit" #name
2235#define PGM_GST_NAME_R0_32BIT_STR(name) "pgmR0Gst32Bit" #name
2236#define PGM_GST_NAME_PAE(name) PGM_CTX(pgm,GstPAE##name)
2237#define PGM_GST_NAME_RC_PAE_STR(name) "pgmRCGstPAE" #name
2238#define PGM_GST_NAME_R0_PAE_STR(name) "pgmR0GstPAE" #name
2239#define PGM_GST_NAME_AMD64(name) PGM_CTX(pgm,GstAMD64##name)
2240#define PGM_GST_NAME_RC_AMD64_STR(name) "pgmRCGstAMD64" #name
2241#define PGM_GST_NAME_R0_AMD64_STR(name) "pgmR0GstAMD64" #name
2242#define PGM_GST_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Gst##name))
2243#define PGM_GST_DECL(type, name) PGM_CTX_DECL(type) PGM_GST_NAME(name)
2244
2245#define PGM_SHW_NAME_32BIT(name) PGM_CTX(pgm,Shw32Bit##name)
2246#define PGM_SHW_NAME_RC_32BIT_STR(name) "pgmRCShw32Bit" #name
2247#define PGM_SHW_NAME_R0_32BIT_STR(name) "pgmR0Shw32Bit" #name
2248#define PGM_SHW_NAME_PAE(name) PGM_CTX(pgm,ShwPAE##name)
2249#define PGM_SHW_NAME_RC_PAE_STR(name) "pgmRCShwPAE" #name
2250#define PGM_SHW_NAME_R0_PAE_STR(name) "pgmR0ShwPAE" #name
2251#define PGM_SHW_NAME_AMD64(name) PGM_CTX(pgm,ShwAMD64##name)
2252#define PGM_SHW_NAME_RC_AMD64_STR(name) "pgmRCShwAMD64" #name
2253#define PGM_SHW_NAME_R0_AMD64_STR(name) "pgmR0ShwAMD64" #name
2254#define PGM_SHW_NAME_NESTED(name) PGM_CTX(pgm,ShwNested##name)
2255#define PGM_SHW_NAME_RC_NESTED_STR(name) "pgmRCShwNested" #name
2256#define PGM_SHW_NAME_R0_NESTED_STR(name) "pgmR0ShwNested" #name
2257#define PGM_SHW_NAME_EPT(name) PGM_CTX(pgm,ShwEPT##name)
2258#define PGM_SHW_NAME_RC_EPT_STR(name) "pgmRCShwEPT" #name
2259#define PGM_SHW_NAME_R0_EPT_STR(name) "pgmR0ShwEPT" #name
2260#define PGM_SHW_DECL(type, name) PGM_CTX_DECL(type) PGM_SHW_NAME(name)
2261#define PGM_SHW_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Shw##name))
2262
2263/* Shw_Gst */
2264#define PGM_BTH_NAME_32BIT_REAL(name) PGM_CTX(pgm,Bth32BitReal##name)
2265#define PGM_BTH_NAME_32BIT_PROT(name) PGM_CTX(pgm,Bth32BitProt##name)
2266#define PGM_BTH_NAME_32BIT_32BIT(name) PGM_CTX(pgm,Bth32Bit32Bit##name)
2267#define PGM_BTH_NAME_PAE_REAL(name) PGM_CTX(pgm,BthPAEReal##name)
2268#define PGM_BTH_NAME_PAE_PROT(name) PGM_CTX(pgm,BthPAEProt##name)
2269#define PGM_BTH_NAME_PAE_32BIT(name) PGM_CTX(pgm,BthPAE32Bit##name)
2270#define PGM_BTH_NAME_PAE_PAE(name) PGM_CTX(pgm,BthPAEPAE##name)
2271#define PGM_BTH_NAME_AMD64_PROT(name) PGM_CTX(pgm,BthAMD64Prot##name)
2272#define PGM_BTH_NAME_AMD64_AMD64(name) PGM_CTX(pgm,BthAMD64AMD64##name)
2273#define PGM_BTH_NAME_NESTED_REAL(name) PGM_CTX(pgm,BthNestedReal##name)
2274#define PGM_BTH_NAME_NESTED_PROT(name) PGM_CTX(pgm,BthNestedProt##name)
2275#define PGM_BTH_NAME_NESTED_32BIT(name) PGM_CTX(pgm,BthNested32Bit##name)
2276#define PGM_BTH_NAME_NESTED_PAE(name) PGM_CTX(pgm,BthNestedPAE##name)
2277#define PGM_BTH_NAME_NESTED_AMD64(name) PGM_CTX(pgm,BthNestedAMD64##name)
2278#define PGM_BTH_NAME_EPT_REAL(name) PGM_CTX(pgm,BthEPTReal##name)
2279#define PGM_BTH_NAME_EPT_PROT(name) PGM_CTX(pgm,BthEPTProt##name)
2280#define PGM_BTH_NAME_EPT_32BIT(name) PGM_CTX(pgm,BthEPT32Bit##name)
2281#define PGM_BTH_NAME_EPT_PAE(name) PGM_CTX(pgm,BthEPTPAE##name)
2282#define PGM_BTH_NAME_EPT_AMD64(name) PGM_CTX(pgm,BthEPTAMD64##name)
2283
2284#define PGM_BTH_NAME_RC_32BIT_REAL_STR(name) "pgmRCBth32BitReal" #name
2285#define PGM_BTH_NAME_RC_32BIT_PROT_STR(name) "pgmRCBth32BitProt" #name
2286#define PGM_BTH_NAME_RC_32BIT_32BIT_STR(name) "pgmRCBth32Bit32Bit" #name
2287#define PGM_BTH_NAME_RC_PAE_REAL_STR(name) "pgmRCBthPAEReal" #name
2288#define PGM_BTH_NAME_RC_PAE_PROT_STR(name) "pgmRCBthPAEProt" #name
2289#define PGM_BTH_NAME_RC_PAE_32BIT_STR(name) "pgmRCBthPAE32Bit" #name
2290#define PGM_BTH_NAME_RC_PAE_PAE_STR(name) "pgmRCBthPAEPAE" #name
2291#define PGM_BTH_NAME_RC_AMD64_AMD64_STR(name) "pgmRCBthAMD64AMD64" #name
2292#define PGM_BTH_NAME_RC_NESTED_REAL_STR(name) "pgmRCBthNestedReal" #name
2293#define PGM_BTH_NAME_RC_NESTED_PROT_STR(name) "pgmRCBthNestedProt" #name
2294#define PGM_BTH_NAME_RC_NESTED_32BIT_STR(name) "pgmRCBthNested32Bit" #name
2295#define PGM_BTH_NAME_RC_NESTED_PAE_STR(name) "pgmRCBthNestedPAE" #name
2296#define PGM_BTH_NAME_RC_NESTED_AMD64_STR(name) "pgmRCBthNestedAMD64" #name
2297#define PGM_BTH_NAME_RC_EPT_REAL_STR(name) "pgmRCBthEPTReal" #name
2298#define PGM_BTH_NAME_RC_EPT_PROT_STR(name) "pgmRCBthEPTProt" #name
2299#define PGM_BTH_NAME_RC_EPT_32BIT_STR(name) "pgmRCBthEPT32Bit" #name
2300#define PGM_BTH_NAME_RC_EPT_PAE_STR(name) "pgmRCBthEPTPAE" #name
2301#define PGM_BTH_NAME_RC_EPT_AMD64_STR(name) "pgmRCBthEPTAMD64" #name
2302#define PGM_BTH_NAME_R0_32BIT_REAL_STR(name) "pgmR0Bth32BitReal" #name
2303#define PGM_BTH_NAME_R0_32BIT_PROT_STR(name) "pgmR0Bth32BitProt" #name
2304#define PGM_BTH_NAME_R0_32BIT_32BIT_STR(name) "pgmR0Bth32Bit32Bit" #name
2305#define PGM_BTH_NAME_R0_PAE_REAL_STR(name) "pgmR0BthPAEReal" #name
2306#define PGM_BTH_NAME_R0_PAE_PROT_STR(name) "pgmR0BthPAEProt" #name
2307#define PGM_BTH_NAME_R0_PAE_32BIT_STR(name) "pgmR0BthPAE32Bit" #name
2308#define PGM_BTH_NAME_R0_PAE_PAE_STR(name) "pgmR0BthPAEPAE" #name
2309#define PGM_BTH_NAME_R0_AMD64_PROT_STR(name) "pgmR0BthAMD64Prot" #name
2310#define PGM_BTH_NAME_R0_AMD64_AMD64_STR(name) "pgmR0BthAMD64AMD64" #name
2311#define PGM_BTH_NAME_R0_NESTED_REAL_STR(name) "pgmR0BthNestedReal" #name
2312#define PGM_BTH_NAME_R0_NESTED_PROT_STR(name) "pgmR0BthNestedProt" #name
2313#define PGM_BTH_NAME_R0_NESTED_32BIT_STR(name) "pgmR0BthNested32Bit" #name
2314#define PGM_BTH_NAME_R0_NESTED_PAE_STR(name) "pgmR0BthNestedPAE" #name
2315#define PGM_BTH_NAME_R0_NESTED_AMD64_STR(name) "pgmR0BthNestedAMD64" #name
2316#define PGM_BTH_NAME_R0_EPT_REAL_STR(name) "pgmR0BthEPTReal" #name
2317#define PGM_BTH_NAME_R0_EPT_PROT_STR(name) "pgmR0BthEPTProt" #name
2318#define PGM_BTH_NAME_R0_EPT_32BIT_STR(name) "pgmR0BthEPT32Bit" #name
2319#define PGM_BTH_NAME_R0_EPT_PAE_STR(name) "pgmR0BthEPTPAE" #name
2320#define PGM_BTH_NAME_R0_EPT_AMD64_STR(name) "pgmR0BthEPTAMD64" #name
2321
2322#define PGM_BTH_DECL(type, name) PGM_CTX_DECL(type) PGM_BTH_NAME(name)
2323#define PGM_BTH_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Bth##name))
2324/** @} */
2325
2326/**
2327 * Data for each paging mode.
2328 */
2329typedef struct PGMMODEDATA
2330{
2331 /** The guest mode type. */
2332 uint32_t uGstType;
2333 /** The shadow mode type. */
2334 uint32_t uShwType;
2335
2336 /** @name Function pointers for Shadow paging.
2337 * @{
2338 */
2339 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2340 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
2341 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2342 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2343
2344 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2345 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2346
2347 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2348 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2349 /** @} */
2350
2351 /** @name Function pointers for Guest paging.
2352 * @{
2353 */
2354 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2355 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
2356 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2357 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2358 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2359 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2360 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2361 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2362 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2363 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2364 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2365 /** @} */
2366
2367 /** @name Function pointers for Both Shadow and Guest paging.
2368 * @{
2369 */
2370 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2371 /* no pfnR3BthTrap0eHandler */
2372 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2373 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2374 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2375 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2376 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2377#ifdef VBOX_STRICT
2378 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2379#endif
2380 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2381 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
2382
2383 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2384 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2385 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2386 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2387 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2388 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2389#ifdef VBOX_STRICT
2390 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2391#endif
2392 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2393 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
2394
2395 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2396 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2397 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2398 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2399 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2400 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2401#ifdef VBOX_STRICT
2402 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2403#endif
2404 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2405 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
2406 /** @} */
2407} PGMMODEDATA, *PPGMMODEDATA;
2408
2409
2410
2411/**
2412 * Converts a PGM pointer into a VM pointer.
2413 * @returns Pointer to the VM structure the PGM is part of.
2414 * @param pPGM Pointer to PGM instance data.
2415 */
2416#define PGM2VM(pPGM) ( (PVM)((char*)pPGM - pPGM->offVM) )
2417
2418/**
2419 * PGM Data (part of VM)
2420 */
2421typedef struct PGM
2422{
2423 /** Offset to the VM structure. */
2424 RTINT offVM;
2425 /** Offset of the PGMCPU structure relative to VMCPU. */
2426 RTINT offVCpuPGM;
2427
2428 /** @cfgm{RamPreAlloc, boolean, false}
2429 * Indicates whether the base RAM should all be allocated before starting
2430 * the VM (default), or if it should be allocated when first written to.
2431 */
2432 bool fRamPreAlloc;
2433 /** Indicates whether write monitoring is currently in use.
2434 * This is used to prevent conflicts between live saving and page sharing
2435 * detection. */
2436 bool fPhysWriteMonitoringEngaged;
2437 /** Alignment padding. */
2438 bool afAlignment0[2];
2439
2440 /*
2441 * This will be redefined at least two more times before we're done, I'm sure.
2442 * The current code is only to get on with the coding.
2443 * - 2004-06-10: initial version, bird.
2444 * - 2004-07-02: 1st time, bird.
2445 * - 2004-10-18: 2nd time, bird.
2446 * - 2005-07-xx: 3rd time, bird.
2447 */
2448
2449 /** The host paging mode. (This is what SUPLib reports.) */
2450 SUPPAGINGMODE enmHostMode;
2451
2452 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
2453 RCPTRTYPE(PX86PTE) paDynPageMap32BitPTEsGC;
2454 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
2455 RCPTRTYPE(PX86PTEPAE) paDynPageMapPaePTEsGC;
2456
2457 /** 4 MB page mask; 32 or 36 bits depending on PSE-36 (identical for all VCPUs) */
2458 RTGCPHYS GCPhys4MBPSEMask;
2459
2460 /** Pointer to the list of RAM ranges (Phys GC -> Phys HC conversion) - for R3.
2461 * This is sorted by physical address and contains no overlapping ranges. */
2462 R3PTRTYPE(PPGMRAMRANGE) pRamRangesR3;
2463 /** R0 pointer corresponding to PGM::pRamRangesR3. */
2464 R0PTRTYPE(PPGMRAMRANGE) pRamRangesR0;
2465 /** RC pointer corresponding to PGM::pRamRangesR3. */
2466 RCPTRTYPE(PPGMRAMRANGE) pRamRangesRC;
2467 /** Generation ID for the RAM ranges. This member is incremented everytime a RAM
2468 * range is linked or unlinked. */
2469 uint32_t volatile idRamRangesGen;
2470
2471 /** Pointer to the list of ROM ranges - for R3.
2472 * This is sorted by physical address and contains no overlapping ranges. */
2473 R3PTRTYPE(PPGMROMRANGE) pRomRangesR3;
2474 /** R0 pointer corresponding to PGM::pRomRangesR3. */
2475 R0PTRTYPE(PPGMROMRANGE) pRomRangesR0;
2476 /** RC pointer corresponding to PGM::pRomRangesR3. */
2477 RCPTRTYPE(PPGMROMRANGE) pRomRangesRC;
2478#if HC_ARCH_BITS == 64
2479 /** Alignment padding. */
2480 RTRCPTR GCPtrPadding2;
2481#endif
2482
2483 /** Pointer to the list of MMIO2 ranges - for R3.
2484 * Registration order. */
2485 R3PTRTYPE(PPGMMMIO2RANGE) pMmio2RangesR3;
2486
2487 /** PGM offset based trees - R3 Ptr. */
2488 R3PTRTYPE(PPGMTREES) pTreesR3;
2489 /** PGM offset based trees - R0 Ptr. */
2490 R0PTRTYPE(PPGMTREES) pTreesR0;
2491 /** PGM offset based trees - RC Ptr. */
2492 RCPTRTYPE(PPGMTREES) pTreesRC;
2493
2494 /** Linked list of GC mappings - for RC.
2495 * The list is sorted ascending on address.
2496 */
2497 RCPTRTYPE(PPGMMAPPING) pMappingsRC;
2498 /** Linked list of GC mappings - for HC.
2499 * The list is sorted ascending on address.
2500 */
2501 R3PTRTYPE(PPGMMAPPING) pMappingsR3;
2502 /** Linked list of GC mappings - for R0.
2503 * The list is sorted ascending on address.
2504 */
2505 R0PTRTYPE(PPGMMAPPING) pMappingsR0;
2506
2507 /** Pointer to the 5 page CR3 content mapping.
2508 * The first page is always the CR3 (in some form) while the 4 other pages
2509 * are used of the PDs in PAE mode. */
2510 RTGCPTR GCPtrCR3Mapping;
2511#if HC_ARCH_BITS == 64 && GC_ARCH_BITS == 32
2512 uint32_t u32Alignment1;
2513#endif
2514
2515 /** Indicates that PGMR3FinalizeMappings has been called and that further
2516 * PGMR3MapIntermediate calls will be rejected. */
2517 bool fFinalizedMappings;
2518 /** If set no conflict checks are required. (boolean) */
2519 bool fMappingsFixed;
2520 /** If set, then no mappings are put into the shadow page table. (boolean) */
2521 bool fDisableMappings;
2522 /** Size of fixed mapping */
2523 uint32_t cbMappingFixed;
2524 /** Base address (GC) of fixed mapping */
2525 RTGCPTR GCPtrMappingFixed;
2526 /** The address of the previous RAM range mapping. */
2527 RTGCPTR GCPtrPrevRamRangeMapping;
2528
2529 /** @name Intermediate Context
2530 * @{ */
2531 /** Pointer to the intermediate page directory - Normal. */
2532 R3PTRTYPE(PX86PD) pInterPD;
2533 /** Pointer to the intermedate page tables - Normal.
2534 * There are two page tables, one for the identity mapping and one for
2535 * the host context mapping (of the core code). */
2536 R3PTRTYPE(PX86PT) apInterPTs[2];
2537 /** Pointer to the intermedate page tables - PAE. */
2538 R3PTRTYPE(PX86PTPAE) apInterPaePTs[2];
2539 /** Pointer to the intermedate page directory - PAE. */
2540 R3PTRTYPE(PX86PDPAE) apInterPaePDs[4];
2541 /** Pointer to the intermedate page directory - PAE. */
2542 R3PTRTYPE(PX86PDPT) pInterPaePDPT;
2543 /** Pointer to the intermedate page-map level 4 - AMD64. */
2544 R3PTRTYPE(PX86PML4) pInterPaePML4;
2545 /** Pointer to the intermedate page directory - AMD64. */
2546 R3PTRTYPE(PX86PDPT) pInterPaePDPT64;
2547 /** The Physical Address (HC) of the intermediate Page Directory - Normal. */
2548 RTHCPHYS HCPhysInterPD;
2549 /** The Physical Address (HC) of the intermediate Page Directory Pointer Table - PAE. */
2550 RTHCPHYS HCPhysInterPaePDPT;
2551 /** The Physical Address (HC) of the intermediate Page Map Level 4 table - AMD64. */
2552 RTHCPHYS HCPhysInterPaePML4;
2553 /** @} */
2554
2555 /** Base address of the dynamic page mapping area.
2556 * The array is MM_HYPER_DYNAMIC_SIZE bytes big.
2557 */
2558 RCPTRTYPE(uint8_t *) pbDynPageMapBaseGC;
2559 /** The index of the last entry used in the dynamic page mapping area. */
2560 RTUINT iDynPageMapLast;
2561 /** Cache containing the last entries in the dynamic page mapping area.
2562 * The cache size is covering half of the mapping area. */
2563 RTHCPHYS aHCPhysDynPageMapCache[MM_HYPER_DYNAMIC_SIZE >> (PAGE_SHIFT + 1)];
2564 /** Keep a lock counter for the full (!) mapping area. */
2565 uint32_t aLockedDynPageMapCache[MM_HYPER_DYNAMIC_SIZE >> (PAGE_SHIFT)];
2566
2567 /** The address of the ring-0 mapping cache if we're making use of it. */
2568 RTR0PTR pvR0DynMapUsed;
2569#if HC_ARCH_BITS == 32
2570 /** Alignment padding that makes the next member start on a 8 byte boundrary. */
2571 uint32_t u32Alignment2;
2572#endif
2573
2574 /** PGM critical section.
2575 * This protects the physical & virtual access handlers, ram ranges,
2576 * and the page flag updating (some of it anyway).
2577 */
2578 PDMCRITSECT CritSect;
2579
2580 /** Pointer to SHW+GST mode data (function pointers).
2581 * The index into this table is made up from */
2582 R3PTRTYPE(PPGMMODEDATA) paModeData;
2583
2584 /** Shadow Page Pool - R3 Ptr. */
2585 R3PTRTYPE(PPGMPOOL) pPoolR3;
2586 /** Shadow Page Pool - R0 Ptr. */
2587 R0PTRTYPE(PPGMPOOL) pPoolR0;
2588 /** Shadow Page Pool - RC Ptr. */
2589 RCPTRTYPE(PPGMPOOL) pPoolRC;
2590
2591 /** We're not in a state which permits writes to guest memory.
2592 * (Only used in strict builds.) */
2593 bool fNoMorePhysWrites;
2594 /** Alignment padding that makes the next member start on a 8 byte boundrary. */
2595 bool afAlignment3[HC_ARCH_BITS == 32 ? 7: 3];
2596
2597 /**
2598 * Data associated with managing the ring-3 mappings of the allocation chunks.
2599 */
2600 struct
2601 {
2602 /** The chunk tree, ordered by chunk id. */
2603#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2604 R3PTRTYPE(PAVLU32NODECORE) pTree;
2605#else
2606 R3R0PTRTYPE(PAVLU32NODECORE) pTree;
2607#endif
2608 /** The chunk age tree, ordered by ageing sequence number. */
2609 R3PTRTYPE(PAVLLU32NODECORE) pAgeTree;
2610 /** The chunk mapping TLB. */
2611 PGMCHUNKR3MAPTLB Tlb;
2612 /** The number of mapped chunks. */
2613 uint32_t c;
2614 /** The maximum number of mapped chunks.
2615 * @cfgm PGM/MaxRing3Chunks */
2616 uint32_t cMax;
2617 /** The current time. */
2618 uint32_t iNow;
2619 /** Number of pgmR3PhysChunkFindUnmapCandidate calls left to the next ageing. */
2620 uint32_t AgeingCountdown;
2621 } ChunkR3Map;
2622
2623 /**
2624 * The page mapping TLB for ring-3 and (for the time being) ring-0.
2625 */
2626 PGMPAGER3MAPTLB PhysTlbHC;
2627
2628 /** @name The zero page.
2629 * @{ */
2630 /** The host physical address of the zero page. */
2631 RTHCPHYS HCPhysZeroPg;
2632 /** The ring-3 mapping of the zero page. */
2633 RTR3PTR pvZeroPgR3;
2634 /** The ring-0 mapping of the zero page. */
2635 RTR0PTR pvZeroPgR0;
2636 /** The GC mapping of the zero page. */
2637 RTGCPTR pvZeroPgRC;
2638#if GC_ARCH_BITS != 32
2639 uint32_t u32ZeroAlignment; /**< Alignment padding. */
2640#endif
2641 /** @}*/
2642
2643 /** The number of handy pages. */
2644 uint32_t cHandyPages;
2645 /**
2646 * Array of handy pages.
2647 *
2648 * This array is used in a two way communication between pgmPhysAllocPage
2649 * and GMMR0AllocateHandyPages, with PGMR3PhysAllocateHandyPages serving as
2650 * an intermediary.
2651 *
2652 * The size of this array is important, see pgmPhysEnsureHandyPage for details.
2653 * (The current size of 32 pages, means 128 KB of handy memory.)
2654 */
2655 GMMPAGEDESC aHandyPages[PGM_HANDY_PAGES];
2656
2657 /**
2658 * Live save data.
2659 */
2660 struct
2661 {
2662 /** Per type statistics. */
2663 struct
2664 {
2665 /** The number of ready pages. */
2666 uint32_t cReadyPages;
2667 /** The number of dirty pages. */
2668 uint32_t cDirtyPages;
2669 /** The number of ready zero pages. */
2670 uint32_t cZeroPages;
2671 /** The number of write monitored pages. */
2672 uint32_t cMonitoredPages;
2673 } Rom,
2674 Mmio2,
2675 Ram;
2676 /** The number of ignored pages in the RAM ranges (i.e. MMIO, MMIO2 and ROM). */
2677 uint32_t cIgnoredPages;
2678 /** Indicates that a live save operation is active. */
2679 bool fActive;
2680 /** Padding. */
2681 bool afReserved[2];
2682 /** The next history index. */
2683 uint8_t iDirtyPagesHistory;
2684 /** History of the total amount of dirty pages. */
2685 uint32_t acDirtyPagesHistory[64];
2686 /** Short term dirty page average. */
2687 uint32_t cDirtyPagesShort;
2688 /** Long term dirty page average. */
2689 uint32_t cDirtyPagesLong;
2690 /** The number of saved pages. This is used to get some kind of estimate of the
2691 * link speed so we can decide when we're done. It is reset after the first
2692 * 7 passes so the speed estimate doesn't get inflated by the initial set of
2693 * zero pages. */
2694 uint64_t cSavedPages;
2695 /** The nanosecond timestamp when cSavedPages was 0. */
2696 uint64_t uSaveStartNS;
2697 /** Pages per second (for statistics). */
2698 uint32_t cPagesPerSecond;
2699 uint32_t cAlignment;
2700 } LiveSave;
2701
2702 /** @name Error injection.
2703 * @{ */
2704 /** Inject handy page allocation errors pretending we're completely out of
2705 * memory. */
2706 bool volatile fErrInjHandyPages;
2707 /** Padding. */
2708 bool afReserved[7];
2709 /** @} */
2710
2711 /** @name Release Statistics
2712 * @{ */
2713 uint32_t cAllPages; /**< The total number of pages. (Should be Private + Shared + Zero.) */
2714 uint32_t cPrivatePages; /**< The number of private pages. */
2715 uint32_t cSharedPages; /**< The number of shared pages. */
2716 uint32_t cZeroPages; /**< The number of zero backed pages. */
2717 uint32_t cMonitoredPages; /**< The number of write monitored pages. */
2718 uint32_t cWrittenToPages; /**< The number of previously write monitored pages. */
2719 uint32_t cWriteLockedPages; /**< The number of write locked pages. */
2720 uint32_t cReadLockedPages; /**< The number of read locked pages. */
2721
2722 /** The number of times we were forced to change the hypervisor region location. */
2723 STAMCOUNTER cRelocations;
2724 /** @} */
2725
2726#ifdef VBOX_WITH_STATISTICS /** @todo move this chunk to the heap. */
2727 /* R3 only: */
2728 STAMCOUNTER StatR3DetectedConflicts; /**< R3: Number of times PGMR3MapHasConflicts() detected a conflict. */
2729 STAMPROFILE StatR3ResolveConflict; /**< R3: pgmR3SyncPTResolveConflict() profiling (includes the entire relocation). */
2730
2731 STAMCOUNTER StatRZChunkR3MapTlbHits; /**< RC/R0: Ring-3/0 chunk mapper TLB hits. */
2732 STAMCOUNTER StatRZChunkR3MapTlbMisses; /**< RC/R0: Ring-3/0 chunk mapper TLB misses. */
2733 STAMCOUNTER StatRZPageMapTlbHits; /**< RC/R0: Ring-3/0 page mapper TLB hits. */
2734 STAMCOUNTER StatRZPageMapTlbMisses; /**< RC/R0: Ring-3/0 page mapper TLB misses. */
2735 STAMCOUNTER StatPageMapTlbFlushes; /**< ALL: Ring-3/0 page mapper TLB flushes. */
2736 STAMCOUNTER StatPageMapTlbFlushEntry; /**< ALL: Ring-3/0 page mapper TLB flushes. */
2737 STAMCOUNTER StatR3ChunkR3MapTlbHits; /**< R3: Ring-3/0 chunk mapper TLB hits. */
2738 STAMCOUNTER StatR3ChunkR3MapTlbMisses; /**< R3: Ring-3/0 chunk mapper TLB misses. */
2739 STAMCOUNTER StatR3PageMapTlbHits; /**< R3: Ring-3/0 page mapper TLB hits. */
2740 STAMCOUNTER StatR3PageMapTlbMisses; /**< R3: Ring-3/0 page mapper TLB misses. */
2741 STAMPROFILE StatRZSyncCR3HandlerVirtualReset; /**< RC/R0: Profiling of the virtual handler resets. */
2742 STAMPROFILE StatRZSyncCR3HandlerVirtualUpdate; /**< RC/R0: Profiling of the virtual handler updates. */
2743 STAMPROFILE StatR3SyncCR3HandlerVirtualReset; /**< R3: Profiling of the virtual handler resets. */
2744 STAMPROFILE StatR3SyncCR3HandlerVirtualUpdate; /**< R3: Profiling of the virtual handler updates. */
2745 STAMCOUNTER StatR3PhysHandlerReset; /**< R3: The number of times PGMHandlerPhysicalReset is called. */
2746 STAMCOUNTER StatRZPhysHandlerReset; /**< RC/R0: The number of times PGMHandlerPhysicalReset is called. */
2747 STAMPROFILE StatRZVirtHandlerSearchByPhys; /**< RC/R0: Profiling of pgmHandlerVirtualFindByPhysAddr. */
2748 STAMPROFILE StatR3VirtHandlerSearchByPhys; /**< R3: Profiling of pgmHandlerVirtualFindByPhysAddr. */
2749 STAMCOUNTER StatRZPageReplaceShared; /**< RC/R0: Times a shared page has been replaced by a private one. */
2750 STAMCOUNTER StatRZPageReplaceZero; /**< RC/R0: Times the zero page has been replaced by a private one. */
2751/// @todo STAMCOUNTER StatRZPageHandyAllocs; /**< RC/R0: The number of times we've executed GMMR3AllocateHandyPages. */
2752 STAMCOUNTER StatR3PageReplaceShared; /**< R3: Times a shared page has been replaced by a private one. */
2753 STAMCOUNTER StatR3PageReplaceZero; /**< R3: Times the zero page has been replaced by a private one. */
2754/// @todo STAMCOUNTER StatR3PageHandyAllocs; /**< R3: The number of times we've executed GMMR3AllocateHandyPages. */
2755
2756 /* RC only: */
2757 STAMCOUNTER StatRCDynMapCacheMisses; /**< RC: The number of dynamic page mapping cache misses */
2758 STAMCOUNTER StatRCDynMapCacheHits; /**< RC: The number of dynamic page mapping cache hits */
2759 STAMCOUNTER StatRCInvlPgConflict; /**< RC: Number of times PGMInvalidatePage() detected a mapping conflict. */
2760 STAMCOUNTER StatRCInvlPgSyncMonCR3; /**< RC: Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3. */
2761
2762 STAMCOUNTER StatRZPhysRead;
2763 STAMCOUNTER StatRZPhysReadBytes;
2764 STAMCOUNTER StatRZPhysWrite;
2765 STAMCOUNTER StatRZPhysWriteBytes;
2766 STAMCOUNTER StatR3PhysRead;
2767 STAMCOUNTER StatR3PhysReadBytes;
2768 STAMCOUNTER StatR3PhysWrite;
2769 STAMCOUNTER StatR3PhysWriteBytes;
2770 STAMCOUNTER StatRCPhysRead;
2771 STAMCOUNTER StatRCPhysReadBytes;
2772 STAMCOUNTER StatRCPhysWrite;
2773 STAMCOUNTER StatRCPhysWriteBytes;
2774
2775 STAMCOUNTER StatRZPhysSimpleRead;
2776 STAMCOUNTER StatRZPhysSimpleReadBytes;
2777 STAMCOUNTER StatRZPhysSimpleWrite;
2778 STAMCOUNTER StatRZPhysSimpleWriteBytes;
2779 STAMCOUNTER StatR3PhysSimpleRead;
2780 STAMCOUNTER StatR3PhysSimpleReadBytes;
2781 STAMCOUNTER StatR3PhysSimpleWrite;
2782 STAMCOUNTER StatR3PhysSimpleWriteBytes;
2783 STAMCOUNTER StatRCPhysSimpleRead;
2784 STAMCOUNTER StatRCPhysSimpleReadBytes;
2785 STAMCOUNTER StatRCPhysSimpleWrite;
2786 STAMCOUNTER StatRCPhysSimpleWriteBytes;
2787
2788 STAMCOUNTER StatTrackVirgin; /**< The number of first time shadowings. */
2789 STAMCOUNTER StatTrackAliased; /**< The number of times switching to cRef2, i.e. the page is being shadowed by two PTs. */
2790 STAMCOUNTER StatTrackAliasedMany; /**< The number of times we're tracking using cRef2. */
2791 STAMCOUNTER StatTrackAliasedLots; /**< The number of times we're hitting pages which has overflowed cRef2. */
2792 STAMCOUNTER StatTrackOverflows; /**< The number of times the extent list grows to long. */
2793 STAMPROFILE StatTrackDeref; /**< Profiling of SyncPageWorkerTrackDeref (expensive). */
2794#endif
2795} PGM;
2796#ifndef IN_TSTVMSTRUCTGC /* HACK */
2797AssertCompileMemberAlignment(PGM, paDynPageMap32BitPTEsGC, 8);
2798AssertCompileMemberAlignment(PGM, GCPtrMappingFixed, sizeof(RTGCPTR));
2799AssertCompileMemberAlignment(PGM, HCPhysInterPD, 8);
2800AssertCompileMemberAlignment(PGM, aHCPhysDynPageMapCache, 8);
2801AssertCompileMemberAlignment(PGM, CritSect, 8);
2802AssertCompileMemberAlignment(PGM, ChunkR3Map, 8);
2803AssertCompileMemberAlignment(PGM, PhysTlbHC, 8);
2804AssertCompileMemberAlignment(PGM, HCPhysZeroPg, 8);
2805AssertCompileMemberAlignment(PGM, aHandyPages, 8);
2806AssertCompileMemberAlignment(PGM, cRelocations, 8);
2807#endif /* !IN_TSTVMSTRUCTGC */
2808/** Pointer to the PGM instance data. */
2809typedef PGM *PPGM;
2810
2811
2812/**
2813 * Converts a PGMCPU pointer into a VM pointer.
2814 * @returns Pointer to the VM structure the PGM is part of.
2815 * @param pPGM Pointer to PGMCPU instance data.
2816 */
2817#define PGMCPU2VM(pPGM) ( (PVM)((char*)pPGM - pPGM->offVM) )
2818
2819/**
2820 * Converts a PGMCPU pointer into a PGM pointer.
2821 * @returns Pointer to the VM structure the PGM is part of.
2822 * @param pPGM Pointer to PGMCPU instance data.
2823 */
2824#define PGMCPU2PGM(pPGMCpu) ( (PPGM)((char*)pPGMCpu - pPGMCpu->offPGM) )
2825
2826/**
2827 * PGMCPU Data (part of VMCPU).
2828 */
2829typedef struct PGMCPU
2830{
2831 /** Offset to the VM structure. */
2832 RTINT offVM;
2833 /** Offset to the VMCPU structure. */
2834 RTINT offVCpu;
2835 /** Offset of the PGM structure relative to VMCPU. */
2836 RTINT offPGM;
2837 RTINT uPadding0; /**< structure size alignment. */
2838
2839#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2840 /** Automatically tracked physical memory mapping set.
2841 * Ring-0 and strict raw-mode builds. */
2842 PGMMAPSET AutoSet;
2843#endif
2844
2845 /** A20 gate mask.
2846 * Our current approach to A20 emulation is to let REM do it and don't bother
2847 * anywhere else. The interesting Guests will be operating with it enabled anyway.
2848 * But whould need arrise, we'll subject physical addresses to this mask. */
2849 RTGCPHYS GCPhysA20Mask;
2850 /** A20 gate state - boolean! */
2851 bool fA20Enabled;
2852
2853 /** What needs syncing (PGM_SYNC_*).
2854 * This is used to queue operations for PGMSyncCR3, PGMInvalidatePage,
2855 * PGMFlushTLB, and PGMR3Load. */
2856 RTUINT fSyncFlags;
2857
2858 /** The shadow paging mode. */
2859 PGMMODE enmShadowMode;
2860 /** The guest paging mode. */
2861 PGMMODE enmGuestMode;
2862
2863 /** The current physical address representing in the guest CR3 register. */
2864 RTGCPHYS GCPhysCR3;
2865
2866 /** @name 32-bit Guest Paging.
2867 * @{ */
2868 /** The guest's page directory, R3 pointer. */
2869 R3PTRTYPE(PX86PD) pGst32BitPdR3;
2870#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2871 /** The guest's page directory, R0 pointer. */
2872 R0PTRTYPE(PX86PD) pGst32BitPdR0;
2873#endif
2874 /** The guest's page directory, static RC mapping. */
2875 RCPTRTYPE(PX86PD) pGst32BitPdRC;
2876 /** @} */
2877
2878 /** @name PAE Guest Paging.
2879 * @{ */
2880 /** The guest's page directory pointer table, static RC mapping. */
2881 RCPTRTYPE(PX86PDPT) pGstPaePdptRC;
2882 /** The guest's page directory pointer table, R3 pointer. */
2883 R3PTRTYPE(PX86PDPT) pGstPaePdptR3;
2884#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2885 /** The guest's page directory pointer table, R0 pointer. */
2886 R0PTRTYPE(PX86PDPT) pGstPaePdptR0;
2887#endif
2888
2889 /** The guest's page directories, R3 pointers.
2890 * These are individual pointers and don't have to be adjecent.
2891 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
2892 R3PTRTYPE(PX86PDPAE) apGstPaePDsR3[4];
2893 /** The guest's page directories, R0 pointers.
2894 * Same restrictions as apGstPaePDsR3. */
2895#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2896 R0PTRTYPE(PX86PDPAE) apGstPaePDsR0[4];
2897#endif
2898 /** The guest's page directories, static GC mapping.
2899 * Unlike the R3/R0 array the first entry can be accessed as a 2048 entry PD.
2900 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
2901 RCPTRTYPE(PX86PDPAE) apGstPaePDsRC[4];
2902 /** The physical addresses of the guest page directories (PAE) pointed to by apGstPagePDsHC/GC. */
2903 RTGCPHYS aGCPhysGstPaePDs[4];
2904 /** The physical addresses of the monitored guest page directories (PAE). */
2905 RTGCPHYS aGCPhysGstPaePDsMonitored[4];
2906 /** @} */
2907
2908 /** @name AMD64 Guest Paging.
2909 * @{ */
2910 /** The guest's page directory pointer table, R3 pointer. */
2911 R3PTRTYPE(PX86PML4) pGstAmd64Pml4R3;
2912#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2913 /** The guest's page directory pointer table, R0 pointer. */
2914 R0PTRTYPE(PX86PML4) pGstAmd64Pml4R0;
2915#else
2916 RTR0PTR alignment6b; /**< alignment equalizer. */
2917#endif
2918 /** @} */
2919
2920 /** Pointer to the page of the current active CR3 - R3 Ptr. */
2921 R3PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R3;
2922 /** Pointer to the page of the current active CR3 - R0 Ptr. */
2923 R0PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R0;
2924 /** Pointer to the page of the current active CR3 - RC Ptr. */
2925 RCPTRTYPE(PPGMPOOLPAGE) pShwPageCR3RC;
2926 /* The shadow page pool index of the user table as specified during allocation; useful for freeing root pages */
2927 uint32_t iShwUser;
2928 /* The index into the user table (shadowed) as specified during allocation; useful for freeing root pages. */
2929 uint32_t iShwUserTable;
2930# if HC_ARCH_BITS == 64
2931 RTRCPTR alignment6; /**< structure size alignment. */
2932# endif
2933 /** @} */
2934
2935 /** @name Function pointers for Shadow paging.
2936 * @{
2937 */
2938 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2939 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
2940 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2941 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2942
2943 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2944 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2945
2946 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2947 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2948
2949 /** @} */
2950
2951 /** @name Function pointers for Guest paging.
2952 * @{
2953 */
2954 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2955 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
2956 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2957 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2958 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2959 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2960 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2961 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2962#if HC_ARCH_BITS == 64
2963 RTRCPTR alignment3; /**< structure size alignment. */
2964#endif
2965
2966 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2967 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2968 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2969 /** @} */
2970
2971 /** @name Function pointers for Both Shadow and Guest paging.
2972 * @{
2973 */
2974 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2975 /* no pfnR3BthTrap0eHandler */
2976 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2977 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2978 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2979 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2980 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2981 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2982 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2983 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
2984
2985 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2986 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2987 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2988 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2989 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2990 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2991 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2992 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2993 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
2994
2995 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2996 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2997 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2998 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2999 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3000 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3001 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3002 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3003 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
3004 RTRCPTR alignment2; /**< structure size alignment. */
3005 /** @} */
3006
3007 /** For saving stack space, the disassembler state is allocated here instead of
3008 * on the stack.
3009 * @note The DISCPUSTATE structure is not R3/R0/RZ clean! */
3010 union
3011 {
3012 /** The disassembler scratch space. */
3013 DISCPUSTATE DisState;
3014 /** Padding. */
3015 uint8_t abDisStatePadding[DISCPUSTATE_PADDING_SIZE];
3016 };
3017
3018 /* Count the number of pgm pool access handler calls. */
3019 uint64_t cPoolAccessHandler;
3020
3021 /** @name Release Statistics
3022 * @{ */
3023 /** The number of times the guest has switched mode since last reset or statistics reset. */
3024 STAMCOUNTER cGuestModeChanges;
3025 /** @} */
3026
3027#ifdef VBOX_WITH_STATISTICS /** @todo move this chunk to the heap. */
3028 /** @name Statistics
3029 * @{ */
3030 /** RC: Which statistic this \#PF should be attributed to. */
3031 RCPTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionRC;
3032 RTRCPTR padding0;
3033 /** R0: Which statistic this \#PF should be attributed to. */
3034 R0PTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionR0;
3035 RTR0PTR padding1;
3036
3037 /* Common */
3038 STAMCOUNTER StatSyncPtPD[X86_PG_ENTRIES]; /**< SyncPT - PD distribution. */
3039 STAMCOUNTER StatSyncPagePD[X86_PG_ENTRIES]; /**< SyncPage - PD distribution. */
3040
3041 /* R0 only: */
3042 STAMCOUNTER StatR0DynMapMigrateInvlPg; /**< R0: invlpg in PGMDynMapMigrateAutoSet. */
3043 STAMPROFILE StatR0DynMapGCPageInl; /**< R0: Calls to pgmR0DynMapGCPageInlined. */
3044 STAMCOUNTER StatR0DynMapGCPageInlHits; /**< R0: Hash table lookup hits. */
3045 STAMCOUNTER StatR0DynMapGCPageInlMisses; /**< R0: Misses that falls back to code common with PGMDynMapHCPage. */
3046 STAMCOUNTER StatR0DynMapGCPageInlRamHits; /**< R0: 1st ram range hits. */
3047 STAMCOUNTER StatR0DynMapGCPageInlRamMisses; /**< R0: 1st ram range misses, takes slow path. */
3048 STAMPROFILE StatR0DynMapHCPageInl; /**< R0: Calls to pgmR0DynMapHCPageInlined. */
3049 STAMCOUNTER StatR0DynMapHCPageInlHits; /**< R0: Hash table lookup hits. */
3050 STAMCOUNTER StatR0DynMapHCPageInlMisses; /**< R0: Misses that falls back to code common with PGMDynMapHCPage. */
3051 STAMPROFILE StatR0DynMapHCPage; /**< R0: Calls to PGMDynMapHCPage. */
3052 STAMCOUNTER StatR0DynMapSetOptimize; /**< R0: Calls to pgmDynMapOptimizeAutoSet. */
3053 STAMCOUNTER StatR0DynMapSetSearchFlushes; /**< R0: Set search restorting to subset flushes. */
3054 STAMCOUNTER StatR0DynMapSetSearchHits; /**< R0: Set search hits. */
3055 STAMCOUNTER StatR0DynMapSetSearchMisses; /**< R0: Set search misses. */
3056 STAMCOUNTER StatR0DynMapPage; /**< R0: Calls to pgmR0DynMapPage. */
3057 STAMCOUNTER StatR0DynMapPageHits0; /**< R0: Hits at iPage+0. */
3058 STAMCOUNTER StatR0DynMapPageHits1; /**< R0: Hits at iPage+1. */
3059 STAMCOUNTER StatR0DynMapPageHits2; /**< R0: Hits at iPage+2. */
3060 STAMCOUNTER StatR0DynMapPageInvlPg; /**< R0: invlpg. */
3061 STAMCOUNTER StatR0DynMapPageSlow; /**< R0: Calls to pgmR0DynMapPageSlow. */
3062 STAMCOUNTER StatR0DynMapPageSlowLoopHits; /**< R0: Hits in the pgmR0DynMapPageSlow search loop. */
3063 STAMCOUNTER StatR0DynMapPageSlowLoopMisses; /**< R0: Misses in the pgmR0DynMapPageSlow search loop. */
3064 //STAMCOUNTER StatR0DynMapPageSlowLostHits; /**< R0: Lost hits. */
3065 STAMCOUNTER StatR0DynMapSubsets; /**< R0: Times PGMDynMapPushAutoSubset was called. */
3066 STAMCOUNTER StatR0DynMapPopFlushes; /**< R0: Times PGMDynMapPopAutoSubset flushes the subset. */
3067 STAMCOUNTER aStatR0DynMapSetSize[11]; /**< R0: Set size distribution. */
3068
3069 /* RZ only: */
3070 STAMPROFILE StatRZTrap0e; /**< RC/R0: PGMTrap0eHandler() profiling. */
3071 STAMPROFILE StatRZTrap0eTimeCheckPageFault;
3072 STAMPROFILE StatRZTrap0eTimeSyncPT;
3073 STAMPROFILE StatRZTrap0eTimeMapping;
3074 STAMPROFILE StatRZTrap0eTimeOutOfSync;
3075 STAMPROFILE StatRZTrap0eTimeHandlers;
3076 STAMPROFILE StatRZTrap0eTime2CSAM; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CSAM. */
3077 STAMPROFILE StatRZTrap0eTime2DirtyAndAccessed; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation. */
3078 STAMPROFILE StatRZTrap0eTime2GuestTrap; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a guest trap. */
3079 STAMPROFILE StatRZTrap0eTime2HndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a physical handler. */
3080 STAMPROFILE StatRZTrap0eTime2HndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a virtual handler. */
3081 STAMPROFILE StatRZTrap0eTime2HndUnhandled; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page. */
3082 STAMPROFILE StatRZTrap0eTime2Misc; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is not known. */
3083 STAMPROFILE StatRZTrap0eTime2OutOfSync; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync page. */
3084 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page. */
3085 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page. */
3086 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndObs; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an obsolete handler page. */
3087 STAMPROFILE StatRZTrap0eTime2SyncPT; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT. */
3088 STAMCOUNTER StatRZTrap0eConflicts; /**< RC/R0: The number of times \#PF was caused by an undetected conflict. */
3089 STAMCOUNTER StatRZTrap0eHandlersMapping; /**< RC/R0: Number of traps due to access handlers in mappings. */
3090 STAMCOUNTER StatRZTrap0eHandlersOutOfSync; /**< RC/R0: Number of out-of-sync handled pages. */
3091 STAMCOUNTER StatRZTrap0eHandlersPhysical; /**< RC/R0: Number of traps due to physical access handlers. */
3092 STAMCOUNTER StatRZTrap0eHandlersVirtual; /**< RC/R0: Number of traps due to virtual access handlers. */
3093 STAMCOUNTER StatRZTrap0eHandlersVirtualByPhys; /**< RC/R0: Number of traps due to virtual access handlers found by physical address. */
3094 STAMCOUNTER StatRZTrap0eHandlersVirtualUnmarked;/**< RC/R0: Number of traps due to virtual access handlers found by virtual address (without proper physical flags). */
3095 STAMCOUNTER StatRZTrap0eHandlersUnhandled; /**< RC/R0: Number of traps due to access outside range of monitored page(s). */
3096 STAMCOUNTER StatRZTrap0eHandlersInvalid; /**< RC/R0: Number of traps due to access to invalid physical memory. */
3097 STAMCOUNTER StatRZTrap0eUSNotPresentRead; /**< RC/R0: \#PF err kind */
3098 STAMCOUNTER StatRZTrap0eUSNotPresentWrite; /**< RC/R0: \#PF err kind */
3099 STAMCOUNTER StatRZTrap0eUSWrite; /**< RC/R0: \#PF err kind */
3100 STAMCOUNTER StatRZTrap0eUSReserved; /**< RC/R0: \#PF err kind */
3101 STAMCOUNTER StatRZTrap0eUSNXE; /**< RC/R0: \#PF err kind */
3102 STAMCOUNTER StatRZTrap0eUSRead; /**< RC/R0: \#PF err kind */
3103 STAMCOUNTER StatRZTrap0eSVNotPresentRead; /**< RC/R0: \#PF err kind */
3104 STAMCOUNTER StatRZTrap0eSVNotPresentWrite; /**< RC/R0: \#PF err kind */
3105 STAMCOUNTER StatRZTrap0eSVWrite; /**< RC/R0: \#PF err kind */
3106 STAMCOUNTER StatRZTrap0eSVReserved; /**< RC/R0: \#PF err kind */
3107 STAMCOUNTER StatRZTrap0eSNXE; /**< RC/R0: \#PF err kind */
3108 STAMCOUNTER StatRZTrap0eGuestPF; /**< RC/R0: Real guest \#PFs. */
3109 STAMCOUNTER StatRZTrap0eGuestPFUnh; /**< RC/R0: Real guest \#PF ending up at the end of the \#PF code. */
3110 STAMCOUNTER StatRZTrap0eGuestPFMapping; /**< RC/R0: Real guest \#PF to HMA or other mapping. */
3111 STAMCOUNTER StatRZTrap0eWPEmulInRZ; /**< RC/R0: WP=0 virtualization trap, handled. */
3112 STAMCOUNTER StatRZTrap0eWPEmulToR3; /**< RC/R0: WP=0 virtualization trap, chickened out. */
3113 STAMCOUNTER StatRZTrap0ePD[X86_PG_ENTRIES]; /**< RC/R0: PD distribution of the \#PFs. */
3114 STAMCOUNTER StatRZGuestCR3WriteHandled; /**< RC/R0: The number of times WriteHandlerCR3() was successfully called. */
3115 STAMCOUNTER StatRZGuestCR3WriteUnhandled; /**< RC/R0: The number of times WriteHandlerCR3() was called and we had to fall back to the recompiler. */
3116 STAMCOUNTER StatRZGuestCR3WriteConflict; /**< RC/R0: The number of times WriteHandlerCR3() was called and a conflict was detected. */
3117 STAMCOUNTER StatRZGuestROMWriteHandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was successfully called. */
3118 STAMCOUNTER StatRZGuestROMWriteUnhandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was called and we had to fall back to the recompiler */
3119
3120 /* HC - R3 and (maybe) R0: */
3121
3122 /* RZ & R3: */
3123 STAMPROFILE StatRZSyncCR3; /**< RC/R0: PGMSyncCR3() profiling. */
3124 STAMPROFILE StatRZSyncCR3Handlers; /**< RC/R0: Profiling of the PGMSyncCR3() update handler section. */
3125 STAMCOUNTER StatRZSyncCR3Global; /**< RC/R0: The number of global CR3 syncs. */
3126 STAMCOUNTER StatRZSyncCR3NotGlobal; /**< RC/R0: The number of non-global CR3 syncs. */
3127 STAMCOUNTER StatRZSyncCR3DstCacheHit; /**< RC/R0: The number of times we got some kind of cache hit on a page table. */
3128 STAMCOUNTER StatRZSyncCR3DstFreed; /**< RC/R0: The number of times we've had to free a shadow entry. */
3129 STAMCOUNTER StatRZSyncCR3DstFreedSrcNP; /**< RC/R0: The number of times we've had to free a shadow entry for which the source entry was not present. */
3130 STAMCOUNTER StatRZSyncCR3DstNotPresent; /**< RC/R0: The number of times we've encountered a not present shadow entry for a present guest entry. */
3131 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPD; /**< RC/R0: The number of times a global page directory wasn't flushed. */
3132 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPT; /**< RC/R0: The number of times a page table with only global entries wasn't flushed. */
3133 STAMPROFILE StatRZSyncPT; /**< RC/R0: PGMSyncPT() profiling. */
3134 STAMCOUNTER StatRZSyncPTFailed; /**< RC/R0: The number of times PGMSyncPT() failed. */
3135 STAMCOUNTER StatRZSyncPT4K; /**< RC/R0: Number of 4KB syncs. */
3136 STAMCOUNTER StatRZSyncPT4M; /**< RC/R0: Number of 4MB syncs. */
3137 STAMCOUNTER StatRZSyncPagePDNAs; /**< RC/R0: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3138 STAMCOUNTER StatRZSyncPagePDOutOfSync; /**< RC/R0: The number of time we've encountered an out-of-sync PD in SyncPage. */
3139 STAMCOUNTER StatRZAccessedPage; /**< RC/R0: The number of pages marked not present for accessed bit emulation. */
3140 STAMPROFILE StatRZDirtyBitTracking; /**< RC/R0: Profiling the dirty bit tracking in CheckPageFault().. */
3141 STAMCOUNTER StatRZDirtyPage; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3142 STAMCOUNTER StatRZDirtyPageBig; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3143 STAMCOUNTER StatRZDirtyPageSkipped; /**< RC/R0: The number of pages already dirty or readonly. */
3144 STAMCOUNTER StatRZDirtyPageTrap; /**< RC/R0: The number of traps generated for dirty bit tracking. */
3145 STAMCOUNTER StatRZDirtyPageStale; /**< RC/R0: The number of traps generated for dirty bit tracking. (stale tlb entries) */
3146 STAMCOUNTER StatRZDirtyTrackRealPF; /**< RC/R0: The number of real pages faults during dirty bit tracking. */
3147 STAMCOUNTER StatRZDirtiedPage; /**< RC/R0: The number of pages marked dirty because of write accesses. */
3148 STAMCOUNTER StatRZPageAlreadyDirty; /**< RC/R0: The number of pages already marked dirty because of write accesses. */
3149 STAMPROFILE StatRZInvalidatePage; /**< RC/R0: PGMInvalidatePage() profiling. */
3150 STAMCOUNTER StatRZInvalidatePage4KBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4KB page. */
3151 STAMCOUNTER StatRZInvalidatePage4MBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4MB page. */
3152 STAMCOUNTER StatRZInvalidatePage4MBPagesSkip; /**< RC/R0: The number of times PGMInvalidatePage() skipped a 4MB page. */
3153 STAMCOUNTER StatRZInvalidatePagePDMappings; /**< RC/R0: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3154 STAMCOUNTER StatRZInvalidatePagePDNAs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3155 STAMCOUNTER StatRZInvalidatePagePDNPs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not present page directory. */
3156 STAMCOUNTER StatRZInvalidatePagePDOutOfSync; /**< RC/R0: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3157 STAMCOUNTER StatRZInvalidatePageSkipped; /**< RC/R0: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3158 STAMCOUNTER StatRZPageOutOfSyncUser; /**< RC/R0: The number of times user page is out of sync was detected in \#PF or VerifyAccessSyncPage. */
3159 STAMCOUNTER StatRZPageOutOfSyncSupervisor; /**< RC/R0: The number of times supervisor page is out of sync was detected in in \#PF or VerifyAccessSyncPage. */
3160 STAMCOUNTER StatRZPageOutOfSyncUserWrite; /**< RC/R0: The number of times user page is out of sync was detected in \#PF. */
3161 STAMCOUNTER StatRZPageOutOfSyncSupervisorWrite; /**< RC/R0: The number of times supervisor page is out of sync was detected in in \#PF. */
3162 STAMPROFILE StatRZPrefetch; /**< RC/R0: PGMPrefetchPage. */
3163 STAMPROFILE StatRZFlushTLB; /**< RC/R0: Profiling of the PGMFlushTLB() body. */
3164 STAMCOUNTER StatRZFlushTLBNewCR3; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3165 STAMCOUNTER StatRZFlushTLBNewCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3166 STAMCOUNTER StatRZFlushTLBSameCR3; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3167 STAMCOUNTER StatRZFlushTLBSameCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3168 STAMPROFILE StatRZGstModifyPage; /**< RC/R0: Profiling of the PGMGstModifyPage() body */
3169
3170 STAMPROFILE StatR3SyncCR3; /**< R3: PGMSyncCR3() profiling. */
3171 STAMPROFILE StatR3SyncCR3Handlers; /**< R3: Profiling of the PGMSyncCR3() update handler section. */
3172 STAMCOUNTER StatR3SyncCR3Global; /**< R3: The number of global CR3 syncs. */
3173 STAMCOUNTER StatR3SyncCR3NotGlobal; /**< R3: The number of non-global CR3 syncs. */
3174 STAMCOUNTER StatR3SyncCR3DstFreed; /**< R3: The number of times we've had to free a shadow entry. */
3175 STAMCOUNTER StatR3SyncCR3DstFreedSrcNP; /**< R3: The number of times we've had to free a shadow entry for which the source entry was not present. */
3176 STAMCOUNTER StatR3SyncCR3DstNotPresent; /**< R3: The number of times we've encountered a not present shadow entry for a present guest entry. */
3177 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPD; /**< R3: The number of times a global page directory wasn't flushed. */
3178 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPT; /**< R3: The number of times a page table with only global entries wasn't flushed. */
3179 STAMCOUNTER StatR3SyncCR3DstCacheHit; /**< R3: The number of times we got some kind of cache hit on a page table. */
3180 STAMPROFILE StatR3SyncPT; /**< R3: PGMSyncPT() profiling. */
3181 STAMCOUNTER StatR3SyncPTFailed; /**< R3: The number of times PGMSyncPT() failed. */
3182 STAMCOUNTER StatR3SyncPT4K; /**< R3: Number of 4KB syncs. */
3183 STAMCOUNTER StatR3SyncPT4M; /**< R3: Number of 4MB syncs. */
3184 STAMCOUNTER StatR3SyncPagePDNAs; /**< R3: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3185 STAMCOUNTER StatR3SyncPagePDOutOfSync; /**< R3: The number of time we've encountered an out-of-sync PD in SyncPage. */
3186 STAMCOUNTER StatR3AccessedPage; /**< R3: The number of pages marked not present for accessed bit emulation. */
3187 STAMPROFILE StatR3DirtyBitTracking; /**< R3: Profiling the dirty bit tracking in CheckPageFault(). */
3188 STAMCOUNTER StatR3DirtyPage; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3189 STAMCOUNTER StatR3DirtyPageBig; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3190 STAMCOUNTER StatR3DirtyPageSkipped; /**< R3: The number of pages already dirty or readonly. */
3191 STAMCOUNTER StatR3DirtyPageTrap; /**< R3: The number of traps generated for dirty bit tracking. */
3192 STAMCOUNTER StatR3DirtyTrackRealPF; /**< R3: The number of real pages faults during dirty bit tracking. */
3193 STAMCOUNTER StatR3DirtiedPage; /**< R3: The number of pages marked dirty because of write accesses. */
3194 STAMCOUNTER StatR3PageAlreadyDirty; /**< R3: The number of pages already marked dirty because of write accesses. */
3195 STAMPROFILE StatR3InvalidatePage; /**< R3: PGMInvalidatePage() profiling. */
3196 STAMCOUNTER StatR3InvalidatePage4KBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4KB page. */
3197 STAMCOUNTER StatR3InvalidatePage4MBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4MB page. */
3198 STAMCOUNTER StatR3InvalidatePage4MBPagesSkip; /**< R3: The number of times PGMInvalidatePage() skipped a 4MB page. */
3199 STAMCOUNTER StatR3InvalidatePagePDNAs; /**< R3: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3200 STAMCOUNTER StatR3InvalidatePagePDNPs; /**< R3: The number of times PGMInvalidatePage() was called for a not present page directory. */
3201 STAMCOUNTER StatR3InvalidatePagePDMappings; /**< R3: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3202 STAMCOUNTER StatR3InvalidatePagePDOutOfSync; /**< R3: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3203 STAMCOUNTER StatR3InvalidatePageSkipped; /**< R3: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3204 STAMCOUNTER StatR3PageOutOfSyncUser; /**< R3: The number of times user page is out of sync was detected in \#PF or VerifyAccessSyncPage. */
3205 STAMCOUNTER StatR3PageOutOfSyncSupervisor; /**< R3: The number of times supervisor page is out of sync was detected in in \#PF or VerifyAccessSyncPage. */
3206 STAMCOUNTER StatR3PageOutOfSyncUserWrite; /**< R3: The number of times user page is out of sync was detected in \#PF. */
3207 STAMCOUNTER StatR3PageOutOfSyncSupervisorWrite; /**< R3: The number of times supervisor page is out of sync was detected in in \#PF. */
3208 STAMPROFILE StatR3Prefetch; /**< R3: PGMPrefetchPage. */
3209 STAMPROFILE StatR3FlushTLB; /**< R3: Profiling of the PGMFlushTLB() body. */
3210 STAMCOUNTER StatR3FlushTLBNewCR3; /**< R3: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3211 STAMCOUNTER StatR3FlushTLBNewCR3Global; /**< R3: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3212 STAMCOUNTER StatR3FlushTLBSameCR3; /**< R3: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3213 STAMCOUNTER StatR3FlushTLBSameCR3Global; /**< R3: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3214 STAMPROFILE StatR3GstModifyPage; /**< R3: Profiling of the PGMGstModifyPage() body */
3215 /** @} */
3216#endif /* VBOX_WITH_STATISTICS */
3217} PGMCPU;
3218/** Pointer to the per-cpu PGM data. */
3219typedef PGMCPU *PPGMCPU;
3220
3221
3222/** @name PGM::fSyncFlags Flags
3223 * @{
3224 */
3225/** Updates the virtual access handler state bit in PGMPAGE. */
3226#define PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL RT_BIT(0)
3227/** Always sync CR3. */
3228#define PGM_SYNC_ALWAYS RT_BIT(1)
3229/** Check monitoring on next CR3 (re)load and invalidate page.
3230 * @todo This is obsolete now. Remove after 2.2.0 is branched off. */
3231#define PGM_SYNC_MONITOR_CR3 RT_BIT(2)
3232/** Check guest mapping in SyncCR3. */
3233#define PGM_SYNC_MAP_CR3 RT_BIT(3)
3234/** Clear the page pool (a light weight flush). */
3235#define PGM_SYNC_CLEAR_PGM_POOL_BIT 8
3236#define PGM_SYNC_CLEAR_PGM_POOL RT_BIT(PGM_SYNC_CLEAR_PGM_POOL_BIT)
3237/** @} */
3238
3239
3240RT_C_DECLS_BEGIN
3241
3242int pgmLock(PVM pVM);
3243void pgmUnlock(PVM pVM);
3244
3245int pgmR3SyncPTResolveConflict(PVM pVM, PPGMMAPPING pMapping, PX86PD pPDSrc, RTGCPTR GCPtrOldMapping);
3246int pgmR3SyncPTResolveConflictPAE(PVM pVM, PPGMMAPPING pMapping, RTGCPTR GCPtrOldMapping);
3247PPGMMAPPING pgmGetMapping(PVM pVM, RTGCPTR GCPtr);
3248void pgmR3MapRelocate(PVM pVM, PPGMMAPPING pMapping, RTGCPTR GCPtrOldMapping, RTGCPTR GCPtrNewMapping);
3249DECLCALLBACK(void) pgmR3MapInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
3250
3251void pgmR3HandlerPhysicalUpdateAll(PVM pVM);
3252bool pgmHandlerPhysicalIsAll(PVM pVM, RTGCPHYS GCPhys);
3253void pgmHandlerPhysicalResetAliasedPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhysPage);
3254int pgmHandlerVirtualFindByPhysAddr(PVM pVM, RTGCPHYS GCPhys, PPGMVIRTHANDLER *ppVirt, unsigned *piPage);
3255DECLCALLBACK(int) pgmHandlerVirtualResetOne(PAVLROGCPTRNODECORE pNode, void *pvUser);
3256#if defined(VBOX_STRICT) || defined(LOG_ENABLED)
3257void pgmHandlerVirtualDumpPhysPages(PVM pVM);
3258#else
3259# define pgmHandlerVirtualDumpPhysPages(a) do { } while (0)
3260#endif
3261DECLCALLBACK(void) pgmR3InfoHandlers(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
3262int pgmR3InitSavedState(PVM pVM, uint64_t cbRam);
3263
3264int pgmPhysAllocPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3265int pgmPhysPageLoadIntoTlb(PPGM pPGM, RTGCPHYS GCPhys);
3266int pgmPhysPageLoadIntoTlbWithPage(PPGM pPGM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3267void pgmPhysPageMakeWriteMonitoredWritable(PVM pVM, PPGMPAGE pPage);
3268int pgmPhysPageMakeWritable(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3269int pgmPhysPageMakeWritableUnlocked(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3270int pgmPhysPageMakeWritableAndMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3271int pgmPhysPageMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3272int pgmPhysPageMapReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void const **ppv);
3273int pgmPhysPageMapByPageID(PVM pVM, uint32_t idPage, RTHCPHYS HCPhys, void **ppv);
3274int pgmPhysGCPhys2CCPtrInternal(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3275int pgmPhysGCPhys2CCPtrInternalReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, const void **ppv);
3276VMMDECL(int) pgmPhysRomWriteHandler(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
3277#ifdef IN_RING3
3278void pgmR3PhysRelinkRamRanges(PVM pVM);
3279int pgmR3PhysRamPreAllocate(PVM pVM);
3280int pgmR3PhysRamReset(PVM pVM);
3281int pgmR3PhysRomReset(PVM pVM);
3282int pgmR3PhysChunkMap(PVM pVM, uint32_t idChunk, PPPGMCHUNKR3MAP ppChunk);
3283
3284int pgmR3PoolInit(PVM pVM);
3285void pgmR3PoolRelocate(PVM pVM);
3286void pgmR3PoolReset(PVM pVM);
3287void pgmR3PoolClearAll(PVM pVM);
3288
3289#endif /* IN_RING3 */
3290#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3291int pgmR0DynMapHCPageCommon(PVM pVM, PPGMMAPSET pSet, RTHCPHYS HCPhys, void **ppv);
3292#endif
3293int pgmPoolAllocEx(PVM pVM, RTGCPHYS GCPhys, PGMPOOLKIND enmKind, PGMPOOLACCESS enmAccess, uint16_t iUser, uint32_t iUserTable, PPPGMPOOLPAGE ppPage, bool fLockPage = false);
3294
3295DECLINLINE(int) pgmPoolAlloc(PVM pVM, RTGCPHYS GCPhys, PGMPOOLKIND enmKind, uint16_t iUser, uint32_t iUserTable, PPPGMPOOLPAGE ppPage, bool fLockPage = false)
3296{
3297 return pgmPoolAllocEx(pVM, GCPhys, enmKind, PGMPOOLACCESS_DONTCARE, iUser, iUserTable, ppPage, fLockPage);
3298}
3299
3300void pgmPoolFree(PVM pVM, RTHCPHYS HCPhys, uint16_t iUser, uint32_t iUserTable);
3301void pgmPoolFreeByPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage, uint16_t iUser, uint32_t iUserTable);
3302int pgmPoolFlushPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage, bool fFlush = true /* DO NOT USE false UNLESS YOU KNOWN WHAT YOU'RE DOING!! */);
3303void pgmPoolFlushPageByGCPhys(PVM pVM, RTGCPHYS GCPhys);
3304PPGMPOOLPAGE pgmPoolGetPage(PPGMPOOL pPool, RTHCPHYS HCPhys);
3305int pgmPoolSyncCR3(PVMCPU pVCpu);
3306bool pgmPoolIsDirtyPage(PVM pVM, RTGCPHYS GCPhys);
3307int pgmPoolTrackUpdateGCPhys(PVM pVM, PPGMPAGE pPhysPage, bool fFlushPTEs, bool *pfFlushTLBs);
3308void pgmPoolInvalidateDirtyPage(PVM pVM, RTGCPHYS GCPhysPT);
3309DECLINLINE(int) pgmPoolTrackFlushGCPhys(PVM pVM, PPGMPAGE pPhysPage, bool *pfFlushTLBs)
3310{
3311 return pgmPoolTrackUpdateGCPhys(pVM, pPhysPage, true /* flush PTEs */, pfFlushTLBs);
3312}
3313
3314uint16_t pgmPoolTrackPhysExtAddref(PVM pVM, uint16_t u16, uint16_t iShwPT);
3315void pgmPoolTrackPhysExtDerefGCPhys(PPGMPOOL pPool, PPGMPOOLPAGE pPoolPage, PPGMPAGE pPhysPage);
3316void pgmPoolTracDerefGCPhysHint(PPGMPOOL pPool, PPGMPOOLPAGE pPage, RTHCPHYS HCPhys, RTGCPHYS GCPhysHint);
3317void pgmPoolMonitorChainChanging(PVMCPU pVCpu, PPGMPOOL pPool, PPGMPOOLPAGE pPage, RTGCPHYS GCPhysFault, CTXTYPE(RTGCPTR, RTHCPTR, RTGCPTR) pvAddress, unsigned cbWrite);
3318int pgmPoolMonitorChainFlush(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3319void pgmPoolMonitorModifiedInsert(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3320
3321void pgmPoolAddDirtyPage(PVM pVM, PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3322void pgmPoolResetDirtyPages(PVM pVM);
3323
3324int pgmR3ExitShadowModeBeforePoolFlush(PVM pVM, PVMCPU pVCpu);
3325int pgmR3ReEnterShadowModeAfterPoolFlush(PVM pVM, PVMCPU pVCpu);
3326
3327void pgmMapSetShadowPDEs(PVM pVM, PPGMMAPPING pMap, unsigned iNewPDE);
3328void pgmMapClearShadowPDEs(PVM pVM, PPGMPOOLPAGE pShwPageCR3, PPGMMAPPING pMap, unsigned iOldPDE, bool fDeactivateCR3);
3329int pgmMapActivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
3330int pgmMapDeactivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
3331
3332int pgmShwSyncPaePDPtr(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDPE pGstPdpe, PX86PDPAE *ppPD);
3333#ifndef IN_RC
3334int pgmShwSyncLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PX86PML4E pGstPml4e, PX86PDPE pGstPdpe, PX86PDPAE *ppPD);
3335#endif
3336int pgmShwGetEPTPDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PEPTPDPT *ppPdpt, PEPTPD *ppPD);
3337
3338PX86PD pgmGstLazyMap32BitPD(PPGMCPU pPGM);
3339PX86PDPT pgmGstLazyMapPaePDPT(PPGMCPU pPGM);
3340PX86PDPAE pgmGstLazyMapPaePD(PPGMCPU pPGM, uint32_t iPdpt);
3341PX86PML4 pgmGstLazyMapPml4(PPGMCPU pPGM);
3342
3343RT_C_DECLS_END
3344
3345
3346/**
3347 * Gets the PGMRAMRANGE structure for a guest page.
3348 *
3349 * @returns Pointer to the RAM range on success.
3350 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3351 *
3352 * @param pPGM PGM handle.
3353 * @param GCPhys The GC physical address.
3354 */
3355DECLINLINE(PPGMRAMRANGE) pgmPhysGetRange(PPGM pPGM, RTGCPHYS GCPhys)
3356{
3357 /*
3358 * Optimize for the first range.
3359 */
3360 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3361 RTGCPHYS off = GCPhys - pRam->GCPhys;
3362 if (RT_UNLIKELY(off >= pRam->cb))
3363 {
3364 do
3365 {
3366 pRam = pRam->CTX_SUFF(pNext);
3367 if (RT_UNLIKELY(!pRam))
3368 break;
3369 off = GCPhys - pRam->GCPhys;
3370 } while (off >= pRam->cb);
3371 }
3372 return pRam;
3373}
3374
3375
3376/**
3377 * Gets the PGMPAGE structure for a guest page.
3378 *
3379 * @returns Pointer to the page on success.
3380 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3381 *
3382 * @param pPGM PGM handle.
3383 * @param GCPhys The GC physical address.
3384 */
3385DECLINLINE(PPGMPAGE) pgmPhysGetPage(PPGM pPGM, RTGCPHYS GCPhys)
3386{
3387 /*
3388 * Optimize for the first range.
3389 */
3390 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3391 RTGCPHYS off = GCPhys - pRam->GCPhys;
3392 if (RT_UNLIKELY(off >= pRam->cb))
3393 {
3394 do
3395 {
3396 pRam = pRam->CTX_SUFF(pNext);
3397 if (RT_UNLIKELY(!pRam))
3398 return NULL;
3399 off = GCPhys - pRam->GCPhys;
3400 } while (off >= pRam->cb);
3401 }
3402 return &pRam->aPages[off >> PAGE_SHIFT];
3403}
3404
3405
3406/**
3407 * Gets the PGMPAGE structure for a guest page.
3408 *
3409 * Old Phys code: Will make sure the page is present.
3410 *
3411 * @returns VBox status code.
3412 * @retval VINF_SUCCESS and a valid *ppPage on success.
3413 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if the address isn't valid.
3414 *
3415 * @param pPGM PGM handle.
3416 * @param GCPhys The GC physical address.
3417 * @param ppPage Where to store the page pointer on success.
3418 */
3419DECLINLINE(int) pgmPhysGetPageEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage)
3420{
3421 /*
3422 * Optimize for the first range.
3423 */
3424 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3425 RTGCPHYS off = GCPhys - pRam->GCPhys;
3426 if (RT_UNLIKELY(off >= pRam->cb))
3427 {
3428 do
3429 {
3430 pRam = pRam->CTX_SUFF(pNext);
3431 if (RT_UNLIKELY(!pRam))
3432 {
3433 *ppPage = NULL; /* avoid incorrect and very annoying GCC warnings */
3434 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3435 }
3436 off = GCPhys - pRam->GCPhys;
3437 } while (off >= pRam->cb);
3438 }
3439 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3440 return VINF_SUCCESS;
3441}
3442
3443
3444
3445
3446/**
3447 * Gets the PGMPAGE structure for a guest page.
3448 *
3449 * Old Phys code: Will make sure the page is present.
3450 *
3451 * @returns VBox status code.
3452 * @retval VINF_SUCCESS and a valid *ppPage on success.
3453 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if the address isn't valid.
3454 *
3455 * @param pPGM PGM handle.
3456 * @param GCPhys The GC physical address.
3457 * @param ppPage Where to store the page pointer on success.
3458 * @param ppRamHint Where to read and store the ram list hint.
3459 * The caller initializes this to NULL before the call.
3460 */
3461DECLINLINE(int) pgmPhysGetPageWithHintEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage, PPGMRAMRANGE *ppRamHint)
3462{
3463 RTGCPHYS off;
3464 PPGMRAMRANGE pRam = *ppRamHint;
3465 if ( !pRam
3466 || RT_UNLIKELY((off = GCPhys - pRam->GCPhys) >= pRam->cb))
3467 {
3468 pRam = pPGM->CTX_SUFF(pRamRanges);
3469 off = GCPhys - pRam->GCPhys;
3470 if (RT_UNLIKELY(off >= pRam->cb))
3471 {
3472 do
3473 {
3474 pRam = pRam->CTX_SUFF(pNext);
3475 if (RT_UNLIKELY(!pRam))
3476 {
3477 *ppPage = NULL; /* Kill the incorrect and extremely annoying GCC warnings. */
3478 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3479 }
3480 off = GCPhys - pRam->GCPhys;
3481 } while (off >= pRam->cb);
3482 }
3483 *ppRamHint = pRam;
3484 }
3485 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3486 return VINF_SUCCESS;
3487}
3488
3489
3490/**
3491 * Gets the PGMPAGE structure for a guest page together with the PGMRAMRANGE.
3492 *
3493 * @returns Pointer to the page on success.
3494 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3495 *
3496 * @param pPGM PGM handle.
3497 * @param GCPhys The GC physical address.
3498 * @param ppRam Where to store the pointer to the PGMRAMRANGE.
3499 */
3500DECLINLINE(PPGMPAGE) pgmPhysGetPageAndRange(PPGM pPGM, RTGCPHYS GCPhys, PPGMRAMRANGE *ppRam)
3501{
3502 /*
3503 * Optimize for the first range.
3504 */
3505 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3506 RTGCPHYS off = GCPhys - pRam->GCPhys;
3507 if (RT_UNLIKELY(off >= pRam->cb))
3508 {
3509 do
3510 {
3511 pRam = pRam->CTX_SUFF(pNext);
3512 if (RT_UNLIKELY(!pRam))
3513 return NULL;
3514 off = GCPhys - pRam->GCPhys;
3515 } while (off >= pRam->cb);
3516 }
3517 *ppRam = pRam;
3518 return &pRam->aPages[off >> PAGE_SHIFT];
3519}
3520
3521
3522/**
3523 * Gets the PGMPAGE structure for a guest page together with the PGMRAMRANGE.
3524 *
3525 * @returns Pointer to the page on success.
3526 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3527 *
3528 * @param pPGM PGM handle.
3529 * @param GCPhys The GC physical address.
3530 * @param ppPage Where to store the pointer to the PGMPAGE structure.
3531 * @param ppRam Where to store the pointer to the PGMRAMRANGE structure.
3532 */
3533DECLINLINE(int) pgmPhysGetPageAndRangeEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage, PPGMRAMRANGE *ppRam)
3534{
3535 /*
3536 * Optimize for the first range.
3537 */
3538 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3539 RTGCPHYS off = GCPhys - pRam->GCPhys;
3540 if (RT_UNLIKELY(off >= pRam->cb))
3541 {
3542 do
3543 {
3544 pRam = pRam->CTX_SUFF(pNext);
3545 if (RT_UNLIKELY(!pRam))
3546 {
3547 *ppRam = NULL; /* Shut up silly GCC warnings. */
3548 *ppPage = NULL; /* ditto */
3549 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3550 }
3551 off = GCPhys - pRam->GCPhys;
3552 } while (off >= pRam->cb);
3553 }
3554 *ppRam = pRam;
3555 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3556 return VINF_SUCCESS;
3557}
3558
3559
3560/**
3561 * Convert GC Phys to HC Phys.
3562 *
3563 * @returns VBox status.
3564 * @param pPGM PGM handle.
3565 * @param GCPhys The GC physical address.
3566 * @param pHCPhys Where to store the corresponding HC physical address.
3567 *
3568 * @deprecated Doesn't deal with zero, shared or write monitored pages.
3569 * Avoid when writing new code!
3570 */
3571DECLINLINE(int) pgmRamGCPhys2HCPhys(PPGM pPGM, RTGCPHYS GCPhys, PRTHCPHYS pHCPhys)
3572{
3573 PPGMPAGE pPage;
3574 int rc = pgmPhysGetPageEx(pPGM, GCPhys, &pPage);
3575 if (RT_FAILURE(rc))
3576 return rc;
3577 *pHCPhys = PGM_PAGE_GET_HCPHYS(pPage) | (GCPhys & PAGE_OFFSET_MASK);
3578 return VINF_SUCCESS;
3579}
3580
3581#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3582
3583/**
3584 * Inlined version of the ring-0 version of PGMDynMapHCPage that
3585 * optimizes access to pages already in the set.
3586 *
3587 * @returns VINF_SUCCESS. Will bail out to ring-3 on failure.
3588 * @param pPGM Pointer to the PVM instance data.
3589 * @param HCPhys The physical address of the page.
3590 * @param ppv Where to store the mapping address.
3591 */
3592DECLINLINE(int) pgmR0DynMapHCPageInlined(PPGM pPGM, RTHCPHYS HCPhys, void **ppv)
3593{
3594 PVM pVM = PGM2VM(pPGM);
3595 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3596 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3597
3598 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapHCPageInl, a);
3599 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3600 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3601
3602 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3603 unsigned iEntry = pSet->aiHashTable[iHash];
3604 if ( iEntry < pSet->cEntries
3605 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3606 {
3607 *ppv = pSet->aEntries[iEntry].pvPage;
3608 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapHCPageInlHits);
3609 }
3610 else
3611 {
3612 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapHCPageInlMisses);
3613 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3614 }
3615
3616 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapHCPageInl, a);
3617 return VINF_SUCCESS;
3618}
3619
3620
3621/**
3622 * Inlined version of the ring-0 version of PGMDynMapGCPage that optimizes
3623 * access to pages already in the set.
3624 *
3625 * @returns See PGMDynMapGCPage.
3626 * @param pPGM Pointer to the PVM instance data.
3627 * @param GCPhys The guest physical address of the page.
3628 * @param ppv Where to store the mapping address.
3629 */
3630DECLINLINE(int) pgmR0DynMapGCPageInlined(PPGM pPGM, RTGCPHYS GCPhys, void **ppv)
3631{
3632 PVM pVM = PGM2VM(pPGM);
3633 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3634
3635 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapGCPageInl, a);
3636 AssertMsg(!(GCPhys & PAGE_OFFSET_MASK), ("%RGp\n", GCPhys));
3637
3638 /*
3639 * Get the ram range.
3640 */
3641 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3642 RTGCPHYS off = GCPhys - pRam->GCPhys;
3643 if (RT_UNLIKELY(off >= pRam->cb
3644 /** @todo || page state stuff */))
3645 {
3646 /* This case is not counted into StatR0DynMapGCPageInl. */
3647 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamMisses);
3648 return PGMDynMapGCPage(pVM, GCPhys, ppv);
3649 }
3650
3651 RTHCPHYS HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[off >> PAGE_SHIFT]);
3652 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamHits);
3653
3654 /*
3655 * pgmR0DynMapHCPageInlined with out stats.
3656 */
3657 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3658 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3659 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3660
3661 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3662 unsigned iEntry = pSet->aiHashTable[iHash];
3663 if ( iEntry < pSet->cEntries
3664 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3665 {
3666 *ppv = pSet->aEntries[iEntry].pvPage;
3667 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlHits);
3668 }
3669 else
3670 {
3671 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlMisses);
3672 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3673 }
3674
3675 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapGCPageInl, a);
3676 return VINF_SUCCESS;
3677}
3678
3679
3680/**
3681 * Inlined version of the ring-0 version of PGMDynMapGCPageOff that optimizes
3682 * access to pages already in the set.
3683 *
3684 * @returns See PGMDynMapGCPage.
3685 * @param pPGM Pointer to the PVM instance data.
3686 * @param HCPhys The physical address of the page.
3687 * @param ppv Where to store the mapping address.
3688 */
3689DECLINLINE(int) pgmR0DynMapGCPageOffInlined(PPGM pPGM, RTGCPHYS GCPhys, void **ppv)
3690{
3691 PVM pVM = PGM2VM(pPGM);
3692 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3693
3694 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapGCPageInl, a);
3695
3696 /*
3697 * Get the ram range.
3698 */
3699 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3700 RTGCPHYS off = GCPhys - pRam->GCPhys;
3701 if (RT_UNLIKELY(off >= pRam->cb
3702 /** @todo || page state stuff */))
3703 {
3704 /* This case is not counted into StatR0DynMapGCPageInl. */
3705 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamMisses);
3706 return PGMDynMapGCPageOff(pVM, GCPhys, ppv);
3707 }
3708
3709 RTHCPHYS HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[off >> PAGE_SHIFT]);
3710 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamHits);
3711
3712 /*
3713 * pgmR0DynMapHCPageInlined with out stats.
3714 */
3715 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3716 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3717 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3718
3719 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3720 unsigned iEntry = pSet->aiHashTable[iHash];
3721 if ( iEntry < pSet->cEntries
3722 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3723 {
3724 *ppv = (void *)((uintptr_t)pSet->aEntries[iEntry].pvPage | (PAGE_OFFSET_MASK & (uintptr_t)GCPhys));
3725 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlHits);
3726 }
3727 else
3728 {
3729 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlMisses);
3730 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3731 *ppv = (void *)((uintptr_t)*ppv | (PAGE_OFFSET_MASK & (uintptr_t)GCPhys));
3732 }
3733
3734 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapGCPageInl, a);
3735 return VINF_SUCCESS;
3736}
3737
3738#endif /* VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 */
3739#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
3740
3741/**
3742 * Maps the page into current context (RC and maybe R0).
3743 *
3744 * @returns pointer to the mapping.
3745 * @param pVM Pointer to the PGM instance data.
3746 * @param pPage The page.
3747 */
3748DECLINLINE(void *) pgmPoolMapPageInlined(PPGM pPGM, PPGMPOOLPAGE pPage)
3749{
3750 if (pPage->idx >= PGMPOOL_IDX_FIRST)
3751 {
3752 Assert(pPage->idx < pPGM->CTX_SUFF(pPool)->cCurPages);
3753 void *pv;
3754# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3755 pgmR0DynMapHCPageInlined(pPGM, pPage->Core.Key, &pv);
3756# else
3757 PGMDynMapHCPage(PGM2VM(pPGM), pPage->Core.Key, &pv);
3758# endif
3759 return pv;
3760 }
3761 AssertFatalMsgFailed(("pgmPoolMapPageInlined invalid page index %x\n", pPage->idx));
3762}
3763
3764/**
3765 * Temporarily maps one host page specified by HC physical address, returning
3766 * pointer within the page.
3767 *
3768 * Be WARNED that the dynamic page mapping area is small, 8 pages, thus the space is
3769 * reused after 8 mappings (or perhaps a few more if you score with the cache).
3770 *
3771 * @returns The address corresponding to HCPhys.
3772 * @param pPGM Pointer to the PVM instance data.
3773 * @param HCPhys HC Physical address of the page.
3774 */
3775DECLINLINE(void *) pgmDynMapHCPageOff(PPGM pPGM, RTHCPHYS HCPhys)
3776{
3777 void *pv;
3778# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3779 pgmR0DynMapHCPageInlined(pPGM, HCPhys & ~(RTHCPHYS)PAGE_OFFSET_MASK, &pv);
3780# else
3781 PGMDynMapHCPage(PGM2VM(pPGM), HCPhys & ~(RTHCPHYS)PAGE_OFFSET_MASK, &pv);
3782# endif
3783 pv = (void *)((uintptr_t)pv | ((uintptr_t)HCPhys & PAGE_OFFSET_MASK));
3784 return pv;
3785}
3786
3787#endif /* VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 || IN_RC */
3788#ifndef IN_RC
3789
3790/**
3791 * Queries the Physical TLB entry for a physical guest page,
3792 * attempting to load the TLB entry if necessary.
3793 *
3794 * @returns VBox status code.
3795 * @retval VINF_SUCCESS on success
3796 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
3797 *
3798 * @param pPGM The PGM instance handle.
3799 * @param GCPhys The address of the guest page.
3800 * @param ppTlbe Where to store the pointer to the TLB entry.
3801 */
3802DECLINLINE(int) pgmPhysPageQueryTlbe(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGEMAPTLBE ppTlbe)
3803{
3804 int rc;
3805 PPGMPAGEMAPTLBE pTlbe = &pPGM->CTXSUFF(PhysTlb).aEntries[PGM_PAGEMAPTLB_IDX(GCPhys)];
3806 if (pTlbe->GCPhys == (GCPhys & X86_PTE_PAE_PG_MASK))
3807 {
3808 STAM_COUNTER_INC(&pPGM->CTX_MID_Z(Stat,PageMapTlbHits));
3809 rc = VINF_SUCCESS;
3810 }
3811 else
3812 rc = pgmPhysPageLoadIntoTlb(pPGM, GCPhys);
3813 *ppTlbe = pTlbe;
3814 return rc;
3815}
3816
3817
3818/**
3819 * Queries the Physical TLB entry for a physical guest page,
3820 * attempting to load the TLB entry if necessary.
3821 *
3822 * @returns VBox status code.
3823 * @retval VINF_SUCCESS on success
3824 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
3825 *
3826 * @param pPGM The PGM instance handle.
3827 * @param pPage Pointer to the PGMPAGE structure corresponding to
3828 * GCPhys.
3829 * @param GCPhys The address of the guest page.
3830 * @param ppTlbe Where to store the pointer to the TLB entry.
3831 */
3832DECLINLINE(int) pgmPhysPageQueryTlbeWithPage(PPGM pPGM, PPGMPAGE pPage, RTGCPHYS GCPhys, PPPGMPAGEMAPTLBE ppTlbe)
3833{
3834 int rc;
3835 PPGMPAGEMAPTLBE pTlbe = &pPGM->CTXSUFF(PhysTlb).aEntries[PGM_PAGEMAPTLB_IDX(GCPhys)];
3836 if (pTlbe->GCPhys == (GCPhys & X86_PTE_PAE_PG_MASK))
3837 {
3838 STAM_COUNTER_INC(&pPGM->CTX_MID_Z(Stat,PageMapTlbHits));
3839 rc = VINF_SUCCESS;
3840 }
3841 else
3842 rc = pgmPhysPageLoadIntoTlbWithPage(pPGM, pPage, GCPhys);
3843 *ppTlbe = pTlbe;
3844 return rc;
3845}
3846
3847#endif /* !IN_RC */
3848
3849/**
3850 * Calculated the guest physical address of the large (4 MB) page in 32 bits paging mode.
3851 * Takes PSE-36 into account.
3852 *
3853 * @returns guest physical address
3854 * @param pPGM Pointer to the PGM instance data.
3855 * @param Pde Guest Pde
3856 */
3857DECLINLINE(RTGCPHYS) pgmGstGet4MBPhysPage(PPGM pPGM, X86PDE Pde)
3858{
3859 RTGCPHYS GCPhys = Pde.u & X86_PDE4M_PG_MASK;
3860 GCPhys |= (RTGCPHYS)Pde.b.u8PageNoHigh << 32;
3861
3862 return GCPhys & pPGM->GCPhys4MBPSEMask;
3863}
3864
3865
3866/**
3867 * Gets the page directory entry for the specified address (32-bit paging).
3868 *
3869 * @returns The page directory entry in question.
3870 * @param pPGM Pointer to the PGM instance data.
3871 * @param GCPtr The address.
3872 */
3873DECLINLINE(X86PDE) pgmGstGet32bitPDE(PPGMCPU pPGM, RTGCPTR GCPtr)
3874{
3875#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3876 PCX86PD pGuestPD = NULL;
3877 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3878 if (RT_FAILURE(rc))
3879 {
3880 X86PDE ZeroPde = {0};
3881 AssertMsgFailedReturn(("%Rrc\n", rc), ZeroPde);
3882 }
3883#else
3884 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3885# ifdef IN_RING3
3886 if (!pGuestPD)
3887 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3888# endif
3889#endif
3890 return pGuestPD->a[GCPtr >> X86_PD_SHIFT];
3891}
3892
3893
3894/**
3895 * Gets the address of a specific page directory entry (32-bit paging).
3896 *
3897 * @returns Pointer the page directory entry in question.
3898 * @param pPGM Pointer to the PGM instance data.
3899 * @param GCPtr The address.
3900 */
3901DECLINLINE(PX86PDE) pgmGstGet32bitPDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
3902{
3903#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3904 PX86PD pGuestPD = NULL;
3905 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3906 AssertRCReturn(rc, NULL);
3907#else
3908 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3909# ifdef IN_RING3
3910 if (!pGuestPD)
3911 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3912# endif
3913#endif
3914 return &pGuestPD->a[GCPtr >> X86_PD_SHIFT];
3915}
3916
3917
3918/**
3919 * Gets the address the guest page directory (32-bit paging).
3920 *
3921 * @returns Pointer the page directory entry in question.
3922 * @param pPGM Pointer to the PGM instance data.
3923 */
3924DECLINLINE(PX86PD) pgmGstGet32bitPDPtr(PPGMCPU pPGM)
3925{
3926#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3927 PX86PD pGuestPD = NULL;
3928 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3929 AssertRCReturn(rc, NULL);
3930#else
3931 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3932# ifdef IN_RING3
3933 if (!pGuestPD)
3934 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3935# endif
3936#endif
3937 return pGuestPD;
3938}
3939
3940
3941/**
3942 * Gets the guest page directory pointer table.
3943 *
3944 * @returns Pointer to the page directory in question.
3945 * @returns NULL if the page directory is not present or on an invalid page.
3946 * @param pPGM Pointer to the PGM instance data.
3947 */
3948DECLINLINE(PX86PDPT) pgmGstGetPaePDPTPtr(PPGMCPU pPGM)
3949{
3950#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3951 PX86PDPT pGuestPDPT = NULL;
3952 int rc = pgmR0DynMapGCPageOffInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPDPT);
3953 AssertRCReturn(rc, NULL);
3954#else
3955 PX86PDPT pGuestPDPT = pPGM->CTX_SUFF(pGstPaePdpt);
3956# ifdef IN_RING3
3957 if (!pGuestPDPT)
3958 pGuestPDPT = pgmGstLazyMapPaePDPT(pPGM);
3959# endif
3960#endif
3961 return pGuestPDPT;
3962}
3963
3964
3965/**
3966 * Gets the guest page directory pointer table entry for the specified address.
3967 *
3968 * @returns Pointer to the page directory in question.
3969 * @returns NULL if the page directory is not present or on an invalid page.
3970 * @param pPGM Pointer to the PGM instance data.
3971 * @param GCPtr The address.
3972 */
3973DECLINLINE(PX86PDPE) pgmGstGetPaePDPEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
3974{
3975 AssertGCPtr32(GCPtr);
3976
3977#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3978 PX86PDPT pGuestPDPT = 0;
3979 int rc = pgmR0DynMapGCPageOffInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPDPT);
3980 AssertRCReturn(rc, 0);
3981#else
3982 PX86PDPT pGuestPDPT = pPGM->CTX_SUFF(pGstPaePdpt);
3983# ifdef IN_RING3
3984 if (!pGuestPDPT)
3985 pGuestPDPT = pgmGstLazyMapPaePDPT(pPGM);
3986# endif
3987#endif
3988 return &pGuestPDPT->a[(GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE];
3989}
3990
3991
3992/**
3993 * Gets the page directory for the specified address.
3994 *
3995 * @returns Pointer to the page directory in question.
3996 * @returns NULL if the page directory is not present or on an invalid page.
3997 * @param pPGM Pointer to the PGM instance data.
3998 * @param GCPtr The address.
3999 */
4000DECLINLINE(PX86PDPAE) pgmGstGetPaePD(PPGMCPU pPGM, RTGCPTR GCPtr)
4001{
4002 AssertGCPtr32(GCPtr);
4003
4004 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4005 AssertReturn(pGuestPDPT, NULL);
4006 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4007 if (pGuestPDPT->a[iPdpt].n.u1Present)
4008 {
4009#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4010 PX86PDPAE pGuestPD = NULL;
4011 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4012 AssertRCReturn(rc, NULL);
4013#else
4014 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4015 if ( !pGuestPD
4016 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4017 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4018#endif
4019 return pGuestPD;
4020 /* returning NULL is ok if we assume it's just an invalid page of some kind emulated as all 0s. (not quite true) */
4021 }
4022 return NULL;
4023}
4024
4025
4026/**
4027 * Gets the page directory entry for the specified address.
4028 *
4029 * @returns Pointer to the page directory entry in question.
4030 * @returns NULL if the page directory is not present or on an invalid page.
4031 * @param pPGM Pointer to the PGM instance data.
4032 * @param GCPtr The address.
4033 */
4034DECLINLINE(PX86PDEPAE) pgmGstGetPaePDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4035{
4036 AssertGCPtr32(GCPtr);
4037
4038 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4039 AssertReturn(pGuestPDPT, NULL);
4040 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4041 if (pGuestPDPT->a[iPdpt].n.u1Present)
4042 {
4043 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4044#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4045 PX86PDPAE pGuestPD = NULL;
4046 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4047 AssertRCReturn(rc, NULL);
4048#else
4049 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4050 if ( !pGuestPD
4051 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4052 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4053#endif
4054 return &pGuestPD->a[iPD];
4055 /* returning NIL_RTGCPHYS is ok if we assume it's just an invalid page or something which we'll emulate as all 0s. (not quite true) */
4056 }
4057 return NULL;
4058}
4059
4060
4061/**
4062 * Gets the page directory entry for the specified address.
4063 *
4064 * @returns The page directory entry in question.
4065 * @returns A non-present entry if the page directory is not present or on an invalid page.
4066 * @param pPGM Pointer to the PGM instance data.
4067 * @param GCPtr The address.
4068 */
4069DECLINLINE(X86PDEPAE) pgmGstGetPaePDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4070{
4071 AssertGCPtr32(GCPtr);
4072 X86PDEPAE ZeroPde = {0};
4073 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4074 if (RT_LIKELY(pGuestPDPT))
4075 {
4076 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4077 if (pGuestPDPT->a[iPdpt].n.u1Present)
4078 {
4079 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4080#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4081 PX86PDPAE pGuestPD = NULL;
4082 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4083 AssertRCReturn(rc, ZeroPde);
4084#else
4085 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4086 if ( !pGuestPD
4087 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4088 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4089#endif
4090 return pGuestPD->a[iPD];
4091 }
4092 }
4093 return ZeroPde;
4094}
4095
4096
4097/**
4098 * Gets the page directory pointer table entry for the specified address
4099 * and returns the index into the page directory
4100 *
4101 * @returns Pointer to the page directory in question.
4102 * @returns NULL if the page directory is not present or on an invalid page.
4103 * @param pPGM Pointer to the PGM instance data.
4104 * @param GCPtr The address.
4105 * @param piPD Receives the index into the returned page directory
4106 * @param pPdpe Receives the page directory pointer entry. Optional.
4107 */
4108DECLINLINE(PX86PDPAE) pgmGstGetPaePDPtr(PPGMCPU pPGM, RTGCPTR GCPtr, unsigned *piPD, PX86PDPE pPdpe)
4109{
4110 AssertGCPtr32(GCPtr);
4111
4112 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4113 AssertReturn(pGuestPDPT, NULL);
4114 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4115 if (pPdpe)
4116 *pPdpe = pGuestPDPT->a[iPdpt];
4117 if (pGuestPDPT->a[iPdpt].n.u1Present)
4118 {
4119 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4120#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4121 PX86PDPAE pGuestPD = NULL;
4122 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4123 AssertRCReturn(rc, NULL);
4124#else
4125 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4126 if ( !pGuestPD
4127 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4128 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4129#endif
4130 *piPD = iPD;
4131 return pGuestPD;
4132 /* returning NIL_RTGCPHYS is ok if we assume it's just an invalid page of some kind emulated as all 0s. */
4133 }
4134 return NULL;
4135}
4136
4137#ifndef IN_RC
4138
4139/**
4140 * Gets the page map level-4 pointer for the guest.
4141 *
4142 * @returns Pointer to the PML4 page.
4143 * @param pPGM Pointer to the PGM instance data.
4144 */
4145DECLINLINE(PX86PML4) pgmGstGetLongModePML4Ptr(PPGMCPU pPGM)
4146{
4147#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4148 PX86PML4 pGuestPml4;
4149 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4150 AssertRCReturn(rc, NULL);
4151#else
4152 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4153# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4154 if (!pGuestPml4)
4155 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4156# endif
4157 Assert(pGuestPml4);
4158#endif
4159 return pGuestPml4;
4160}
4161
4162
4163/**
4164 * Gets the pointer to a page map level-4 entry.
4165 *
4166 * @returns Pointer to the PML4 entry.
4167 * @param pPGM Pointer to the PGM instance data.
4168 * @param iPml4 The index.
4169 */
4170DECLINLINE(PX86PML4E) pgmGstGetLongModePML4EPtr(PPGMCPU pPGM, unsigned int iPml4)
4171{
4172#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4173 PX86PML4 pGuestPml4;
4174 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4175 AssertRCReturn(rc, NULL);
4176#else
4177 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4178# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4179 if (!pGuestPml4)
4180 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4181# endif
4182 Assert(pGuestPml4);
4183#endif
4184 return &pGuestPml4->a[iPml4];
4185}
4186
4187
4188/**
4189 * Gets a page map level-4 entry.
4190 *
4191 * @returns The PML4 entry.
4192 * @param pPGM Pointer to the PGM instance data.
4193 * @param iPml4 The index.
4194 */
4195DECLINLINE(X86PML4E) pgmGstGetLongModePML4E(PPGMCPU pPGM, unsigned int iPml4)
4196{
4197#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4198 PX86PML4 pGuestPml4;
4199 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4200 if (RT_FAILURE(rc))
4201 {
4202 X86PML4E ZeroPml4e = {0};
4203 AssertMsgFailedReturn(("%Rrc\n", rc), ZeroPml4e);
4204 }
4205#else
4206 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4207# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4208 if (!pGuestPml4)
4209 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4210# endif
4211 Assert(pGuestPml4);
4212#endif
4213 return pGuestPml4->a[iPml4];
4214}
4215
4216
4217/**
4218 * Gets the page directory pointer entry for the specified address.
4219 *
4220 * @returns Pointer to the page directory pointer entry in question.
4221 * @returns NULL if the page directory is not present or on an invalid page.
4222 * @param pPGM Pointer to the PGM instance data.
4223 * @param GCPtr The address.
4224 * @param ppPml4e Page Map Level-4 Entry (out)
4225 */
4226DECLINLINE(PX86PDPE) pgmGstGetLongModePDPTPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e)
4227{
4228 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4229 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4230 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4231 if (pPml4e->n.u1Present)
4232 {
4233 PX86PDPT pPdpt;
4234 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdpt);
4235 AssertRCReturn(rc, NULL);
4236
4237 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4238 return &pPdpt->a[iPdpt];
4239 }
4240 return NULL;
4241}
4242
4243
4244/**
4245 * Gets the page directory entry for the specified address.
4246 *
4247 * @returns The page directory entry in question.
4248 * @returns A non-present entry if the page directory is not present or on an invalid page.
4249 * @param pPGM Pointer to the PGM instance data.
4250 * @param GCPtr The address.
4251 * @param ppPml4e Page Map Level-4 Entry (out)
4252 * @param pPdpe Page directory pointer table entry (out)
4253 */
4254DECLINLINE(X86PDEPAE) pgmGstGetLongModePDEEx(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPE pPdpe)
4255{
4256 X86PDEPAE ZeroPde = {0};
4257 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4258 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4259 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4260 if (pPml4e->n.u1Present)
4261 {
4262 PCX86PDPT pPdptTemp;
4263 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdptTemp);
4264 AssertRCReturn(rc, ZeroPde);
4265
4266 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4267 *pPdpe = pPdptTemp->a[iPdpt];
4268 if (pPdptTemp->a[iPdpt].n.u1Present)
4269 {
4270 PCX86PDPAE pPD;
4271 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4272 AssertRCReturn(rc, ZeroPde);
4273
4274 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4275 return pPD->a[iPD];
4276 }
4277 }
4278
4279 return ZeroPde;
4280}
4281
4282
4283/**
4284 * Gets the page directory entry for the specified address.
4285 *
4286 * @returns The page directory entry in question.
4287 * @returns A non-present entry if the page directory is not present or on an invalid page.
4288 * @param pPGM Pointer to the PGM instance data.
4289 * @param GCPtr The address.
4290 */
4291DECLINLINE(X86PDEPAE) pgmGstGetLongModePDE(PPGMCPU pPGM, RTGCPTR64 GCPtr)
4292{
4293 X86PDEPAE ZeroPde = {0};
4294 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4295 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4296 if (pGuestPml4->a[iPml4].n.u1Present)
4297 {
4298 PCX86PDPT pPdptTemp;
4299 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4300 AssertRCReturn(rc, ZeroPde);
4301
4302 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4303 if (pPdptTemp->a[iPdpt].n.u1Present)
4304 {
4305 PCX86PDPAE pPD;
4306 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4307 AssertRCReturn(rc, ZeroPde);
4308
4309 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4310 return pPD->a[iPD];
4311 }
4312 }
4313 return ZeroPde;
4314}
4315
4316
4317/**
4318 * Gets the page directory entry for the specified address.
4319 *
4320 * @returns Pointer to the page directory entry in question.
4321 * @returns NULL if the page directory is not present or on an invalid page.
4322 * @param pPGM Pointer to the PGM instance data.
4323 * @param GCPtr The address.
4324 */
4325DECLINLINE(PX86PDEPAE) pgmGstGetLongModePDEPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr)
4326{
4327 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4328 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4329 if (pGuestPml4->a[iPml4].n.u1Present)
4330 {
4331 PCX86PDPT pPdptTemp;
4332 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4333 AssertRCReturn(rc, NULL);
4334
4335 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4336 if (pPdptTemp->a[iPdpt].n.u1Present)
4337 {
4338 PX86PDPAE pPD;
4339 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4340 AssertRCReturn(rc, NULL);
4341
4342 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4343 return &pPD->a[iPD];
4344 }
4345 }
4346 return NULL;
4347}
4348
4349
4350/**
4351 * Gets the GUEST page directory pointer for the specified address.
4352 *
4353 * @returns The page directory in question.
4354 * @returns NULL if the page directory is not present or on an invalid page.
4355 * @param pPGM Pointer to the PGM instance data.
4356 * @param GCPtr The address.
4357 * @param ppPml4e Page Map Level-4 Entry (out)
4358 * @param pPdpe Page directory pointer table entry (out)
4359 * @param piPD Receives the index into the returned page directory
4360 */
4361DECLINLINE(PX86PDPAE) pgmGstGetLongModePDPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPE pPdpe, unsigned *piPD)
4362{
4363 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4364 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4365 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4366 if (pPml4e->n.u1Present)
4367 {
4368 PCX86PDPT pPdptTemp;
4369 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdptTemp);
4370 AssertRCReturn(rc, NULL);
4371
4372 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4373 *pPdpe = pPdptTemp->a[iPdpt];
4374 if (pPdptTemp->a[iPdpt].n.u1Present)
4375 {
4376 PX86PDPAE pPD;
4377 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4378 AssertRCReturn(rc, NULL);
4379
4380 *piPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4381 return pPD;
4382 }
4383 }
4384 return 0;
4385}
4386
4387#endif /* !IN_RC */
4388
4389/**
4390 * Gets the shadow page directory, 32-bit.
4391 *
4392 * @returns Pointer to the shadow 32-bit PD.
4393 * @param pPGM Pointer to the PGM instance data.
4394 */
4395DECLINLINE(PX86PD) pgmShwGet32BitPDPtr(PPGMCPU pPGM)
4396{
4397 return (PX86PD)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4398}
4399
4400
4401/**
4402 * Gets the shadow page directory entry for the specified address, 32-bit.
4403 *
4404 * @returns Shadow 32-bit PDE.
4405 * @param pPGM Pointer to the PGM instance data.
4406 * @param GCPtr The address.
4407 */
4408DECLINLINE(X86PDE) pgmShwGet32BitPDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4409{
4410 const unsigned iPd = (GCPtr >> X86_PD_SHIFT) & X86_PD_MASK;
4411
4412 PX86PD pShwPde = pgmShwGet32BitPDPtr(pPGM);
4413 if (!pShwPde)
4414 {
4415 X86PDE ZeroPde = {0};
4416 return ZeroPde;
4417 }
4418 return pShwPde->a[iPd];
4419}
4420
4421
4422/**
4423 * Gets the pointer to the shadow page directory entry for the specified
4424 * address, 32-bit.
4425 *
4426 * @returns Pointer to the shadow 32-bit PDE.
4427 * @param pPGM Pointer to the PGM instance data.
4428 * @param GCPtr The address.
4429 */
4430DECLINLINE(PX86PDE) pgmShwGet32BitPDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4431{
4432 const unsigned iPd = (GCPtr >> X86_PD_SHIFT) & X86_PD_MASK;
4433
4434 PX86PD pPde = pgmShwGet32BitPDPtr(pPGM);
4435 AssertReturn(pPde, NULL);
4436 return &pPde->a[iPd];
4437}
4438
4439
4440/**
4441 * Gets the shadow page pointer table, PAE.
4442 *
4443 * @returns Pointer to the shadow PAE PDPT.
4444 * @param pPGM Pointer to the PGM instance data.
4445 */
4446DECLINLINE(PX86PDPT) pgmShwGetPaePDPTPtr(PPGMCPU pPGM)
4447{
4448 return (PX86PDPT)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4449}
4450
4451
4452/**
4453 * Gets the shadow page directory for the specified address, PAE.
4454 *
4455 * @returns Pointer to the shadow PD.
4456 * @param pPGM Pointer to the PGM instance data.
4457 * @param GCPtr The address.
4458 */
4459DECLINLINE(PX86PDPAE) pgmShwGetPaePDPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4460{
4461 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4462 PX86PDPT pPdpt = pgmShwGetPaePDPTPtr(pPGM);
4463
4464 if (!pPdpt->a[iPdpt].n.u1Present)
4465 return NULL;
4466
4467 /* Fetch the pgm pool shadow descriptor. */
4468 PPGMPOOLPAGE pShwPde = pgmPoolGetPage(PGMCPU2PGM(pPGM)->CTX_SUFF(pPool), pPdpt->a[iPdpt].u & X86_PDPE_PG_MASK);
4469 AssertReturn(pShwPde, NULL);
4470
4471 return (PX86PDPAE)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pShwPde);
4472}
4473
4474
4475/**
4476 * Gets the shadow page directory for the specified address, PAE.
4477 *
4478 * @returns Pointer to the shadow PD.
4479 * @param pPGM Pointer to the PGM instance data.
4480 * @param GCPtr The address.
4481 */
4482DECLINLINE(PX86PDPAE) pgmShwGetPaePDPtr(PPGMCPU pPGM, PX86PDPT pPdpt, RTGCPTR GCPtr)
4483{
4484 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4485
4486 if (!pPdpt->a[iPdpt].n.u1Present)
4487 return NULL;
4488
4489 /* Fetch the pgm pool shadow descriptor. */
4490 PPGMPOOLPAGE pShwPde = pgmPoolGetPage(PGMCPU2PGM(pPGM)->CTX_SUFF(pPool), pPdpt->a[iPdpt].u & X86_PDPE_PG_MASK);
4491 AssertReturn(pShwPde, NULL);
4492
4493 return (PX86PDPAE)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pShwPde);
4494}
4495
4496
4497/**
4498 * Gets the shadow page directory entry, PAE.
4499 *
4500 * @returns PDE.
4501 * @param pPGM Pointer to the PGM instance data.
4502 * @param GCPtr The address.
4503 */
4504DECLINLINE(X86PDEPAE) pgmShwGetPaePDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4505{
4506 const unsigned iPd = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4507
4508 PX86PDPAE pShwPde = pgmShwGetPaePDPtr(pPGM, GCPtr);
4509 if (!pShwPde)
4510 {
4511 X86PDEPAE ZeroPde = {0};
4512 return ZeroPde;
4513 }
4514 return pShwPde->a[iPd];
4515}
4516
4517
4518/**
4519 * Gets the pointer to the shadow page directory entry for an address, PAE.
4520 *
4521 * @returns Pointer to the PDE.
4522 * @param pPGM Pointer to the PGM instance data.
4523 * @param GCPtr The address.
4524 */
4525DECLINLINE(PX86PDEPAE) pgmShwGetPaePDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4526{
4527 const unsigned iPd = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4528
4529 PX86PDPAE pPde = pgmShwGetPaePDPtr(pPGM, GCPtr);
4530 AssertReturn(pPde, NULL);
4531 return &pPde->a[iPd];
4532}
4533
4534#ifndef IN_RC
4535
4536/**
4537 * Gets the shadow page map level-4 pointer.
4538 *
4539 * @returns Pointer to the shadow PML4.
4540 * @param pPGM Pointer to the PGM instance data.
4541 */
4542DECLINLINE(PX86PML4) pgmShwGetLongModePML4Ptr(PPGMCPU pPGM)
4543{
4544 return (PX86PML4)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4545}
4546
4547
4548/**
4549 * Gets the shadow page map level-4 entry for the specified address.
4550 *
4551 * @returns The entry.
4552 * @param pPGM Pointer to the PGM instance data.
4553 * @param GCPtr The address.
4554 */
4555DECLINLINE(X86PML4E) pgmShwGetLongModePML4E(PPGMCPU pPGM, RTGCPTR GCPtr)
4556{
4557 const unsigned iPml4 = ((RTGCUINTPTR64)GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4558 PX86PML4 pShwPml4 = pgmShwGetLongModePML4Ptr(pPGM);
4559
4560 if (!pShwPml4)
4561 {
4562 X86PML4E ZeroPml4e = {0};
4563 return ZeroPml4e;
4564 }
4565 return pShwPml4->a[iPml4];
4566}
4567
4568
4569/**
4570 * Gets the pointer to the specified shadow page map level-4 entry.
4571 *
4572 * @returns The entry.
4573 * @param pPGM Pointer to the PGM instance data.
4574 * @param iPml4 The PML4 index.
4575 */
4576DECLINLINE(PX86PML4E) pgmShwGetLongModePML4EPtr(PPGMCPU pPGM, unsigned int iPml4)
4577{
4578 PX86PML4 pShwPml4 = pgmShwGetLongModePML4Ptr(pPGM);
4579 if (!pShwPml4)
4580 return NULL;
4581 return &pShwPml4->a[iPml4];
4582}
4583
4584
4585/**
4586 * Gets the GUEST page directory pointer for the specified address.
4587 *
4588 * @returns The page directory in question.
4589 * @returns NULL if the page directory is not present or on an invalid page.
4590 * @param pPGM Pointer to the PGM instance data.
4591 * @param GCPtr The address.
4592 * @param piPD Receives the index into the returned page directory
4593 */
4594DECLINLINE(PX86PDPAE) pgmGstGetLongModePDPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, unsigned *piPD)
4595{
4596 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4597 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4598 if (pGuestPml4->a[iPml4].n.u1Present)
4599 {
4600 PCX86PDPT pPdptTemp;
4601 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4602 AssertRCReturn(rc, NULL);
4603
4604 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4605 if (pPdptTemp->a[iPdpt].n.u1Present)
4606 {
4607 PX86PDPAE pPD;
4608 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4609 AssertRCReturn(rc, NULL);
4610
4611 *piPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4612 return pPD;
4613 }
4614 }
4615 return NULL;
4616}
4617
4618#endif /* !IN_RC */
4619
4620/**
4621 * Gets the page state for a physical handler.
4622 *
4623 * @returns The physical handler page state.
4624 * @param pCur The physical handler in question.
4625 */
4626DECLINLINE(unsigned) pgmHandlerPhysicalCalcState(PPGMPHYSHANDLER pCur)
4627{
4628 switch (pCur->enmType)
4629 {
4630 case PGMPHYSHANDLERTYPE_PHYSICAL_WRITE:
4631 return PGM_PAGE_HNDL_PHYS_STATE_WRITE;
4632
4633 case PGMPHYSHANDLERTYPE_MMIO:
4634 case PGMPHYSHANDLERTYPE_PHYSICAL_ALL:
4635 return PGM_PAGE_HNDL_PHYS_STATE_ALL;
4636
4637 default:
4638 AssertFatalMsgFailed(("Invalid type %d\n", pCur->enmType));
4639 }
4640}
4641
4642
4643/**
4644 * Gets the page state for a virtual handler.
4645 *
4646 * @returns The virtual handler page state.
4647 * @param pCur The virtual handler in question.
4648 * @remarks This should never be used on a hypervisor access handler.
4649 */
4650DECLINLINE(unsigned) pgmHandlerVirtualCalcState(PPGMVIRTHANDLER pCur)
4651{
4652 switch (pCur->enmType)
4653 {
4654 case PGMVIRTHANDLERTYPE_WRITE:
4655 return PGM_PAGE_HNDL_VIRT_STATE_WRITE;
4656 case PGMVIRTHANDLERTYPE_ALL:
4657 return PGM_PAGE_HNDL_VIRT_STATE_ALL;
4658 default:
4659 AssertFatalMsgFailed(("Invalid type %d\n", pCur->enmType));
4660 }
4661}
4662
4663
4664/**
4665 * Clears one physical page of a virtual handler
4666 *
4667 * @param pPGM Pointer to the PGM instance.
4668 * @param pCur Virtual handler structure
4669 * @param iPage Physical page index
4670 *
4671 * @remark Only used when PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL is being set, so no
4672 * need to care about other handlers in the same page.
4673 */
4674DECLINLINE(void) pgmHandlerVirtualClearPage(PPGM pPGM, PPGMVIRTHANDLER pCur, unsigned iPage)
4675{
4676 const PPGMPHYS2VIRTHANDLER pPhys2Virt = &pCur->aPhysToVirt[iPage];
4677
4678 /*
4679 * Remove the node from the tree (it's supposed to be in the tree if we get here!).
4680 */
4681#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4682 AssertReleaseMsg(pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_IN_TREE,
4683 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4684 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias));
4685#endif
4686 if (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_IS_HEAD)
4687 {
4688 /* We're the head of the alias chain. */
4689 PPGMPHYS2VIRTHANDLER pRemove = (PPGMPHYS2VIRTHANDLER)RTAvlroGCPhysRemove(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, pPhys2Virt->Core.Key); NOREF(pRemove);
4690#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4691 AssertReleaseMsg(pRemove != NULL,
4692 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4693 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias));
4694 AssertReleaseMsg(pRemove == pPhys2Virt,
4695 ("wanted: pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4696 " got: pRemove=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4697 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias,
4698 pRemove, pRemove->Core.Key, pRemove->Core.KeyLast, pRemove->offVirtHandler, pRemove->offNextAlias));
4699#endif
4700 if (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4701 {
4702 /* Insert the next list in the alias chain into the tree. */
4703 PPGMPHYS2VIRTHANDLER pNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPhys2Virt + (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4704#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4705 AssertReleaseMsg(pNext->offNextAlias & PGMPHYS2VIRTHANDLER_IN_TREE,
4706 ("pNext=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4707 pNext, pNext->Core.Key, pNext->Core.KeyLast, pNext->offVirtHandler, pNext->offNextAlias));
4708#endif
4709 pNext->offNextAlias |= PGMPHYS2VIRTHANDLER_IS_HEAD;
4710 bool fRc = RTAvlroGCPhysInsert(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, &pNext->Core);
4711 AssertRelease(fRc);
4712 }
4713 }
4714 else
4715 {
4716 /* Locate the previous node in the alias chain. */
4717 PPGMPHYS2VIRTHANDLER pPrev = (PPGMPHYS2VIRTHANDLER)RTAvlroGCPhysGet(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, pPhys2Virt->Core.Key);
4718#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4719 AssertReleaseMsg(pPrev != pPhys2Virt,
4720 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32} pPrev=%p\n",
4721 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias, pPrev));
4722#endif
4723 for (;;)
4724 {
4725 PPGMPHYS2VIRTHANDLER pNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPrev + (pPrev->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4726 if (pNext == pPhys2Virt)
4727 {
4728 /* unlink. */
4729 LogFlow(("pgmHandlerVirtualClearPage: removed %p:{.offNextAlias=%#RX32} from alias chain. prev %p:{.offNextAlias=%#RX32} [%RGp-%RGp]\n",
4730 pPhys2Virt, pPhys2Virt->offNextAlias, pPrev, pPrev->offNextAlias, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast));
4731 if (!(pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4732 pPrev->offNextAlias &= ~PGMPHYS2VIRTHANDLER_OFF_MASK;
4733 else
4734 {
4735 PPGMPHYS2VIRTHANDLER pNewNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPhys2Virt + (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4736 pPrev->offNextAlias = ((intptr_t)pNewNext - (intptr_t)pPrev)
4737 | (pPrev->offNextAlias & ~PGMPHYS2VIRTHANDLER_OFF_MASK);
4738 }
4739 break;
4740 }
4741
4742 /* next */
4743 if (pNext == pPrev)
4744 {
4745#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4746 AssertReleaseMsg(pNext != pPrev,
4747 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32} pPrev=%p\n",
4748 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias, pPrev));
4749#endif
4750 break;
4751 }
4752 pPrev = pNext;
4753 }
4754 }
4755 Log2(("PHYS2VIRT: Removing %RGp-%RGp %#RX32 %s\n",
4756 pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offNextAlias, R3STRING(pCur->pszDesc)));
4757 pPhys2Virt->offNextAlias = 0;
4758 pPhys2Virt->Core.KeyLast = NIL_RTGCPHYS; /* require reinsert */
4759
4760 /*
4761 * Clear the ram flags for this page.
4762 */
4763 PPGMPAGE pPage = pgmPhysGetPage(pPGM, pPhys2Virt->Core.Key);
4764 AssertReturnVoid(pPage);
4765 PGM_PAGE_SET_HNDL_VIRT_STATE(pPage, PGM_PAGE_HNDL_VIRT_STATE_NONE);
4766}
4767
4768
4769/**
4770 * Internal worker for finding a 'in-use' shadow page give by it's physical address.
4771 *
4772 * @returns Pointer to the shadow page structure.
4773 * @param pPool The pool.
4774 * @param idx The pool page index.
4775 */
4776DECLINLINE(PPGMPOOLPAGE) pgmPoolGetPageByIdx(PPGMPOOL pPool, unsigned idx)
4777{
4778 AssertFatalMsg(idx >= PGMPOOL_IDX_FIRST && idx < pPool->cCurPages, ("idx=%d\n", idx));
4779 return &pPool->aPages[idx];
4780}
4781
4782
4783/**
4784 * Clear references to guest physical memory.
4785 *
4786 * @param pPool The pool.
4787 * @param pPoolPage The pool page.
4788 * @param pPhysPage The physical guest page tracking structure.
4789 */
4790DECLINLINE(void) pgmTrackDerefGCPhys(PPGMPOOL pPool, PPGMPOOLPAGE pPoolPage, PPGMPAGE pPhysPage)
4791{
4792 /*
4793 * Just deal with the simple case here.
4794 */
4795# ifdef LOG_ENABLED
4796 const unsigned uOrg = PGM_PAGE_GET_TRACKING(pPhysPage);
4797# endif
4798 const unsigned cRefs = PGM_PAGE_GET_TD_CREFS(pPhysPage);
4799 if (cRefs == 1)
4800 {
4801 Assert(pPoolPage->idx == PGM_PAGE_GET_TD_IDX(pPhysPage));
4802 PGM_PAGE_SET_TRACKING(pPhysPage, 0);
4803 }
4804 else
4805 pgmPoolTrackPhysExtDerefGCPhys(pPool, pPoolPage, pPhysPage);
4806 Log2(("pgmTrackDerefGCPhys: %x -> %x pPhysPage=%R[pgmpage]\n", uOrg, PGM_PAGE_GET_TRACKING(pPhysPage), pPhysPage ));
4807}
4808
4809
4810/**
4811 * Moves the page to the head of the age list.
4812 *
4813 * This is done when the cached page is used in one way or another.
4814 *
4815 * @param pPool The pool.
4816 * @param pPage The cached page.
4817 */
4818DECLINLINE(void) pgmPoolCacheUsed(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4819{
4820 PVM pVM = pPool->CTX_SUFF(pVM);
4821 pgmLock(pVM);
4822
4823 /*
4824 * Move to the head of the age list.
4825 */
4826 if (pPage->iAgePrev != NIL_PGMPOOL_IDX)
4827 {
4828 /* unlink */
4829 pPool->aPages[pPage->iAgePrev].iAgeNext = pPage->iAgeNext;
4830 if (pPage->iAgeNext != NIL_PGMPOOL_IDX)
4831 pPool->aPages[pPage->iAgeNext].iAgePrev = pPage->iAgePrev;
4832 else
4833 pPool->iAgeTail = pPage->iAgePrev;
4834
4835 /* insert at head */
4836 pPage->iAgePrev = NIL_PGMPOOL_IDX;
4837 pPage->iAgeNext = pPool->iAgeHead;
4838 Assert(pPage->iAgeNext != NIL_PGMPOOL_IDX); /* we would've already been head then */
4839 pPool->iAgeHead = pPage->idx;
4840 pPool->aPages[pPage->iAgeNext].iAgePrev = pPage->idx;
4841 }
4842 pgmUnlock(pVM);
4843}
4844
4845/**
4846 * Locks a page to prevent flushing (important for cr3 root pages or shadow pae pd pages).
4847 *
4848 * @param pVM VM Handle.
4849 * @param pPage PGM pool page
4850 */
4851DECLINLINE(void) pgmPoolLockPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4852{
4853 Assert(PGMIsLockOwner(pPool->CTX_SUFF(pVM)));
4854 ASMAtomicIncU32(&pPage->cLocked);
4855}
4856
4857
4858/**
4859 * Unlocks a page to allow flushing again
4860 *
4861 * @param pVM VM Handle.
4862 * @param pPage PGM pool page
4863 */
4864DECLINLINE(void) pgmPoolUnlockPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4865{
4866 Assert(PGMIsLockOwner(pPool->CTX_SUFF(pVM)));
4867 Assert(pPage->cLocked);
4868 ASMAtomicDecU32(&pPage->cLocked);
4869}
4870
4871
4872/**
4873 * Checks if the page is locked (e.g. the active CR3 or one of the four PDs of a PAE PDPT)
4874 *
4875 * @returns VBox status code.
4876 * @param pPage PGM pool page
4877 */
4878DECLINLINE(bool) pgmPoolIsPageLocked(PPGM pPGM, PPGMPOOLPAGE pPage)
4879{
4880 if (pPage->cLocked)
4881 {
4882 LogFlow(("pgmPoolIsPageLocked found root page %d\n", pPage->enmKind));
4883 if (pPage->cModifications)
4884 pPage->cModifications = 1; /* reset counter (can't use 0, or else it will be reinserted in the modified list) */
4885 return true;
4886 }
4887 return false;
4888}
4889
4890/**
4891 * Tells if mappings are to be put into the shadow page table or not
4892 *
4893 * @returns boolean result
4894 * @param pVM VM handle.
4895 */
4896DECLINLINE(bool) pgmMapAreMappingsEnabled(PPGM pPGM)
4897{
4898#ifdef IN_RING0
4899 /* There are no mappings in VT-x and AMD-V mode. */
4900 Assert(pPGM->fDisableMappings);
4901 return false;
4902#else
4903 return !pPGM->fDisableMappings;
4904#endif
4905}
4906
4907/** @} */
4908
4909#endif
4910
4911
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette