VirtualBox

source: vbox/trunk/src/VBox/VMM/PGMInternal.h@ 24767

Last change on this file since 24767 was 24767, checked in by vboxsync, 15 years ago

PGM: Deal with write monitored pages without involving EMT. This works around the pcnet/pgm deadlocks (#4464 an #3775).
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 204.3 KB
Line 
1/* $Id: PGMInternal.h 24767 2009-11-18 17:15:02Z vboxsync $ */
2/** @file
3 * PGM - Internal header file.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22#ifndef ___PGMInternal_h
23#define ___PGMInternal_h
24
25#include <VBox/cdefs.h>
26#include <VBox/types.h>
27#include <VBox/err.h>
28#include <VBox/stam.h>
29#include <VBox/param.h>
30#include <VBox/vmm.h>
31#include <VBox/mm.h>
32#include <VBox/pdmcritsect.h>
33#include <VBox/pdmapi.h>
34#include <VBox/dis.h>
35#include <VBox/dbgf.h>
36#include <VBox/log.h>
37#include <VBox/gmm.h>
38#include <VBox/hwaccm.h>
39#include <iprt/asm.h>
40#include <iprt/assert.h>
41#include <iprt/avl.h>
42#include <iprt/critsect.h>
43#include <iprt/sha.h>
44
45
46
47/** @defgroup grp_pgm_int Internals
48 * @ingroup grp_pgm
49 * @internal
50 * @{
51 */
52
53
54/** @name PGM Compile Time Config
55 * @{
56 */
57
58/**
59 * Solve page is out of sync issues inside Guest Context (in PGMGC.cpp).
60 * Comment it if it will break something.
61 */
62#define PGM_OUT_OF_SYNC_IN_GC
63
64/**
65 * Check and skip global PDEs for non-global flushes
66 */
67#define PGM_SKIP_GLOBAL_PAGEDIRS_ON_NONGLOBAL_FLUSH
68
69/**
70 * Optimization for PAE page tables that are modified often
71 */
72//#if 0 /* disabled again while debugging */
73#ifndef IN_RC
74# define PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
75#endif
76//#endif
77
78/**
79 * Sync N pages instead of a whole page table
80 */
81#define PGM_SYNC_N_PAGES
82
83/**
84 * Number of pages to sync during a page fault
85 *
86 * When PGMPOOL_WITH_GCPHYS_TRACKING is enabled using high values here
87 * causes a lot of unnecessary extents and also is slower than taking more \#PFs.
88 *
89 * Note that \#PFs are much more expensive in the VT-x/AMD-V case due to
90 * world switch overhead, so let's sync more.
91 */
92# ifdef IN_RING0
93/* Chose 32 based on the compile test in #4219; 64 shows worse stats.
94 * 32 again shows better results than 16; slightly more overhead in the \#PF handler,
95 * but ~5% fewer faults.
96 */
97# define PGM_SYNC_NR_PAGES 32
98#else
99# define PGM_SYNC_NR_PAGES 8
100#endif
101
102/**
103 * Number of PGMPhysRead/Write cache entries (must be <= sizeof(uint64_t))
104 */
105#define PGM_MAX_PHYSCACHE_ENTRIES 64
106#define PGM_MAX_PHYSCACHE_ENTRIES_MASK (PGM_MAX_PHYSCACHE_ENTRIES-1)
107
108/** @def PGMPOOL_WITH_CACHE
109 * Enable agressive caching using the page pool.
110 *
111 * This requires PGMPOOL_WITH_USER_TRACKING and PGMPOOL_WITH_MONITORING.
112 */
113#define PGMPOOL_WITH_CACHE
114
115/** @def PGMPOOL_WITH_MIXED_PT_CR3
116 * When defined, we'll deal with 'uncachable' pages.
117 */
118#ifdef PGMPOOL_WITH_CACHE
119# define PGMPOOL_WITH_MIXED_PT_CR3
120#endif
121
122/** @def PGMPOOL_WITH_MONITORING
123 * Monitor the guest pages which are shadowed.
124 * When this is enabled, PGMPOOL_WITH_CACHE or PGMPOOL_WITH_GCPHYS_TRACKING must
125 * be enabled as well.
126 * @remark doesn't really work without caching now. (Mixed PT/CR3 change.)
127 */
128#ifdef PGMPOOL_WITH_CACHE
129# define PGMPOOL_WITH_MONITORING
130#endif
131
132/** @def PGMPOOL_WITH_GCPHYS_TRACKING
133 * Tracking the of shadow pages mapping guest physical pages.
134 *
135 * This is very expensive, the current cache prototype is trying to figure out
136 * whether it will be acceptable with an agressive caching policy.
137 */
138#if defined(PGMPOOL_WITH_CACHE) || defined(PGMPOOL_WITH_MONITORING)
139# define PGMPOOL_WITH_GCPHYS_TRACKING
140#endif
141
142/** @def PGMPOOL_WITH_USER_TRACKING
143 * Tracking users of shadow pages. This is required for the linking of shadow page
144 * tables and physical guest addresses.
145 */
146#if defined(PGMPOOL_WITH_GCPHYS_TRACKING) || defined(PGMPOOL_WITH_CACHE) || defined(PGMPOOL_WITH_MONITORING)
147# define PGMPOOL_WITH_USER_TRACKING
148#endif
149
150/** @def PGMPOOL_CFG_MAX_GROW
151 * The maximum number of pages to add to the pool in one go.
152 */
153#define PGMPOOL_CFG_MAX_GROW (_256K >> PAGE_SHIFT)
154
155/** @def VBOX_STRICT_PGM_HANDLER_VIRTUAL
156 * Enables some extra assertions for virtual handlers (mainly phys2virt related).
157 */
158#ifdef VBOX_STRICT
159# define VBOX_STRICT_PGM_HANDLER_VIRTUAL
160#endif
161
162/** @def VBOX_WITH_NEW_LAZY_PAGE_ALLOC
163 * Enables the experimental lazy page allocation code. */
164/*# define VBOX_WITH_NEW_LAZY_PAGE_ALLOC */
165
166/** @} */
167
168
169/** @name PDPT and PML4 flags.
170 * These are placed in the three bits available for system programs in
171 * the PDPT and PML4 entries.
172 * @{ */
173/** The entry is a permanent one and it's must always be present.
174 * Never free such an entry. */
175#define PGM_PLXFLAGS_PERMANENT RT_BIT_64(10)
176/** Mapping (hypervisor allocated pagetable). */
177#define PGM_PLXFLAGS_MAPPING RT_BIT_64(11)
178/** @} */
179
180/** @name Page directory flags.
181 * These are placed in the three bits available for system programs in
182 * the page directory entries.
183 * @{ */
184/** Mapping (hypervisor allocated pagetable). */
185#define PGM_PDFLAGS_MAPPING RT_BIT_64(10)
186/** Made read-only to facilitate dirty bit tracking. */
187#define PGM_PDFLAGS_TRACK_DIRTY RT_BIT_64(11)
188/** @} */
189
190/** @name Page flags.
191 * These are placed in the three bits available for system programs in
192 * the page entries.
193 * @{ */
194/** Made read-only to facilitate dirty bit tracking. */
195#define PGM_PTFLAGS_TRACK_DIRTY RT_BIT_64(9)
196
197#ifndef PGM_PTFLAGS_CSAM_VALIDATED
198/** Scanned and approved by CSAM (tm).
199 * NOTE: Must be identical to the one defined in CSAMInternal.h!!
200 * @todo Move PGM_PTFLAGS_* and PGM_PDFLAGS_* to VBox/pgm.h. */
201#define PGM_PTFLAGS_CSAM_VALIDATED RT_BIT_64(11)
202#endif
203
204/** @} */
205
206/** @name Defines used to indicate the shadow and guest paging in the templates.
207 * @{ */
208#define PGM_TYPE_REAL 1
209#define PGM_TYPE_PROT 2
210#define PGM_TYPE_32BIT 3
211#define PGM_TYPE_PAE 4
212#define PGM_TYPE_AMD64 5
213#define PGM_TYPE_NESTED 6
214#define PGM_TYPE_EPT 7
215#define PGM_TYPE_MAX PGM_TYPE_EPT
216/** @} */
217
218/** Macro for checking if the guest is using paging.
219 * @param uGstType PGM_TYPE_*
220 * @param uShwType PGM_TYPE_*
221 * @remark ASSUMES certain order of the PGM_TYPE_* values.
222 */
223#define PGM_WITH_PAGING(uGstType, uShwType) \
224 ( (uGstType) >= PGM_TYPE_32BIT \
225 && (uShwType) != PGM_TYPE_NESTED \
226 && (uShwType) != PGM_TYPE_EPT)
227
228/** Macro for checking if the guest supports the NX bit.
229 * @param uGstType PGM_TYPE_*
230 * @param uShwType PGM_TYPE_*
231 * @remark ASSUMES certain order of the PGM_TYPE_* values.
232 */
233#define PGM_WITH_NX(uGstType, uShwType) \
234 ( (uGstType) >= PGM_TYPE_PAE \
235 && (uShwType) != PGM_TYPE_NESTED \
236 && (uShwType) != PGM_TYPE_EPT)
237
238
239/** @def PGM_HCPHYS_2_PTR
240 * Maps a HC physical page pool address to a virtual address.
241 *
242 * @returns VBox status code.
243 * @param pVM The VM handle.
244 * @param HCPhys The HC physical address to map to a virtual one.
245 * @param ppv Where to store the virtual address. No need to cast this.
246 *
247 * @remark In GC this uses PGMGCDynMapHCPage(), so it will consume of the
248 * small page window employeed by that function. Be careful.
249 * @remark There is no need to assert on the result.
250 */
251#ifdef IN_RC
252# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
253 PGMDynMapHCPage(pVM, HCPhys, (void **)(ppv))
254#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
255# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
256 pgmR0DynMapHCPageInlined(&(pVM)->pgm.s, HCPhys, (void **)(ppv))
257#else
258# define PGM_HCPHYS_2_PTR(pVM, HCPhys, ppv) \
259 MMPagePhys2PageEx(pVM, HCPhys, (void **)(ppv))
260#endif
261
262/** @def PGM_HCPHYS_2_PTR_BY_PGM
263 * Maps a HC physical page pool address to a virtual address.
264 *
265 * @returns VBox status code.
266 * @param pPGM The PGM instance data.
267 * @param HCPhys The HC physical address to map to a virtual one.
268 * @param ppv Where to store the virtual address. No need to cast this.
269 *
270 * @remark In GC this uses PGMGCDynMapHCPage(), so it will consume of the
271 * small page window employeed by that function. Be careful.
272 * @remark There is no need to assert on the result.
273 */
274#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
275# define PGM_HCPHYS_2_PTR_BY_PGM(pPGM, HCPhys, ppv) \
276 pgmR0DynMapHCPageInlined(pPGM, HCPhys, (void **)(ppv))
277#else
278# define PGM_HCPHYS_2_PTR_BY_PGM(pPGM, HCPhys, ppv) \
279 PGM_HCPHYS_2_PTR(PGM2VM(pPGM), HCPhys, (void **)(ppv))
280#endif
281
282/** @def PGM_GCPHYS_2_PTR
283 * Maps a GC physical page address to a virtual address.
284 *
285 * @returns VBox status code.
286 * @param pVM The VM handle.
287 * @param GCPhys The GC physical address to map to a virtual one.
288 * @param ppv Where to store the virtual address. No need to cast this.
289 *
290 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
291 * small page window employeed by that function. Be careful.
292 * @remark There is no need to assert on the result.
293 */
294#ifdef IN_RC
295# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
296 PGMDynMapGCPage(pVM, GCPhys, (void **)(ppv))
297#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
298# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
299 pgmR0DynMapGCPageInlined(&(pVM)->pgm.s, GCPhys, (void **)(ppv))
300#else
301# define PGM_GCPHYS_2_PTR(pVM, GCPhys, ppv) \
302 PGMPhysGCPhys2R3Ptr(pVM, GCPhys, 1 /* one page only */, (PRTR3PTR)(ppv)) /** @todo this isn't asserting, use PGMRamGCPhys2HCPtr! */
303#endif
304
305/** @def PGM_GCPHYS_2_PTR_BY_PGMCPU
306 * Maps a GC physical page address to a virtual address.
307 *
308 * @returns VBox status code.
309 * @param pPGM Pointer to the PGM instance data.
310 * @param GCPhys The GC physical address to map to a virtual one.
311 * @param ppv Where to store the virtual address. No need to cast this.
312 *
313 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
314 * small page window employeed by that function. Be careful.
315 * @remark There is no need to assert on the result.
316 */
317#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
318# define PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, GCPhys, ppv) \
319 pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), GCPhys, (void **)(ppv))
320#else
321# define PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, GCPhys, ppv) \
322 PGM_GCPHYS_2_PTR(PGMCPU2VM(pPGM), GCPhys, ppv)
323#endif
324
325/** @def PGM_GCPHYS_2_PTR_EX
326 * Maps a unaligned GC physical page address to a virtual address.
327 *
328 * @returns VBox status code.
329 * @param pVM The VM handle.
330 * @param GCPhys The GC physical address to map to a virtual one.
331 * @param ppv Where to store the virtual address. No need to cast this.
332 *
333 * @remark In GC this uses PGMGCDynMapGCPage(), so it will consume of the
334 * small page window employeed by that function. Be careful.
335 * @remark There is no need to assert on the result.
336 */
337#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
338# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
339 PGMDynMapGCPageOff(pVM, GCPhys, (void **)(ppv))
340#else
341# define PGM_GCPHYS_2_PTR_EX(pVM, GCPhys, ppv) \
342 PGMPhysGCPhys2R3Ptr(pVM, GCPhys, 1 /* one page only */, (PRTR3PTR)(ppv)) /** @todo this isn't asserting, use PGMRamGCPhys2HCPtr! */
343#endif
344
345/** @def PGM_INVL_PG
346 * Invalidates a page.
347 *
348 * @param pVCpu The VMCPU handle.
349 * @param GCVirt The virtual address of the page to invalidate.
350 */
351#ifdef IN_RC
352# define PGM_INVL_PG(pVCpu, GCVirt) ASMInvalidatePage((void *)(GCVirt))
353#elif defined(IN_RING0)
354# define PGM_INVL_PG(pVCpu, GCVirt) HWACCMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
355#else
356# define PGM_INVL_PG(pVCpu, GCVirt) HWACCMInvalidatePage(pVCpu, (RTGCPTR)(GCVirt))
357#endif
358
359/** @def PGM_INVL_PG_ALL_VCPU
360 * Invalidates a page on all VCPUs
361 *
362 * @param pVM The VM handle.
363 * @param GCVirt The virtual address of the page to invalidate.
364 */
365#ifdef IN_RC
366# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) ASMInvalidatePage((void *)(GCVirt))
367#elif defined(IN_RING0)
368# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HWACCMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
369#else
370# define PGM_INVL_PG_ALL_VCPU(pVM, GCVirt) HWACCMInvalidatePageOnAllVCpus(pVM, (RTGCPTR)(GCVirt))
371#endif
372
373/** @def PGM_INVL_BIG_PG
374 * Invalidates a 4MB page directory entry.
375 *
376 * @param pVCpu The VMCPU handle.
377 * @param GCVirt The virtual address within the page directory to invalidate.
378 */
379#ifdef IN_RC
380# define PGM_INVL_BIG_PG(pVCpu, GCVirt) ASMReloadCR3()
381#elif defined(IN_RING0)
382# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HWACCMFlushTLB(pVCpu)
383#else
384# define PGM_INVL_BIG_PG(pVCpu, GCVirt) HWACCMFlushTLB(pVCpu)
385#endif
386
387/** @def PGM_INVL_VCPU_TLBS()
388 * Invalidates the TLBs of the specified VCPU
389 *
390 * @param pVCpu The VMCPU handle.
391 */
392#ifdef IN_RC
393# define PGM_INVL_VCPU_TLBS(pVCpu) ASMReloadCR3()
394#elif defined(IN_RING0)
395# define PGM_INVL_VCPU_TLBS(pVCpu) HWACCMFlushTLB(pVCpu)
396#else
397# define PGM_INVL_VCPU_TLBS(pVCpu) HWACCMFlushTLB(pVCpu)
398#endif
399
400/** @def PGM_INVL_ALL_VCPU_TLBS()
401 * Invalidates the TLBs of all VCPUs
402 *
403 * @param pVM The VM handle.
404 */
405#ifdef IN_RC
406# define PGM_INVL_ALL_VCPU_TLBS(pVM) ASMReloadCR3()
407#elif defined(IN_RING0)
408# define PGM_INVL_ALL_VCPU_TLBS(pVM) HWACCMFlushTLBOnAllVCpus(pVM)
409#else
410# define PGM_INVL_ALL_VCPU_TLBS(pVM) HWACCMFlushTLBOnAllVCpus(pVM)
411#endif
412
413/** Size of the GCPtrConflict array in PGMMAPPING.
414 * @remarks Must be a power of two. */
415#define PGMMAPPING_CONFLICT_MAX 8
416
417/**
418 * Structure for tracking GC Mappings.
419 *
420 * This structure is used by linked list in both GC and HC.
421 */
422typedef struct PGMMAPPING
423{
424 /** Pointer to next entry. */
425 R3PTRTYPE(struct PGMMAPPING *) pNextR3;
426 /** Pointer to next entry. */
427 R0PTRTYPE(struct PGMMAPPING *) pNextR0;
428 /** Pointer to next entry. */
429 RCPTRTYPE(struct PGMMAPPING *) pNextRC;
430 /** Indicate whether this entry is finalized. */
431 bool fFinalized;
432 /** Start Virtual address. */
433 RTGCPTR GCPtr;
434 /** Last Virtual address (inclusive). */
435 RTGCPTR GCPtrLast;
436 /** Range size (bytes). */
437 RTGCPTR cb;
438 /** Pointer to relocation callback function. */
439 R3PTRTYPE(PFNPGMRELOCATE) pfnRelocate;
440 /** User argument to the callback. */
441 R3PTRTYPE(void *) pvUser;
442 /** Mapping description / name. For easing debugging. */
443 R3PTRTYPE(const char *) pszDesc;
444 /** Last 8 addresses that caused conflicts. */
445 RTGCPTR aGCPtrConflicts[PGMMAPPING_CONFLICT_MAX];
446 /** Number of conflicts for this hypervisor mapping. */
447 uint32_t cConflicts;
448 /** Number of page tables. */
449 uint32_t cPTs;
450
451 /** Array of page table mapping data. Each entry
452 * describes one page table. The array can be longer
453 * than the declared length.
454 */
455 struct
456 {
457 /** The HC physical address of the page table. */
458 RTHCPHYS HCPhysPT;
459 /** The HC physical address of the first PAE page table. */
460 RTHCPHYS HCPhysPaePT0;
461 /** The HC physical address of the second PAE page table. */
462 RTHCPHYS HCPhysPaePT1;
463 /** The HC virtual address of the 32-bit page table. */
464 R3PTRTYPE(PX86PT) pPTR3;
465 /** The HC virtual address of the two PAE page table. (i.e 1024 entries instead of 512) */
466 R3PTRTYPE(PX86PTPAE) paPaePTsR3;
467 /** The RC virtual address of the 32-bit page table. */
468 RCPTRTYPE(PX86PT) pPTRC;
469 /** The RC virtual address of the two PAE page table. */
470 RCPTRTYPE(PX86PTPAE) paPaePTsRC;
471 /** The R0 virtual address of the 32-bit page table. */
472 R0PTRTYPE(PX86PT) pPTR0;
473 /** The R0 virtual address of the two PAE page table. */
474 R0PTRTYPE(PX86PTPAE) paPaePTsR0;
475 } aPTs[1];
476} PGMMAPPING;
477/** Pointer to structure for tracking GC Mappings. */
478typedef struct PGMMAPPING *PPGMMAPPING;
479
480
481/**
482 * Physical page access handler structure.
483 *
484 * This is used to keep track of physical address ranges
485 * which are being monitored in some kind of way.
486 */
487typedef struct PGMPHYSHANDLER
488{
489 AVLROGCPHYSNODECORE Core;
490 /** Access type. */
491 PGMPHYSHANDLERTYPE enmType;
492 /** Number of pages to update. */
493 uint32_t cPages;
494 /** Pointer to R3 callback function. */
495 R3PTRTYPE(PFNPGMR3PHYSHANDLER) pfnHandlerR3;
496 /** User argument for R3 handlers. */
497 R3PTRTYPE(void *) pvUserR3;
498 /** Pointer to R0 callback function. */
499 R0PTRTYPE(PFNPGMR0PHYSHANDLER) pfnHandlerR0;
500 /** User argument for R0 handlers. */
501 R0PTRTYPE(void *) pvUserR0;
502 /** Pointer to RC callback function. */
503 RCPTRTYPE(PFNPGMRCPHYSHANDLER) pfnHandlerRC;
504 /** User argument for RC handlers. */
505 RCPTRTYPE(void *) pvUserRC;
506 /** Description / Name. For easing debugging. */
507 R3PTRTYPE(const char *) pszDesc;
508#ifdef VBOX_WITH_STATISTICS
509 /** Profiling of this handler. */
510 STAMPROFILE Stat;
511#endif
512} PGMPHYSHANDLER;
513/** Pointer to a physical page access handler structure. */
514typedef PGMPHYSHANDLER *PPGMPHYSHANDLER;
515
516
517/**
518 * Cache node for the physical addresses covered by a virtual handler.
519 */
520typedef struct PGMPHYS2VIRTHANDLER
521{
522 /** Core node for the tree based on physical ranges. */
523 AVLROGCPHYSNODECORE Core;
524 /** Offset from this struct to the PGMVIRTHANDLER structure. */
525 int32_t offVirtHandler;
526 /** Offset of the next alias relative to this one.
527 * Bit 0 is used for indicating whether we're in the tree.
528 * Bit 1 is used for indicating that we're the head node.
529 */
530 int32_t offNextAlias;
531} PGMPHYS2VIRTHANDLER;
532/** Pointer to a phys to virtual handler structure. */
533typedef PGMPHYS2VIRTHANDLER *PPGMPHYS2VIRTHANDLER;
534
535/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
536 * node is in the tree. */
537#define PGMPHYS2VIRTHANDLER_IN_TREE RT_BIT(0)
538/** The bit in PGMPHYS2VIRTHANDLER::offNextAlias used to indicate that the
539 * node is in the head of an alias chain.
540 * The PGMPHYS2VIRTHANDLER_IN_TREE is always set if this bit is set. */
541#define PGMPHYS2VIRTHANDLER_IS_HEAD RT_BIT(1)
542/** The mask to apply to PGMPHYS2VIRTHANDLER::offNextAlias to get the offset. */
543#define PGMPHYS2VIRTHANDLER_OFF_MASK (~(int32_t)3)
544
545
546/**
547 * Virtual page access handler structure.
548 *
549 * This is used to keep track of virtual address ranges
550 * which are being monitored in some kind of way.
551 */
552typedef struct PGMVIRTHANDLER
553{
554 /** Core node for the tree based on virtual ranges. */
555 AVLROGCPTRNODECORE Core;
556 /** Size of the range (in bytes). */
557 RTGCPTR cb;
558 /** Number of cache pages. */
559 uint32_t cPages;
560 /** Access type. */
561 PGMVIRTHANDLERTYPE enmType;
562 /** Pointer to the RC callback function. */
563 RCPTRTYPE(PFNPGMRCVIRTHANDLER) pfnHandlerRC;
564#if HC_ARCH_BITS == 64
565 RTRCPTR padding;
566#endif
567 /** Pointer to the R3 callback function for invalidation. */
568 R3PTRTYPE(PFNPGMR3VIRTINVALIDATE) pfnInvalidateR3;
569 /** Pointer to the R3 callback function. */
570 R3PTRTYPE(PFNPGMR3VIRTHANDLER) pfnHandlerR3;
571 /** Description / Name. For easing debugging. */
572 R3PTRTYPE(const char *) pszDesc;
573#ifdef VBOX_WITH_STATISTICS
574 /** Profiling of this handler. */
575 STAMPROFILE Stat;
576#endif
577 /** Array of cached physical addresses for the monitored ranged. */
578 PGMPHYS2VIRTHANDLER aPhysToVirt[HC_ARCH_BITS == 32 ? 1 : 2];
579} PGMVIRTHANDLER;
580/** Pointer to a virtual page access handler structure. */
581typedef PGMVIRTHANDLER *PPGMVIRTHANDLER;
582
583
584/**
585 * Page type.
586 *
587 * @remarks This enum has to fit in a 3-bit field (see PGMPAGE::u3Type).
588 * @remarks This is used in the saved state, so changes to it requires bumping
589 * the saved state version.
590 * @todo So, convert to \#defines!
591 */
592typedef enum PGMPAGETYPE
593{
594 /** The usual invalid zero entry. */
595 PGMPAGETYPE_INVALID = 0,
596 /** RAM page. (RWX) */
597 PGMPAGETYPE_RAM,
598 /** MMIO2 page. (RWX) */
599 PGMPAGETYPE_MMIO2,
600 /** MMIO2 page aliased over an MMIO page. (RWX)
601 * See PGMHandlerPhysicalPageAlias(). */
602 PGMPAGETYPE_MMIO2_ALIAS_MMIO,
603 /** Shadowed ROM. (RWX) */
604 PGMPAGETYPE_ROM_SHADOW,
605 /** ROM page. (R-X) */
606 PGMPAGETYPE_ROM,
607 /** MMIO page. (---) */
608 PGMPAGETYPE_MMIO,
609 /** End of valid entries. */
610 PGMPAGETYPE_END
611} PGMPAGETYPE;
612AssertCompile(PGMPAGETYPE_END <= 7);
613
614/** @name Page type predicates.
615 * @{ */
616#define PGMPAGETYPE_IS_READABLE(type) ( (type) <= PGMPAGETYPE_ROM )
617#define PGMPAGETYPE_IS_WRITEABLE(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
618#define PGMPAGETYPE_IS_RWX(type) ( (type) <= PGMPAGETYPE_ROM_SHADOW )
619#define PGMPAGETYPE_IS_ROX(type) ( (type) == PGMPAGETYPE_ROM )
620#define PGMPAGETYPE_IS_NP(type) ( (type) == PGMPAGETYPE_MMIO )
621/** @} */
622
623
624/**
625 * A Physical Guest Page tracking structure.
626 *
627 * The format of this structure is complicated because we have to fit a lot
628 * of information into as few bits as possible. The format is also subject
629 * to change (there is one comming up soon). Which means that for we'll be
630 * using PGM_PAGE_GET_*, PGM_PAGE_IS_ and PGM_PAGE_SET_* macros for *all*
631 * accesses to the structure.
632 */
633typedef struct PGMPAGE
634{
635 /** The physical address and the Page ID. */
636 RTHCPHYS HCPhysAndPageID;
637 /** Combination of:
638 * - [0-7]: u2HandlerPhysStateY - the physical handler state
639 * (PGM_PAGE_HNDL_PHYS_STATE_*).
640 * - [8-9]: u2HandlerVirtStateY - the virtual handler state
641 * (PGM_PAGE_HNDL_VIRT_STATE_*).
642 * - [15]: fWrittenToY - flag indicating that a write monitored page was
643 * written to when set.
644 * - [10-14]: 5 unused bits.
645 * @remarks Warning! All accesses to the bits are hardcoded.
646 *
647 * @todo Change this to a union with both bitfields, u8 and u accessors.
648 * That'll help deal with some of the hardcoded accesses.
649 *
650 * @todo Include uStateY and uTypeY as well so it becomes 32-bit. This
651 * will make it possible to turn some of the 16-bit accesses into
652 * 32-bit ones, which may be efficient (stalls).
653 */
654 RTUINT16U u16MiscY;
655 /** The page state.
656 * Only 2 bits are really needed for this. */
657 uint8_t uStateY;
658 /** The page type (PGMPAGETYPE).
659 * Only 3 bits are really needed for this. */
660 uint8_t uTypeY;
661 /** Usage tracking (page pool). */
662 uint16_t u16TrackingY;
663 /** The number of read locks on this page. */
664 uint8_t cReadLocksY;
665 /** The number of write locks on this page. */
666 uint8_t cWriteLocksY;
667} PGMPAGE;
668AssertCompileSize(PGMPAGE, 16);
669/** Pointer to a physical guest page. */
670typedef PGMPAGE *PPGMPAGE;
671/** Pointer to a const physical guest page. */
672typedef const PGMPAGE *PCPGMPAGE;
673/** Pointer to a physical guest page pointer. */
674typedef PPGMPAGE *PPPGMPAGE;
675
676
677/**
678 * Clears the page structure.
679 * @param pPage Pointer to the physical guest page tracking structure.
680 */
681#define PGM_PAGE_CLEAR(pPage) \
682 do { \
683 (pPage)->HCPhysAndPageID = 0; \
684 (pPage)->uStateY = 0; \
685 (pPage)->uTypeY = 0; \
686 (pPage)->u16MiscY.u = 0; \
687 (pPage)->u16TrackingY = 0; \
688 (pPage)->cReadLocksY = 0; \
689 (pPage)->cWriteLocksY = 0; \
690 } while (0)
691
692/**
693 * Initializes the page structure.
694 * @param pPage Pointer to the physical guest page tracking structure.
695 */
696#define PGM_PAGE_INIT(pPage, _HCPhys, _idPage, _uType, _uState) \
697 do { \
698 RTHCPHYS SetHCPhysTmp = (_HCPhys); \
699 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
700 (pPage)->HCPhysAndPageID = (SetHCPhysTmp << (28-12)) | ((_idPage) & UINT32_C(0x0fffffff)); \
701 (pPage)->uStateY = (_uState); \
702 (pPage)->uTypeY = (_uType); \
703 (pPage)->u16MiscY.u = 0; \
704 (pPage)->u16TrackingY = 0; \
705 (pPage)->cReadLocksY = 0; \
706 (pPage)->cWriteLocksY = 0; \
707 } while (0)
708
709/**
710 * Initializes the page structure of a ZERO page.
711 * @param pPage Pointer to the physical guest page tracking structure.
712 * @param pVM The VM handle (for getting the zero page address).
713 * @param uType The page type (PGMPAGETYPE).
714 */
715#define PGM_PAGE_INIT_ZERO(pPage, pVM, uType) \
716 PGM_PAGE_INIT((pPage), (pVM)->pgm.s.HCPhysZeroPg, NIL_GMM_PAGEID, (uType), PGM_PAGE_STATE_ZERO)
717
718
719/** @name The Page state, PGMPAGE::uStateY.
720 * @{ */
721/** The zero page.
722 * This is a per-VM page that's never ever mapped writable. */
723#define PGM_PAGE_STATE_ZERO 0
724/** A allocated page.
725 * This is a per-VM page allocated from the page pool (or wherever
726 * we get MMIO2 pages from if the type is MMIO2).
727 */
728#define PGM_PAGE_STATE_ALLOCATED 1
729/** A allocated page that's being monitored for writes.
730 * The shadow page table mappings are read-only. When a write occurs, the
731 * fWrittenTo member is set, the page remapped as read-write and the state
732 * moved back to allocated. */
733#define PGM_PAGE_STATE_WRITE_MONITORED 2
734/** The page is shared, aka. copy-on-write.
735 * This is a page that's shared with other VMs. */
736#define PGM_PAGE_STATE_SHARED 3
737/** @} */
738
739
740/**
741 * Gets the page state.
742 * @returns page state (PGM_PAGE_STATE_*).
743 * @param pPage Pointer to the physical guest page tracking structure.
744 */
745#define PGM_PAGE_GET_STATE(pPage) ( (pPage)->uStateY )
746
747/**
748 * Sets the page state.
749 * @param pPage Pointer to the physical guest page tracking structure.
750 * @param _uState The new page state.
751 */
752#define PGM_PAGE_SET_STATE(pPage, _uState) do { (pPage)->uStateY = (_uState); } while (0)
753
754
755/**
756 * Gets the host physical address of the guest page.
757 * @returns host physical address (RTHCPHYS).
758 * @param pPage Pointer to the physical guest page tracking structure.
759 */
760#define PGM_PAGE_GET_HCPHYS(pPage) ( ((pPage)->HCPhysAndPageID >> 28) << 12 )
761
762/**
763 * Sets the host physical address of the guest page.
764 * @param pPage Pointer to the physical guest page tracking structure.
765 * @param _HCPhys The new host physical address.
766 */
767#define PGM_PAGE_SET_HCPHYS(pPage, _HCPhys) \
768 do { \
769 RTHCPHYS SetHCPhysTmp = (_HCPhys); \
770 AssertFatal(!(SetHCPhysTmp & ~UINT64_C(0x0000fffffffff000))); \
771 (pPage)->HCPhysAndPageID = ((pPage)->HCPhysAndPageID & UINT32_C(0x0fffffff)) \
772 | (SetHCPhysTmp << (28-12)); \
773 } while (0)
774
775/**
776 * Get the Page ID.
777 * @returns The Page ID; NIL_GMM_PAGEID if it's a ZERO page.
778 * @param pPage Pointer to the physical guest page tracking structure.
779 */
780#define PGM_PAGE_GET_PAGEID(pPage) ( (uint32_t)((pPage)->HCPhysAndPageID & UINT32_C(0x0fffffff)) )
781
782/**
783 * Sets the Page ID.
784 * @param pPage Pointer to the physical guest page tracking structure.
785 */
786#define PGM_PAGE_SET_PAGEID(pPage, _idPage) \
787 do { \
788 (pPage)->HCPhysAndPageID = (((pPage)->HCPhysAndPageID) & UINT64_C(0xfffffffff0000000)) \
789 | ((_idPage) & UINT32_C(0x0fffffff)); \
790 } while (0)
791
792/**
793 * Get the Chunk ID.
794 * @returns The Chunk ID; NIL_GMM_CHUNKID if it's a ZERO page.
795 * @param pPage Pointer to the physical guest page tracking structure.
796 */
797#define PGM_PAGE_GET_CHUNKID(pPage) ( PGM_PAGE_GET_PAGEID(pPage) >> GMM_CHUNKID_SHIFT )
798
799/**
800 * Get the index of the page within the allocation chunk.
801 * @returns The page index.
802 * @param pPage Pointer to the physical guest page tracking structure.
803 */
804#define PGM_PAGE_GET_PAGE_IN_CHUNK(pPage) ( (uint32_t)((pPage)->HCPhysAndPageID & GMM_PAGEID_IDX_MASK) )
805
806/**
807 * Gets the page type.
808 * @returns The page type.
809 * @param pPage Pointer to the physical guest page tracking structure.
810 */
811#define PGM_PAGE_GET_TYPE(pPage) (pPage)->uTypeY
812
813/**
814 * Sets the page type.
815 * @param pPage Pointer to the physical guest page tracking structure.
816 * @param _enmType The new page type (PGMPAGETYPE).
817 */
818#define PGM_PAGE_SET_TYPE(pPage, _enmType) do { (pPage)->uTypeY = (_enmType); } while (0)
819
820/**
821 * Checks if the page is marked for MMIO.
822 * @returns true/false.
823 * @param pPage Pointer to the physical guest page tracking structure.
824 */
825#define PGM_PAGE_IS_MMIO(pPage) ( (pPage)->uTypeY == PGMPAGETYPE_MMIO )
826
827/**
828 * Checks if the page is backed by the ZERO page.
829 * @returns true/false.
830 * @param pPage Pointer to the physical guest page tracking structure.
831 */
832#define PGM_PAGE_IS_ZERO(pPage) ( (pPage)->uStateY == PGM_PAGE_STATE_ZERO )
833
834/**
835 * Checks if the page is backed by a SHARED page.
836 * @returns true/false.
837 * @param pPage Pointer to the physical guest page tracking structure.
838 */
839#define PGM_PAGE_IS_SHARED(pPage) ( (pPage)->uStateY == PGM_PAGE_STATE_SHARED )
840
841
842/**
843 * Marks the paget as written to (for GMM change monitoring).
844 * @param pPage Pointer to the physical guest page tracking structure.
845 */
846#define PGM_PAGE_SET_WRITTEN_TO(pPage) do { (pPage)->u16MiscY.au8[1] |= UINT8_C(0x80); } while (0)
847
848/**
849 * Clears the written-to indicator.
850 * @param pPage Pointer to the physical guest page tracking structure.
851 */
852#define PGM_PAGE_CLEAR_WRITTEN_TO(pPage) do { (pPage)->u16MiscY.au8[1] &= UINT8_C(0x7f); } while (0)
853
854/**
855 * Checks if the page was marked as written-to.
856 * @returns true/false.
857 * @param pPage Pointer to the physical guest page tracking structure.
858 */
859#define PGM_PAGE_IS_WRITTEN_TO(pPage) ( !!((pPage)->u16MiscY.au8[1] & UINT8_C(0x80)) )
860
861
862/** Enabled optimized access handler tests.
863 * These optimizations makes ASSUMPTIONS about the state values and the u16MiscY
864 * layout. When enabled, the compiler should normally generate more compact
865 * code.
866 */
867#define PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS 1
868
869/** @name Physical Access Handler State values (PGMPAGE::u2HandlerPhysStateY).
870 *
871 * @remarks The values are assigned in order of priority, so we can calculate
872 * the correct state for a page with different handlers installed.
873 * @{ */
874/** No handler installed. */
875#define PGM_PAGE_HNDL_PHYS_STATE_NONE 0
876/** Monitoring is temporarily disabled. */
877#define PGM_PAGE_HNDL_PHYS_STATE_DISABLED 1
878/** Write access is monitored. */
879#define PGM_PAGE_HNDL_PHYS_STATE_WRITE 2
880/** All access is monitored. */
881#define PGM_PAGE_HNDL_PHYS_STATE_ALL 3
882/** @} */
883
884/**
885 * Gets the physical access handler state of a page.
886 * @returns PGM_PAGE_HNDL_PHYS_STATE_* value.
887 * @param pPage Pointer to the physical guest page tracking structure.
888 */
889#define PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) \
890 ( (pPage)->u16MiscY.au8[0] )
891
892/**
893 * Sets the physical access handler state of a page.
894 * @param pPage Pointer to the physical guest page tracking structure.
895 * @param _uState The new state value.
896 */
897#define PGM_PAGE_SET_HNDL_PHYS_STATE(pPage, _uState) \
898 do { (pPage)->u16MiscY.au8[0] = (_uState); } while (0)
899
900/**
901 * Checks if the page has any physical access handlers, including temporariliy disabled ones.
902 * @returns true/false
903 * @param pPage Pointer to the physical guest page tracking structure.
904 */
905#define PGM_PAGE_HAS_ANY_PHYSICAL_HANDLERS(pPage) \
906 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE )
907
908/**
909 * Checks if the page has any active physical access handlers.
910 * @returns true/false
911 * @param pPage Pointer to the physical guest page tracking structure.
912 */
913#define PGM_PAGE_HAS_ACTIVE_PHYSICAL_HANDLERS(pPage) \
914 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE )
915
916
917/** @name Virtual Access Handler State values (PGMPAGE::u2HandlerVirtStateY).
918 *
919 * @remarks The values are assigned in order of priority, so we can calculate
920 * the correct state for a page with different handlers installed.
921 * @{ */
922/** No handler installed. */
923#define PGM_PAGE_HNDL_VIRT_STATE_NONE 0
924/* 1 is reserved so the lineup is identical with the physical ones. */
925/** Write access is monitored. */
926#define PGM_PAGE_HNDL_VIRT_STATE_WRITE 2
927/** All access is monitored. */
928#define PGM_PAGE_HNDL_VIRT_STATE_ALL 3
929/** @} */
930
931/**
932 * Gets the virtual access handler state of a page.
933 * @returns PGM_PAGE_HNDL_VIRT_STATE_* value.
934 * @param pPage Pointer to the physical guest page tracking structure.
935 */
936#define PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) ( (pPage)->u16MiscY.au8[1] & UINT8_C(0x03) )
937
938/**
939 * Sets the virtual access handler state of a page.
940 * @param pPage Pointer to the physical guest page tracking structure.
941 * @param _uState The new state value.
942 */
943#define PGM_PAGE_SET_HNDL_VIRT_STATE(pPage, _uState) \
944 do { \
945 (pPage)->u16MiscY.au8[1] = ((pPage)->u16MiscY.au8[1] & UINT8_C(0xfc)) \
946 | ((_uState) & UINT8_C(0x03)); \
947 } while (0)
948
949/**
950 * Checks if the page has any virtual access handlers.
951 * @returns true/false
952 * @param pPage Pointer to the physical guest page tracking structure.
953 */
954#define PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(pPage) \
955 ( PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
956
957/**
958 * Same as PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS - can't disable pages in
959 * virtual handlers.
960 * @returns true/false
961 * @param pPage Pointer to the physical guest page tracking structure.
962 */
963#define PGM_PAGE_HAS_ACTIVE_VIRTUAL_HANDLERS(pPage) \
964 PGM_PAGE_HAS_ANY_VIRTUAL_HANDLERS(pPage)
965
966
967/**
968 * Checks if the page has any access handlers, including temporarily disabled ones.
969 * @returns true/false
970 * @param pPage Pointer to the physical guest page tracking structure.
971 */
972#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
973# define PGM_PAGE_HAS_ANY_HANDLERS(pPage) \
974 ( ((pPage)->u16MiscY.u & UINT16_C(0x0303)) != 0 )
975#else
976# define PGM_PAGE_HAS_ANY_HANDLERS(pPage) \
977 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) != PGM_PAGE_HNDL_PHYS_STATE_NONE \
978 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) != PGM_PAGE_HNDL_VIRT_STATE_NONE )
979#endif
980
981/**
982 * Checks if the page has any active access handlers.
983 * @returns true/false
984 * @param pPage Pointer to the physical guest page tracking structure.
985 */
986#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
987# define PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage) \
988 ( ((pPage)->u16MiscY.u & UINT16_C(0x0202)) != 0 )
989#else
990# define PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage) \
991 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) >= PGM_PAGE_HNDL_PHYS_STATE_WRITE \
992 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) >= PGM_PAGE_HNDL_VIRT_STATE_WRITE )
993#endif
994
995/**
996 * Checks if the page has any active access handlers catching all accesses.
997 * @returns true/false
998 * @param pPage Pointer to the physical guest page tracking structure.
999 */
1000#ifdef PGM_PAGE_WITH_OPTIMIZED_HANDLER_ACCESS
1001# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage) \
1002 ( ( ((pPage)->u16MiscY.au8[0] | (pPage)->u16MiscY.au8[1]) & UINT8_C(0x3) ) \
1003 == PGM_PAGE_HNDL_PHYS_STATE_ALL )
1004#else
1005# define PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage) \
1006 ( PGM_PAGE_GET_HNDL_PHYS_STATE(pPage) == PGM_PAGE_HNDL_PHYS_STATE_ALL \
1007 || PGM_PAGE_GET_HNDL_VIRT_STATE(pPage) == PGM_PAGE_HNDL_VIRT_STATE_ALL )
1008#endif
1009
1010
1011/** @def PGM_PAGE_GET_TRACKING
1012 * Gets the packed shadow page pool tracking data associated with a guest page.
1013 * @returns uint16_t containing the data.
1014 * @param pPage Pointer to the physical guest page tracking structure.
1015 */
1016#define PGM_PAGE_GET_TRACKING(pPage) ( (pPage)->u16TrackingY )
1017
1018/** @def PGM_PAGE_SET_TRACKING
1019 * Sets the packed shadow page pool tracking data associated with a guest page.
1020 * @param pPage Pointer to the physical guest page tracking structure.
1021 * @param u16TrackingData The tracking data to store.
1022 */
1023#define PGM_PAGE_SET_TRACKING(pPage, u16TrackingData) \
1024 do { (pPage)->u16TrackingY = (u16TrackingData); } while (0)
1025
1026/** @def PGM_PAGE_GET_TD_CREFS
1027 * Gets the @a cRefs tracking data member.
1028 * @returns cRefs.
1029 * @param pPage Pointer to the physical guest page tracking structure.
1030 */
1031#define PGM_PAGE_GET_TD_CREFS(pPage) \
1032 ((PGM_PAGE_GET_TRACKING(pPage) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK)
1033
1034/** @def PGM_PAGE_GET_TD_IDX
1035 * Gets the @a idx tracking data member.
1036 * @returns idx.
1037 * @param pPage Pointer to the physical guest page tracking structure.
1038 */
1039#define PGM_PAGE_GET_TD_IDX(pPage) \
1040 ((PGM_PAGE_GET_TRACKING(pPage) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK)
1041
1042
1043/** Max number of locks on a page. */
1044#define PGM_PAGE_MAX_LOCKS UINT8_C(254)
1045
1046/** Get the read lock count.
1047 * @returns count.
1048 * @param pPage Pointer to the physical guest page tracking structure.
1049 */
1050#define PGM_PAGE_GET_READ_LOCKS(pPage) ( (pPage)->cReadLocksY )
1051
1052/** Get the write lock count.
1053 * @returns count.
1054 * @param pPage Pointer to the physical guest page tracking structure.
1055 */
1056#define PGM_PAGE_GET_WRITE_LOCKS(pPage) ( (pPage)->cWriteLocksY )
1057
1058/** Decrement the read lock counter.
1059 * @param pPage Pointer to the physical guest page tracking structure.
1060 */
1061#define PGM_PAGE_DEC_READ_LOCKS(pPage) do { --(pPage)->cReadLocksY; } while (0)
1062
1063/** Decrement the write lock counter.
1064 * @param pPage Pointer to the physical guest page tracking structure.
1065 */
1066#define PGM_PAGE_DEC_WRITE_LOCKS(pPage) do { --(pPage)->cWriteLocksY; } while (0)
1067
1068/** Increment the read lock counter.
1069 * @param pPage Pointer to the physical guest page tracking structure.
1070 */
1071#define PGM_PAGE_INC_READ_LOCKS(pPage) do { ++(pPage)->cReadLocksY; } while (0)
1072
1073/** Increment the write lock counter.
1074 * @param pPage Pointer to the physical guest page tracking structure.
1075 */
1076#define PGM_PAGE_INC_WRITE_LOCKS(pPage) do { ++(pPage)->cWriteLocksY; } while (0)
1077
1078
1079#if 0
1080/** Enables sanity checking of write monitoring using CRC-32. */
1081#define PGMLIVESAVERAMPAGE_WITH_CRC32
1082#endif
1083
1084/**
1085 * Per page live save tracking data.
1086 */
1087typedef struct PGMLIVESAVERAMPAGE
1088{
1089 /** Number of times it has been dirtied. */
1090 uint32_t cDirtied : 24;
1091 /** Whether it is currently dirty. */
1092 uint32_t fDirty : 1;
1093 /** Ignore the page.
1094 * This is used for pages that has been MMIO, MMIO2 or ROM pages once. We will
1095 * deal with these after pausing the VM and DevPCI have said it bit about
1096 * remappings. */
1097 uint32_t fIgnore : 1;
1098 /** Was a ZERO page last time around. */
1099 uint32_t fZero : 1;
1100 /** Was a SHARED page last time around. */
1101 uint32_t fShared : 1;
1102 /** Whether the page is/was write monitored in a previous pass. */
1103 uint32_t fWriteMonitored : 1;
1104 /** Whether the page is/was write monitored earlier in this pass. */
1105 uint32_t fWriteMonitoredJustNow : 1;
1106 /** Bits reserved for future use. */
1107 uint32_t u2Reserved : 2;
1108#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1109 /** CRC-32 for the page. This is for internal consistency checks. */
1110 uint32_t u32Crc;
1111#endif
1112} PGMLIVESAVERAMPAGE;
1113#ifdef PGMLIVESAVERAMPAGE_WITH_CRC32
1114AssertCompileSize(PGMLIVESAVERAMPAGE, 8);
1115#else
1116AssertCompileSize(PGMLIVESAVERAMPAGE, 4);
1117#endif
1118/** Pointer to the per page live save tracking data. */
1119typedef PGMLIVESAVERAMPAGE *PPGMLIVESAVERAMPAGE;
1120
1121/** The max value of PGMLIVESAVERAMPAGE::cDirtied. */
1122#define PGMLIVSAVEPAGE_MAX_DIRTIED 0x00fffff0
1123
1124
1125/**
1126 * Ram range for GC Phys to HC Phys conversion.
1127 *
1128 * Can be used for HC Virt to GC Phys and HC Virt to HC Phys
1129 * conversions too, but we'll let MM handle that for now.
1130 *
1131 * This structure is used by linked lists in both GC and HC.
1132 */
1133typedef struct PGMRAMRANGE
1134{
1135 /** Start of the range. Page aligned. */
1136 RTGCPHYS GCPhys;
1137 /** Size of the range. (Page aligned of course). */
1138 RTGCPHYS cb;
1139 /** Pointer to the next RAM range - for R3. */
1140 R3PTRTYPE(struct PGMRAMRANGE *) pNextR3;
1141 /** Pointer to the next RAM range - for R0. */
1142 R0PTRTYPE(struct PGMRAMRANGE *) pNextR0;
1143 /** Pointer to the next RAM range - for RC. */
1144 RCPTRTYPE(struct PGMRAMRANGE *) pNextRC;
1145 /** PGM_RAM_RANGE_FLAGS_* flags. */
1146 uint32_t fFlags;
1147 /** Last address in the range (inclusive). Page aligned (-1). */
1148 RTGCPHYS GCPhysLast;
1149 /** Start of the HC mapping of the range. This is only used for MMIO2. */
1150 R3PTRTYPE(void *) pvR3;
1151 /** Live save per page tracking data. */
1152 R3PTRTYPE(PPGMLIVESAVERAMPAGE) paLSPages;
1153 /** The range description. */
1154 R3PTRTYPE(const char *) pszDesc;
1155 /** Pointer to self - R0 pointer. */
1156 R0PTRTYPE(struct PGMRAMRANGE *) pSelfR0;
1157 /** Pointer to self - RC pointer. */
1158 RCPTRTYPE(struct PGMRAMRANGE *) pSelfRC;
1159 /** Padding to make aPage aligned on sizeof(PGMPAGE). */
1160 uint32_t au32Alignment2[HC_ARCH_BITS == 32 ? 1 : 3];
1161 /** Array of physical guest page tracking structures. */
1162 PGMPAGE aPages[1];
1163} PGMRAMRANGE;
1164/** Pointer to Ram range for GC Phys to HC Phys conversion. */
1165typedef PGMRAMRANGE *PPGMRAMRANGE;
1166
1167/** @name PGMRAMRANGE::fFlags
1168 * @{ */
1169/** The RAM range is floating around as an independent guest mapping. */
1170#define PGM_RAM_RANGE_FLAGS_FLOATING RT_BIT(20)
1171/** Ad hoc RAM range for an ROM mapping. */
1172#define PGM_RAM_RANGE_FLAGS_AD_HOC_ROM RT_BIT(21)
1173/** Ad hoc RAM range for an MMIO mapping. */
1174#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO RT_BIT(22)
1175/** Ad hoc RAM range for an MMIO2 mapping. */
1176#define PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO2 RT_BIT(23)
1177/** @} */
1178
1179/** Tests if a RAM range is an ad hoc one or not.
1180 * @returns true/false.
1181 * @param pRam The RAM range.
1182 */
1183#define PGM_RAM_RANGE_IS_AD_HOC(pRam) \
1184 (!!( (pRam)->fFlags & (PGM_RAM_RANGE_FLAGS_AD_HOC_ROM | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO | PGM_RAM_RANGE_FLAGS_AD_HOC_MMIO2) ) )
1185
1186
1187/**
1188 * Per page tracking structure for ROM image.
1189 *
1190 * A ROM image may have a shadow page, in which case we may have two pages
1191 * backing it. This structure contains the PGMPAGE for both while
1192 * PGMRAMRANGE have a copy of the active one. It is important that these
1193 * aren't out of sync in any regard other than page pool tracking data.
1194 */
1195typedef struct PGMROMPAGE
1196{
1197 /** The page structure for the virgin ROM page. */
1198 PGMPAGE Virgin;
1199 /** The page structure for the shadow RAM page. */
1200 PGMPAGE Shadow;
1201 /** The current protection setting. */
1202 PGMROMPROT enmProt;
1203 /** Live save status information. Makes use of unused alignment space. */
1204 struct
1205 {
1206 /** The previous protection value. */
1207 uint8_t u8Prot;
1208 /** Written to flag set by the handler. */
1209 bool fWrittenTo;
1210 /** Whether the shadow page is dirty or not. */
1211 bool fDirty;
1212 /** Whether it was dirtied in the recently. */
1213 bool fDirtiedRecently;
1214 } LiveSave;
1215} PGMROMPAGE;
1216AssertCompileSizeAlignment(PGMROMPAGE, 8);
1217/** Pointer to a ROM page tracking structure. */
1218typedef PGMROMPAGE *PPGMROMPAGE;
1219
1220
1221/**
1222 * A registered ROM image.
1223 *
1224 * This is needed to keep track of ROM image since they generally intrude
1225 * into a PGMRAMRANGE. It also keeps track of additional info like the
1226 * two page sets (read-only virgin and read-write shadow), the current
1227 * state of each page.
1228 *
1229 * Because access handlers cannot easily be executed in a different
1230 * context, the ROM ranges needs to be accessible and in all contexts.
1231 */
1232typedef struct PGMROMRANGE
1233{
1234 /** Pointer to the next range - R3. */
1235 R3PTRTYPE(struct PGMROMRANGE *) pNextR3;
1236 /** Pointer to the next range - R0. */
1237 R0PTRTYPE(struct PGMROMRANGE *) pNextR0;
1238 /** Pointer to the next range - RC. */
1239 RCPTRTYPE(struct PGMROMRANGE *) pNextRC;
1240 /** Pointer alignment */
1241 RTRCPTR RCPtrAlignment;
1242 /** Address of the range. */
1243 RTGCPHYS GCPhys;
1244 /** Address of the last byte in the range. */
1245 RTGCPHYS GCPhysLast;
1246 /** Size of the range. */
1247 RTGCPHYS cb;
1248 /** The flags (PGMPHYS_ROM_FLAGS_*). */
1249 uint32_t fFlags;
1250 /** The saved state range ID. */
1251 uint8_t idSavedState;
1252 /** Alignment padding. */
1253 uint8_t au8Alignment[3];
1254 /** Alignment padding ensuring that aPages is sizeof(PGMROMPAGE) aligned. */
1255 uint32_t au32Alignemnt[HC_ARCH_BITS == 32 ? 6 : 2];
1256 /** Pointer to the original bits when PGMPHYS_ROM_FLAGS_PERMANENT_BINARY was specified.
1257 * This is used for strictness checks. */
1258 R3PTRTYPE(const void *) pvOriginal;
1259 /** The ROM description. */
1260 R3PTRTYPE(const char *) pszDesc;
1261 /** The per page tracking structures. */
1262 PGMROMPAGE aPages[1];
1263} PGMROMRANGE;
1264/** Pointer to a ROM range. */
1265typedef PGMROMRANGE *PPGMROMRANGE;
1266
1267
1268/**
1269 * Live save per page data for an MMIO2 page.
1270 *
1271 * Not using PGMLIVESAVERAMPAGE here because we cannot use normal write monitoring
1272 * of MMIO2 pages. The current approach is using some optimisitic SHA-1 +
1273 * CRC-32 for detecting changes as well as special handling of zero pages. This
1274 * is a TEMPORARY measure which isn't perfect, but hopefully it is good enough
1275 * for speeding things up. (We're using SHA-1 and not SHA-256 or SHA-512
1276 * because of speed (2.5x and 6x slower).)
1277 *
1278 * @todo Implement dirty MMIO2 page reporting that can be enabled during live
1279 * save but normally is disabled. Since we can write monitore guest
1280 * accesses on our own, we only need this for host accesses. Shouldn't be
1281 * too difficult for DevVGA, VMMDev might be doable, the planned
1282 * networking fun will be fun since it involves ring-0.
1283 */
1284typedef struct PGMLIVESAVEMMIO2PAGE
1285{
1286 /** Set if the page is considered dirty. */
1287 bool fDirty;
1288 /** The number of scans this page has remained unchanged for.
1289 * Only updated for dirty pages. */
1290 uint8_t cUnchangedScans;
1291 /** Whether this page was zero at the last scan. */
1292 bool fZero;
1293 /** Alignment padding. */
1294 bool fReserved;
1295 /** CRC-32 for the first half of the page.
1296 * This is used together with u32CrcH2 to quickly detect changes in the page
1297 * during the non-final passes. */
1298 uint32_t u32CrcH1;
1299 /** CRC-32 for the second half of the page. */
1300 uint32_t u32CrcH2;
1301 /** SHA-1 for the saved page.
1302 * This is used in the final pass to skip pages without changes. */
1303 uint8_t abSha1Saved[RTSHA1_HASH_SIZE];
1304} PGMLIVESAVEMMIO2PAGE;
1305/** Pointer to a live save status data for an MMIO2 page. */
1306typedef PGMLIVESAVEMMIO2PAGE *PPGMLIVESAVEMMIO2PAGE;
1307
1308/**
1309 * A registered MMIO2 (= Device RAM) range.
1310 *
1311 * There are a few reason why we need to keep track of these
1312 * registrations. One of them is the deregistration & cleanup stuff,
1313 * while another is that the PGMRAMRANGE associated with such a region may
1314 * have to be removed from the ram range list.
1315 *
1316 * Overlapping with a RAM range has to be 100% or none at all. The pages
1317 * in the existing RAM range must not be ROM nor MMIO. A guru meditation
1318 * will be raised if a partial overlap or an overlap of ROM pages is
1319 * encountered. On an overlap we will free all the existing RAM pages and
1320 * put in the ram range pages instead.
1321 */
1322typedef struct PGMMMIO2RANGE
1323{
1324 /** The owner of the range. (a device) */
1325 PPDMDEVINSR3 pDevInsR3;
1326 /** Pointer to the ring-3 mapping of the allocation. */
1327 RTR3PTR pvR3;
1328 /** Pointer to the next range - R3. */
1329 R3PTRTYPE(struct PGMMMIO2RANGE *) pNextR3;
1330 /** Whether it's mapped or not. */
1331 bool fMapped;
1332 /** Whether it's overlapping or not. */
1333 bool fOverlapping;
1334 /** The PCI region number.
1335 * @remarks This ASSUMES that nobody will ever really need to have multiple
1336 * PCI devices with matching MMIO region numbers on a single device. */
1337 uint8_t iRegion;
1338 /** The saved state range ID. */
1339 uint8_t idSavedState;
1340 /** Alignment padding for putting the ram range on a PGMPAGE alignment boundrary. */
1341 uint8_t abAlignemnt[HC_ARCH_BITS == 32 ? 12 : 12];
1342 /** Live save per page tracking data. */
1343 R3PTRTYPE(PPGMLIVESAVEMMIO2PAGE) paLSPages;
1344 /** The associated RAM range. */
1345 PGMRAMRANGE RamRange;
1346} PGMMMIO2RANGE;
1347/** Pointer to a MMIO2 range. */
1348typedef PGMMMIO2RANGE *PPGMMMIO2RANGE;
1349
1350
1351
1352
1353/**
1354 * PGMPhysRead/Write cache entry
1355 */
1356typedef struct PGMPHYSCACHEENTRY
1357{
1358 /** R3 pointer to physical page. */
1359 R3PTRTYPE(uint8_t *) pbR3;
1360 /** GC Physical address for cache entry */
1361 RTGCPHYS GCPhys;
1362#if HC_ARCH_BITS == 64 && GC_ARCH_BITS == 32
1363 RTGCPHYS u32Padding0; /**< alignment padding. */
1364#endif
1365} PGMPHYSCACHEENTRY;
1366
1367/**
1368 * PGMPhysRead/Write cache to reduce REM memory access overhead
1369 */
1370typedef struct PGMPHYSCACHE
1371{
1372 /** Bitmap of valid cache entries */
1373 uint64_t aEntries;
1374 /** Cache entries */
1375 PGMPHYSCACHEENTRY Entry[PGM_MAX_PHYSCACHE_ENTRIES];
1376} PGMPHYSCACHE;
1377
1378
1379/** Pointer to an allocation chunk ring-3 mapping. */
1380typedef struct PGMCHUNKR3MAP *PPGMCHUNKR3MAP;
1381/** Pointer to an allocation chunk ring-3 mapping pointer. */
1382typedef PPGMCHUNKR3MAP *PPPGMCHUNKR3MAP;
1383
1384/**
1385 * Ring-3 tracking structore for an allocation chunk ring-3 mapping.
1386 *
1387 * The primary tree (Core) uses the chunk id as key.
1388 * The secondary tree (AgeCore) is used for ageing and uses ageing sequence number as key.
1389 */
1390typedef struct PGMCHUNKR3MAP
1391{
1392 /** The key is the chunk id. */
1393 AVLU32NODECORE Core;
1394 /** The key is the ageing sequence number. */
1395 AVLLU32NODECORE AgeCore;
1396 /** The current age thingy. */
1397 uint32_t iAge;
1398 /** The current reference count. */
1399 uint32_t volatile cRefs;
1400 /** The current permanent reference count. */
1401 uint32_t volatile cPermRefs;
1402 /** The mapping address. */
1403 void *pv;
1404} PGMCHUNKR3MAP;
1405
1406/**
1407 * Allocation chunk ring-3 mapping TLB entry.
1408 */
1409typedef struct PGMCHUNKR3MAPTLBE
1410{
1411 /** The chunk id. */
1412 uint32_t volatile idChunk;
1413#if HC_ARCH_BITS == 64
1414 uint32_t u32Padding; /**< alignment padding. */
1415#endif
1416 /** The chunk map. */
1417#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1418 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1419#else
1420 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pChunk;
1421#endif
1422} PGMCHUNKR3MAPTLBE;
1423/** Pointer to the an allocation chunk ring-3 mapping TLB entry. */
1424typedef PGMCHUNKR3MAPTLBE *PPGMCHUNKR3MAPTLBE;
1425
1426/** The number of TLB entries in PGMCHUNKR3MAPTLB.
1427 * @remark Must be a power of two value. */
1428#define PGM_CHUNKR3MAPTLB_ENTRIES 64
1429
1430/**
1431 * Allocation chunk ring-3 mapping TLB.
1432 *
1433 * @remarks We use a TLB to speed up lookups by avoiding walking the AVL.
1434 * At first glance this might look kinda odd since AVL trees are
1435 * supposed to give the most optimial lookup times of all trees
1436 * due to their balancing. However, take a tree with 1023 nodes
1437 * in it, that's 10 levels, meaning that most searches has to go
1438 * down 9 levels before they find what they want. This isn't fast
1439 * compared to a TLB hit. There is the factor of cache misses,
1440 * and of course the problem with trees and branch prediction.
1441 * This is why we use TLBs in front of most of the trees.
1442 *
1443 * @todo Generalize this TLB + AVL stuff, shouldn't be all that
1444 * difficult when we switch to the new inlined AVL trees (from kStuff).
1445 */
1446typedef struct PGMCHUNKR3MAPTLB
1447{
1448 /** The TLB entries. */
1449 PGMCHUNKR3MAPTLBE aEntries[PGM_CHUNKR3MAPTLB_ENTRIES];
1450} PGMCHUNKR3MAPTLB;
1451
1452/**
1453 * Calculates the index of a guest page in the Ring-3 Chunk TLB.
1454 * @returns Chunk TLB index.
1455 * @param idChunk The Chunk ID.
1456 */
1457#define PGM_CHUNKR3MAPTLB_IDX(idChunk) ( (idChunk) & (PGM_CHUNKR3MAPTLB_ENTRIES - 1) )
1458
1459
1460/**
1461 * Ring-3 guest page mapping TLB entry.
1462 * @remarks used in ring-0 as well at the moment.
1463 */
1464typedef struct PGMPAGER3MAPTLBE
1465{
1466 /** Address of the page. */
1467 RTGCPHYS volatile GCPhys;
1468 /** The guest page. */
1469#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1470 R3PTRTYPE(PPGMPAGE) volatile pPage;
1471#else
1472 R3R0PTRTYPE(PPGMPAGE) volatile pPage;
1473#endif
1474 /** Pointer to the page mapping tracking structure, PGMCHUNKR3MAP. */
1475#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1476 R3PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1477#else
1478 R3R0PTRTYPE(PPGMCHUNKR3MAP) volatile pMap;
1479#endif
1480 /** The address */
1481#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1482 R3PTRTYPE(void *) volatile pv;
1483#else
1484 R3R0PTRTYPE(void *) volatile pv;
1485#endif
1486#if HC_ARCH_BITS == 32
1487 uint32_t u32Padding; /**< alignment padding. */
1488#endif
1489} PGMPAGER3MAPTLBE;
1490/** Pointer to an entry in the HC physical TLB. */
1491typedef PGMPAGER3MAPTLBE *PPGMPAGER3MAPTLBE;
1492
1493
1494/** The number of entries in the ring-3 guest page mapping TLB.
1495 * @remarks The value must be a power of two. */
1496#define PGM_PAGER3MAPTLB_ENTRIES 256
1497
1498/**
1499 * Ring-3 guest page mapping TLB.
1500 * @remarks used in ring-0 as well at the moment.
1501 */
1502typedef struct PGMPAGER3MAPTLB
1503{
1504 /** The TLB entries. */
1505 PGMPAGER3MAPTLBE aEntries[PGM_PAGER3MAPTLB_ENTRIES];
1506} PGMPAGER3MAPTLB;
1507/** Pointer to the ring-3 guest page mapping TLB. */
1508typedef PGMPAGER3MAPTLB *PPGMPAGER3MAPTLB;
1509
1510/**
1511 * Calculates the index of the TLB entry for the specified guest page.
1512 * @returns Physical TLB index.
1513 * @param GCPhys The guest physical address.
1514 */
1515#define PGM_PAGER3MAPTLB_IDX(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGM_PAGER3MAPTLB_ENTRIES - 1) )
1516
1517
1518/**
1519 * Mapping cache usage set entry.
1520 *
1521 * @remarks 16-bit ints was choosen as the set is not expected to be used beyond
1522 * the dynamic ring-0 and (to some extent) raw-mode context mapping
1523 * cache. If it's extended to include ring-3, well, then something will
1524 * have be changed here...
1525 */
1526typedef struct PGMMAPSETENTRY
1527{
1528 /** The mapping cache index. */
1529 uint16_t iPage;
1530 /** The number of references.
1531 * The max is UINT16_MAX - 1. */
1532 uint16_t cRefs;
1533#if HC_ARCH_BITS == 64
1534 uint32_t alignment;
1535#endif
1536 /** Pointer to the page. */
1537 RTR0PTR pvPage;
1538 /** The physical address for this entry. */
1539 RTHCPHYS HCPhys;
1540} PGMMAPSETENTRY;
1541/** Pointer to a mapping cache usage set entry. */
1542typedef PGMMAPSETENTRY *PPGMMAPSETENTRY;
1543
1544/**
1545 * Mapping cache usage set.
1546 *
1547 * This is used in ring-0 and the raw-mode context to track dynamic mappings
1548 * done during exits / traps. The set is
1549 */
1550typedef struct PGMMAPSET
1551{
1552 /** The number of occupied entries.
1553 * This is PGMMAPSET_CLOSED if the set is closed and we're not supposed to do
1554 * dynamic mappings. */
1555 uint32_t cEntries;
1556 /** The start of the current subset.
1557 * This is UINT32_MAX if no subset is currently open. */
1558 uint32_t iSubset;
1559 /** The index of the current CPU, only valid if the set is open. */
1560 int32_t iCpu;
1561#if HC_ARCH_BITS == 64
1562 uint32_t alignment;
1563#endif
1564 /** The entries. */
1565 PGMMAPSETENTRY aEntries[64];
1566 /** HCPhys -> iEntry fast lookup table.
1567 * Use PGMMAPSET_HASH for hashing.
1568 * The entries may or may not be valid, check against cEntries. */
1569 uint8_t aiHashTable[128];
1570} PGMMAPSET;
1571/** Pointer to the mapping cache set. */
1572typedef PGMMAPSET *PPGMMAPSET;
1573
1574/** PGMMAPSET::cEntries value for a closed set. */
1575#define PGMMAPSET_CLOSED UINT32_C(0xdeadc0fe)
1576
1577/** Hash function for aiHashTable. */
1578#define PGMMAPSET_HASH(HCPhys) (((HCPhys) >> PAGE_SHIFT) & 127)
1579
1580/** The max fill size (strict builds). */
1581#define PGMMAPSET_MAX_FILL (64U * 80U / 100U)
1582
1583
1584/** @name Context neutrual page mapper TLB.
1585 *
1586 * Hoping to avoid some code and bug duplication parts of the GCxxx->CCPtr
1587 * code is writting in a kind of context neutrual way. Time will show whether
1588 * this actually makes sense or not...
1589 *
1590 * @todo this needs to be reconsidered and dropped/redone since the ring-0
1591 * context ends up using a global mapping cache on some platforms
1592 * (darwin).
1593 *
1594 * @{ */
1595/** @typedef PPGMPAGEMAPTLB
1596 * The page mapper TLB pointer type for the current context. */
1597/** @typedef PPGMPAGEMAPTLB
1598 * The page mapper TLB entry pointer type for the current context. */
1599/** @typedef PPGMPAGEMAPTLB
1600 * The page mapper TLB entry pointer pointer type for the current context. */
1601/** @def PGM_PAGEMAPTLB_ENTRIES
1602 * The number of TLB entries in the page mapper TLB for the current context. */
1603/** @def PGM_PAGEMAPTLB_IDX
1604 * Calculate the TLB index for a guest physical address.
1605 * @returns The TLB index.
1606 * @param GCPhys The guest physical address. */
1607/** @typedef PPGMPAGEMAP
1608 * Pointer to a page mapper unit for current context. */
1609/** @typedef PPPGMPAGEMAP
1610 * Pointer to a page mapper unit pointer for current context. */
1611#ifdef IN_RC
1612// typedef PPGMPAGEGCMAPTLB PPGMPAGEMAPTLB;
1613// typedef PPGMPAGEGCMAPTLBE PPGMPAGEMAPTLBE;
1614// typedef PPGMPAGEGCMAPTLBE *PPPGMPAGEMAPTLBE;
1615# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGEGCMAPTLB_ENTRIES
1616# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGEGCMAPTLB_IDX(GCPhys)
1617 typedef void * PPGMPAGEMAP;
1618 typedef void ** PPPGMPAGEMAP;
1619//#elif IN_RING0
1620// typedef PPGMPAGER0MAPTLB PPGMPAGEMAPTLB;
1621// typedef PPGMPAGER0MAPTLBE PPGMPAGEMAPTLBE;
1622// typedef PPGMPAGER0MAPTLBE *PPPGMPAGEMAPTLBE;
1623//# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER0MAPTLB_ENTRIES
1624//# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER0MAPTLB_IDX(GCPhys)
1625// typedef PPGMCHUNKR0MAP PPGMPAGEMAP;
1626// typedef PPPGMCHUNKR0MAP PPPGMPAGEMAP;
1627#else
1628 typedef PPGMPAGER3MAPTLB PPGMPAGEMAPTLB;
1629 typedef PPGMPAGER3MAPTLBE PPGMPAGEMAPTLBE;
1630 typedef PPGMPAGER3MAPTLBE *PPPGMPAGEMAPTLBE;
1631# define PGM_PAGEMAPTLB_ENTRIES PGM_PAGER3MAPTLB_ENTRIES
1632# define PGM_PAGEMAPTLB_IDX(GCPhys) PGM_PAGER3MAPTLB_IDX(GCPhys)
1633 typedef PPGMCHUNKR3MAP PPGMPAGEMAP;
1634 typedef PPPGMCHUNKR3MAP PPPGMPAGEMAP;
1635#endif
1636/** @} */
1637
1638
1639/** @name PGM Pool Indexes.
1640 * Aka. the unique shadow page identifier.
1641 * @{ */
1642/** NIL page pool IDX. */
1643#define NIL_PGMPOOL_IDX 0
1644/** The first normal index. */
1645#define PGMPOOL_IDX_FIRST_SPECIAL 1
1646/** Page directory (32-bit root). */
1647#define PGMPOOL_IDX_PD 1
1648/** Page Directory Pointer Table (PAE root). */
1649#define PGMPOOL_IDX_PDPT 2
1650/** AMD64 CR3 level index.*/
1651#define PGMPOOL_IDX_AMD64_CR3 3
1652/** Nested paging root.*/
1653#define PGMPOOL_IDX_NESTED_ROOT 4
1654/** The first normal index. */
1655#define PGMPOOL_IDX_FIRST 5
1656/** The last valid index. (inclusive, 14 bits) */
1657#define PGMPOOL_IDX_LAST 0x3fff
1658/** @} */
1659
1660/** The NIL index for the parent chain. */
1661#define NIL_PGMPOOL_USER_INDEX ((uint16_t)0xffff)
1662#define NIL_PGMPOOL_PRESENT_INDEX ((uint16_t)0xffff)
1663
1664/**
1665 * Node in the chain linking a shadowed page to it's parent (user).
1666 */
1667#pragma pack(1)
1668typedef struct PGMPOOLUSER
1669{
1670 /** The index to the next item in the chain. NIL_PGMPOOL_USER_INDEX is no next. */
1671 uint16_t iNext;
1672 /** The user page index. */
1673 uint16_t iUser;
1674 /** Index into the user table. */
1675 uint32_t iUserTable;
1676} PGMPOOLUSER, *PPGMPOOLUSER;
1677typedef const PGMPOOLUSER *PCPGMPOOLUSER;
1678#pragma pack()
1679
1680
1681/** The NIL index for the phys ext chain. */
1682#define NIL_PGMPOOL_PHYSEXT_INDEX ((uint16_t)0xffff)
1683
1684/**
1685 * Node in the chain of physical cross reference extents.
1686 * @todo Calling this an 'extent' is not quite right, find a better name.
1687 */
1688#pragma pack(1)
1689typedef struct PGMPOOLPHYSEXT
1690{
1691 /** The index to the next item in the chain. NIL_PGMPOOL_PHYSEXT_INDEX is no next. */
1692 uint16_t iNext;
1693 /** The user page index. */
1694 uint16_t aidx[3];
1695} PGMPOOLPHYSEXT, *PPGMPOOLPHYSEXT;
1696typedef const PGMPOOLPHYSEXT *PCPGMPOOLPHYSEXT;
1697#pragma pack()
1698
1699
1700/**
1701 * The kind of page that's being shadowed.
1702 */
1703typedef enum PGMPOOLKIND
1704{
1705 /** The virtual invalid 0 entry. */
1706 PGMPOOLKIND_INVALID = 0,
1707 /** The entry is free (=unused). */
1708 PGMPOOLKIND_FREE,
1709
1710 /** Shw: 32-bit page table; Gst: no paging */
1711 PGMPOOLKIND_32BIT_PT_FOR_PHYS,
1712 /** Shw: 32-bit page table; Gst: 32-bit page table. */
1713 PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT,
1714 /** Shw: 32-bit page table; Gst: 4MB page. */
1715 PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB,
1716 /** Shw: PAE page table; Gst: no paging */
1717 PGMPOOLKIND_PAE_PT_FOR_PHYS,
1718 /** Shw: PAE page table; Gst: 32-bit page table. */
1719 PGMPOOLKIND_PAE_PT_FOR_32BIT_PT,
1720 /** Shw: PAE page table; Gst: Half of a 4MB page. */
1721 PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB,
1722 /** Shw: PAE page table; Gst: PAE page table. */
1723 PGMPOOLKIND_PAE_PT_FOR_PAE_PT,
1724 /** Shw: PAE page table; Gst: 2MB page. */
1725 PGMPOOLKIND_PAE_PT_FOR_PAE_2MB,
1726
1727 /** Shw: 32-bit page directory. Gst: 32-bit page directory. */
1728 PGMPOOLKIND_32BIT_PD,
1729 /** Shw: 32-bit page directory. Gst: no paging. */
1730 PGMPOOLKIND_32BIT_PD_PHYS,
1731 /** Shw: PAE page directory 0; Gst: 32-bit page directory. */
1732 PGMPOOLKIND_PAE_PD0_FOR_32BIT_PD,
1733 /** Shw: PAE page directory 1; Gst: 32-bit page directory. */
1734 PGMPOOLKIND_PAE_PD1_FOR_32BIT_PD,
1735 /** Shw: PAE page directory 2; Gst: 32-bit page directory. */
1736 PGMPOOLKIND_PAE_PD2_FOR_32BIT_PD,
1737 /** Shw: PAE page directory 3; Gst: 32-bit page directory. */
1738 PGMPOOLKIND_PAE_PD3_FOR_32BIT_PD,
1739 /** Shw: PAE page directory; Gst: PAE page directory. */
1740 PGMPOOLKIND_PAE_PD_FOR_PAE_PD,
1741 /** Shw: PAE page directory; Gst: no paging. */
1742 PGMPOOLKIND_PAE_PD_PHYS,
1743
1744 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst 32 bits paging. */
1745 PGMPOOLKIND_PAE_PDPT_FOR_32BIT,
1746 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst PAE PDPT. */
1747 PGMPOOLKIND_PAE_PDPT,
1748 /** Shw: PAE page directory pointer table (legacy, 4 entries); Gst: no paging. */
1749 PGMPOOLKIND_PAE_PDPT_PHYS,
1750
1751 /** Shw: 64-bit page directory pointer table; Gst: 64-bit page directory pointer table. */
1752 PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT,
1753 /** Shw: 64-bit page directory pointer table; Gst: no paging */
1754 PGMPOOLKIND_64BIT_PDPT_FOR_PHYS,
1755 /** Shw: 64-bit page directory table; Gst: 64-bit page directory table. */
1756 PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD,
1757 /** Shw: 64-bit page directory table; Gst: no paging */
1758 PGMPOOLKIND_64BIT_PD_FOR_PHYS, /* 22 */
1759
1760 /** Shw: 64-bit PML4; Gst: 64-bit PML4. */
1761 PGMPOOLKIND_64BIT_PML4,
1762
1763 /** Shw: EPT page directory pointer table; Gst: no paging */
1764 PGMPOOLKIND_EPT_PDPT_FOR_PHYS,
1765 /** Shw: EPT page directory table; Gst: no paging */
1766 PGMPOOLKIND_EPT_PD_FOR_PHYS,
1767 /** Shw: EPT page table; Gst: no paging */
1768 PGMPOOLKIND_EPT_PT_FOR_PHYS,
1769
1770 /** Shw: Root Nested paging table. */
1771 PGMPOOLKIND_ROOT_NESTED,
1772
1773 /** The last valid entry. */
1774 PGMPOOLKIND_LAST = PGMPOOLKIND_ROOT_NESTED
1775} PGMPOOLKIND;
1776
1777/**
1778 * The access attributes of the page; only applies to big pages.
1779 */
1780typedef enum
1781{
1782 PGMPOOLACCESS_DONTCARE = 0,
1783 PGMPOOLACCESS_USER_RW,
1784 PGMPOOLACCESS_USER_R,
1785 PGMPOOLACCESS_USER_RW_NX,
1786 PGMPOOLACCESS_USER_R_NX,
1787 PGMPOOLACCESS_SUPERVISOR_RW,
1788 PGMPOOLACCESS_SUPERVISOR_R,
1789 PGMPOOLACCESS_SUPERVISOR_RW_NX,
1790 PGMPOOLACCESS_SUPERVISOR_R_NX
1791} PGMPOOLACCESS;
1792
1793/**
1794 * The tracking data for a page in the pool.
1795 */
1796typedef struct PGMPOOLPAGE
1797{
1798 /** AVL node code with the (R3) physical address of this page. */
1799 AVLOHCPHYSNODECORE Core;
1800 /** Pointer to the R3 mapping of the page. */
1801#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1802 R3PTRTYPE(void *) pvPageR3;
1803#else
1804 R3R0PTRTYPE(void *) pvPageR3;
1805#endif
1806 /** The guest physical address. */
1807#if HC_ARCH_BITS == 32 && GC_ARCH_BITS == 64
1808 uint32_t Alignment0;
1809#endif
1810 RTGCPHYS GCPhys;
1811
1812 /** Access handler statistics to determine whether the guest is (re)initializing a page table. */
1813 RTGCPTR pvLastAccessHandlerRip;
1814 RTGCPTR pvLastAccessHandlerFault;
1815 uint64_t cLastAccessHandlerCount;
1816
1817 /** The kind of page we're shadowing. (This is really a PGMPOOLKIND enum.) */
1818 uint8_t enmKind;
1819 /** The subkind of page we're shadowing. (This is really a PGMPOOLACCESS enum.) */
1820 uint8_t enmAccess;
1821 /** The index of this page. */
1822 uint16_t idx;
1823 /** The next entry in the list this page currently resides in.
1824 * It's either in the free list or in the GCPhys hash. */
1825 uint16_t iNext;
1826#ifdef PGMPOOL_WITH_USER_TRACKING
1827 /** Head of the user chain. NIL_PGMPOOL_USER_INDEX if not currently in use. */
1828 uint16_t iUserHead;
1829 /** The number of present entries. */
1830 uint16_t cPresent;
1831 /** The first entry in the table which is present. */
1832 uint16_t iFirstPresent;
1833#endif
1834#ifdef PGMPOOL_WITH_MONITORING
1835 /** The number of modifications to the monitored page. */
1836 uint16_t cModifications;
1837 /** The next modified page. NIL_PGMPOOL_IDX if tail. */
1838 uint16_t iModifiedNext;
1839 /** The previous modified page. NIL_PGMPOOL_IDX if head. */
1840 uint16_t iModifiedPrev;
1841 /** The next page sharing access handler. NIL_PGMPOOL_IDX if tail. */
1842 uint16_t iMonitoredNext;
1843 /** The previous page sharing access handler. NIL_PGMPOOL_IDX if head. */
1844 uint16_t iMonitoredPrev;
1845#endif
1846#ifdef PGMPOOL_WITH_CACHE
1847 /** The next page in the age list. */
1848 uint16_t iAgeNext;
1849 /** The previous page in the age list. */
1850 uint16_t iAgePrev;
1851#endif /* PGMPOOL_WITH_CACHE */
1852 /** Used to indicate that the page is zeroed. */
1853 bool fZeroed;
1854 /** Used to indicate that a PT has non-global entries. */
1855 bool fSeenNonGlobal;
1856 /** Used to indicate that we're monitoring writes to the guest page. */
1857 bool fMonitored;
1858 /** Used to indicate that the page is in the cache (e.g. in the GCPhys hash).
1859 * (All pages are in the age list.) */
1860 bool fCached;
1861 /** This is used by the R3 access handlers when invoked by an async thread.
1862 * It's a hack required because of REMR3NotifyHandlerPhysicalDeregister. */
1863 bool volatile fReusedFlushPending;
1864 /** Used to mark the page as dirty (write monitoring if temporarily off. */
1865 bool fDirty;
1866
1867 /** Used to indicate that this page can't be flushed. Important for cr3 root pages or shadow pae pd pages). */
1868 uint32_t cLocked;
1869 uint32_t idxDirty;
1870 RTGCPTR pvDirtyFault;
1871} PGMPOOLPAGE, *PPGMPOOLPAGE, **PPPGMPOOLPAGE;
1872/** Pointer to a const pool page. */
1873typedef PGMPOOLPAGE const *PCPGMPOOLPAGE;
1874
1875
1876#ifdef PGMPOOL_WITH_CACHE
1877/** The hash table size. */
1878# define PGMPOOL_HASH_SIZE 0x40
1879/** The hash function. */
1880# define PGMPOOL_HASH(GCPhys) ( ((GCPhys) >> PAGE_SHIFT) & (PGMPOOL_HASH_SIZE - 1) )
1881#endif
1882
1883
1884/**
1885 * The shadow page pool instance data.
1886 *
1887 * It's all one big allocation made at init time, except for the
1888 * pages that is. The user nodes follows immediatly after the
1889 * page structures.
1890 */
1891typedef struct PGMPOOL
1892{
1893 /** The VM handle - R3 Ptr. */
1894 PVMR3 pVMR3;
1895 /** The VM handle - R0 Ptr. */
1896 PVMR0 pVMR0;
1897 /** The VM handle - RC Ptr. */
1898 PVMRC pVMRC;
1899 /** The max pool size. This includes the special IDs. */
1900 uint16_t cMaxPages;
1901 /** The current pool size. */
1902 uint16_t cCurPages;
1903 /** The head of the free page list. */
1904 uint16_t iFreeHead;
1905 /* Padding. */
1906 uint16_t u16Padding;
1907#ifdef PGMPOOL_WITH_USER_TRACKING
1908 /** Head of the chain of free user nodes. */
1909 uint16_t iUserFreeHead;
1910 /** The number of user nodes we've allocated. */
1911 uint16_t cMaxUsers;
1912 /** The number of present page table entries in the entire pool. */
1913 uint32_t cPresent;
1914 /** Pointer to the array of user nodes - RC pointer. */
1915 RCPTRTYPE(PPGMPOOLUSER) paUsersRC;
1916 /** Pointer to the array of user nodes - R3 pointer. */
1917 R3PTRTYPE(PPGMPOOLUSER) paUsersR3;
1918 /** Pointer to the array of user nodes - R0 pointer. */
1919 R0PTRTYPE(PPGMPOOLUSER) paUsersR0;
1920#endif /* PGMPOOL_WITH_USER_TRACKING */
1921#ifdef PGMPOOL_WITH_GCPHYS_TRACKING
1922 /** Head of the chain of free phys ext nodes. */
1923 uint16_t iPhysExtFreeHead;
1924 /** The number of user nodes we've allocated. */
1925 uint16_t cMaxPhysExts;
1926 /** Pointer to the array of physical xref extent - RC pointer. */
1927 RCPTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsRC;
1928 /** Pointer to the array of physical xref extent nodes - R3 pointer. */
1929 R3PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR3;
1930 /** Pointer to the array of physical xref extent nodes - R0 pointer. */
1931 R0PTRTYPE(PPGMPOOLPHYSEXT) paPhysExtsR0;
1932#endif /* PGMPOOL_WITH_GCPHYS_TRACKING */
1933#ifdef PGMPOOL_WITH_CACHE
1934 /** Hash table for GCPhys addresses. */
1935 uint16_t aiHash[PGMPOOL_HASH_SIZE];
1936 /** The head of the age list. */
1937 uint16_t iAgeHead;
1938 /** The tail of the age list. */
1939 uint16_t iAgeTail;
1940 /** Set if the cache is enabled. */
1941 bool fCacheEnabled;
1942 /** Alignment padding. */
1943 bool afPadding1[3];
1944#endif /* PGMPOOL_WITH_CACHE */
1945#ifdef PGMPOOL_WITH_MONITORING
1946 /** Head of the list of modified pages. */
1947 uint16_t iModifiedHead;
1948 /** The current number of modified pages. */
1949 uint16_t cModifiedPages;
1950 /** Access handler, RC. */
1951 RCPTRTYPE(PFNPGMRCPHYSHANDLER) pfnAccessHandlerRC;
1952 /** Access handler, R0. */
1953 R0PTRTYPE(PFNPGMR0PHYSHANDLER) pfnAccessHandlerR0;
1954 /** Access handler, R3. */
1955 R3PTRTYPE(PFNPGMR3PHYSHANDLER) pfnAccessHandlerR3;
1956 /** The access handler description (R3 ptr). */
1957 R3PTRTYPE(const char *) pszAccessHandler;
1958# if HC_ARCH_BITS == 32
1959 /** Alignment padding. */
1960 uint32_t u32Padding2;
1961# endif
1962 /* Next available slot. */
1963 uint32_t idxFreeDirtyPage;
1964 /* Number of active dirty pages. */
1965 uint32_t cDirtyPages;
1966 /* Array of current dirty pgm pool page indices. */
1967 uint16_t aIdxDirtyPages[16];
1968 uint64_t aDirtyPages[16][512];
1969#endif /* PGMPOOL_WITH_MONITORING */
1970 /** The number of pages currently in use. */
1971 uint16_t cUsedPages;
1972#ifdef VBOX_WITH_STATISTICS
1973 /** The high water mark for cUsedPages. */
1974 uint16_t cUsedPagesHigh;
1975 uint32_t Alignment1; /**< Align the next member on a 64-bit boundrary. */
1976 /** Profiling pgmPoolAlloc(). */
1977 STAMPROFILEADV StatAlloc;
1978 /** Profiling pgmR3PoolClearDoIt(). */
1979 STAMPROFILE StatClearAll;
1980 /** Profiling pgmR3PoolReset(). */
1981 STAMPROFILE StatR3Reset;
1982 /** Profiling pgmPoolFlushPage(). */
1983 STAMPROFILE StatFlushPage;
1984 /** Profiling pgmPoolFree(). */
1985 STAMPROFILE StatFree;
1986 /** Counting explicit flushes by PGMPoolFlushPage(). */
1987 STAMCOUNTER StatForceFlushPage;
1988 /** Counting explicit flushes of dirty pages by PGMPoolFlushPage(). */
1989 STAMCOUNTER StatForceFlushDirtyPage;
1990 /** Counting flushes for reused pages. */
1991 STAMCOUNTER StatForceFlushReused;
1992 /** Profiling time spent zeroing pages. */
1993 STAMPROFILE StatZeroPage;
1994# ifdef PGMPOOL_WITH_USER_TRACKING
1995 /** Profiling of pgmPoolTrackDeref. */
1996 STAMPROFILE StatTrackDeref;
1997 /** Profiling pgmTrackFlushGCPhysPT. */
1998 STAMPROFILE StatTrackFlushGCPhysPT;
1999 /** Profiling pgmTrackFlushGCPhysPTs. */
2000 STAMPROFILE StatTrackFlushGCPhysPTs;
2001 /** Profiling pgmTrackFlushGCPhysPTsSlow. */
2002 STAMPROFILE StatTrackFlushGCPhysPTsSlow;
2003 /** Number of times we've been out of user records. */
2004 STAMCOUNTER StatTrackFreeUpOneUser;
2005 /** Nr of flushed entries. */
2006 STAMCOUNTER StatTrackFlushEntry;
2007 /** Nr of updated entries. */
2008 STAMCOUNTER StatTrackFlushEntryKeep;
2009# endif
2010# ifdef PGMPOOL_WITH_GCPHYS_TRACKING
2011 /** Profiling deref activity related tracking GC physical pages. */
2012 STAMPROFILE StatTrackDerefGCPhys;
2013 /** Number of linear searches for a HCPhys in the ram ranges. */
2014 STAMCOUNTER StatTrackLinearRamSearches;
2015 /** The number of failing pgmPoolTrackPhysExtAlloc calls. */
2016 STAMCOUNTER StamTrackPhysExtAllocFailures;
2017# endif
2018# ifdef PGMPOOL_WITH_MONITORING
2019 /** Profiling the RC/R0 access handler. */
2020 STAMPROFILE StatMonitorRZ;
2021 /** Times we've failed interpreting the instruction. */
2022 STAMCOUNTER StatMonitorRZEmulateInstr;
2023 /** Profiling the pgmPoolFlushPage calls made from the RC/R0 access handler. */
2024 STAMPROFILE StatMonitorRZFlushPage;
2025 /* Times we've detected a page table reinit. */
2026 STAMCOUNTER StatMonitorRZFlushReinit;
2027 /** Counting flushes for pages that are modified too often. */
2028 STAMCOUNTER StatMonitorRZFlushModOverflow;
2029 /** Times we've detected fork(). */
2030 STAMCOUNTER StatMonitorRZFork;
2031 /** Profiling the RC/R0 access we've handled (except REP STOSD). */
2032 STAMPROFILE StatMonitorRZHandled;
2033 /** Times we've failed interpreting a patch code instruction. */
2034 STAMCOUNTER StatMonitorRZIntrFailPatch1;
2035 /** Times we've failed interpreting a patch code instruction during flushing. */
2036 STAMCOUNTER StatMonitorRZIntrFailPatch2;
2037 /** The number of times we've seen rep prefixes we can't handle. */
2038 STAMCOUNTER StatMonitorRZRepPrefix;
2039 /** Profiling the REP STOSD cases we've handled. */
2040 STAMPROFILE StatMonitorRZRepStosd;
2041 /** Nr of handled PT faults. */
2042 STAMCOUNTER StatMonitorRZFaultPT;
2043 /** Nr of handled PD faults. */
2044 STAMCOUNTER StatMonitorRZFaultPD;
2045 /** Nr of handled PDPT faults. */
2046 STAMCOUNTER StatMonitorRZFaultPDPT;
2047 /** Nr of handled PML4 faults. */
2048 STAMCOUNTER StatMonitorRZFaultPML4;
2049
2050 /** Profiling the R3 access handler. */
2051 STAMPROFILE StatMonitorR3;
2052 /** Times we've failed interpreting the instruction. */
2053 STAMCOUNTER StatMonitorR3EmulateInstr;
2054 /** Profiling the pgmPoolFlushPage calls made from the R3 access handler. */
2055 STAMPROFILE StatMonitorR3FlushPage;
2056 /* Times we've detected a page table reinit. */
2057 STAMCOUNTER StatMonitorR3FlushReinit;
2058 /** Counting flushes for pages that are modified too often. */
2059 STAMCOUNTER StatMonitorR3FlushModOverflow;
2060 /** Times we've detected fork(). */
2061 STAMCOUNTER StatMonitorR3Fork;
2062 /** Profiling the R3 access we've handled (except REP STOSD). */
2063 STAMPROFILE StatMonitorR3Handled;
2064 /** The number of times we've seen rep prefixes we can't handle. */
2065 STAMCOUNTER StatMonitorR3RepPrefix;
2066 /** Profiling the REP STOSD cases we've handled. */
2067 STAMPROFILE StatMonitorR3RepStosd;
2068 /** Nr of handled PT faults. */
2069 STAMCOUNTER StatMonitorR3FaultPT;
2070 /** Nr of handled PD faults. */
2071 STAMCOUNTER StatMonitorR3FaultPD;
2072 /** Nr of handled PDPT faults. */
2073 STAMCOUNTER StatMonitorR3FaultPDPT;
2074 /** Nr of handled PML4 faults. */
2075 STAMCOUNTER StatMonitorR3FaultPML4;
2076 /** The number of times we're called in an async thread an need to flush. */
2077 STAMCOUNTER StatMonitorR3Async;
2078 /** Times we've called pgmPoolResetDirtyPages (and there were dirty page). */
2079 STAMCOUNTER StatResetDirtyPages;
2080 /** Times we've called pgmPoolAddDirtyPage. */
2081 STAMCOUNTER StatDirtyPage;
2082 /** Times we've had to flush duplicates for dirty page management. */
2083 STAMCOUNTER StatDirtyPageDupFlush;
2084 /** Times we've had to flush because of overflow. */
2085 STAMCOUNTER StatDirtyPageOverFlowFlush;
2086
2087 /** The high wather mark for cModifiedPages. */
2088 uint16_t cModifiedPagesHigh;
2089 uint16_t Alignment2[3]; /**< Align the next member on a 64-bit boundrary. */
2090# endif
2091# ifdef PGMPOOL_WITH_CACHE
2092 /** The number of cache hits. */
2093 STAMCOUNTER StatCacheHits;
2094 /** The number of cache misses. */
2095 STAMCOUNTER StatCacheMisses;
2096 /** The number of times we've got a conflict of 'kind' in the cache. */
2097 STAMCOUNTER StatCacheKindMismatches;
2098 /** Number of times we've been out of pages. */
2099 STAMCOUNTER StatCacheFreeUpOne;
2100 /** The number of cacheable allocations. */
2101 STAMCOUNTER StatCacheCacheable;
2102 /** The number of uncacheable allocations. */
2103 STAMCOUNTER StatCacheUncacheable;
2104# endif
2105#else
2106 uint32_t Alignment3; /**< Align the next member on a 64-bit boundrary. */
2107#endif
2108 /** The AVL tree for looking up a page by its HC physical address. */
2109 AVLOHCPHYSTREE HCPhysTree;
2110 uint32_t Alignment4; /**< Align the next member on a 64-bit boundrary. */
2111 /** Array of pages. (cMaxPages in length)
2112 * The Id is the index into thist array.
2113 */
2114 PGMPOOLPAGE aPages[PGMPOOL_IDX_FIRST];
2115} PGMPOOL, *PPGMPOOL, **PPPGMPOOL;
2116#ifdef PGMPOOL_WITH_MONITORING
2117AssertCompileMemberAlignment(PGMPOOL, iModifiedHead, 8);
2118AssertCompileMemberAlignment(PGMPOOL, aDirtyPages, 8);
2119#endif
2120AssertCompileMemberAlignment(PGMPOOL, cUsedPages, 8);
2121#ifdef VBOX_WITH_STATISTICS
2122AssertCompileMemberAlignment(PGMPOOL, StatAlloc, 8);
2123#endif
2124AssertCompileMemberAlignment(PGMPOOL, aPages, 8);
2125
2126
2127/** @def PGMPOOL_PAGE_2_PTR
2128 * Maps a pool page pool into the current context.
2129 *
2130 * @returns VBox status code.
2131 * @param pVM The VM handle.
2132 * @param pPage The pool page.
2133 *
2134 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2135 * small page window employeed by that function. Be careful.
2136 * @remark There is no need to assert on the result.
2137 */
2138#if defined(IN_RC)
2139# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageInlined(&(pVM)->pgm.s, (pPage))
2140#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2141# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageInlined(&(pVM)->pgm.s, (pPage))
2142#elif defined(VBOX_STRICT)
2143# define PGMPOOL_PAGE_2_PTR(pVM, pPage) pgmPoolMapPageStrict(pPage)
2144DECLINLINE(void *) pgmPoolMapPageStrict(PPGMPOOLPAGE pPage)
2145{
2146 Assert(pPage && pPage->pvPageR3);
2147 return pPage->pvPageR3;
2148}
2149#else
2150# define PGMPOOL_PAGE_2_PTR(pVM, pPage) ((pPage)->pvPageR3)
2151#endif
2152
2153/** @def PGMPOOL_PAGE_2_PTR_BY_PGM
2154 * Maps a pool page pool into the current context.
2155 *
2156 * @returns VBox status code.
2157 * @param pPGM Pointer to the PGM instance data.
2158 * @param pPage The pool page.
2159 *
2160 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2161 * small page window employeed by that function. Be careful.
2162 * @remark There is no need to assert on the result.
2163 */
2164#if defined(IN_RC)
2165# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) pgmPoolMapPageInlined(pPGM, (pPage))
2166#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2167# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) pgmPoolMapPageInlined(pPGM, (pPage))
2168#else
2169# define PGMPOOL_PAGE_2_PTR_BY_PGM(pPGM, pPage) PGMPOOL_PAGE_2_PTR(PGM2VM(pPGM), pPage)
2170#endif
2171
2172/** @def PGMPOOL_PAGE_2_PTR_BY_PGMCPU
2173 * Maps a pool page pool into the current context.
2174 *
2175 * @returns VBox status code.
2176 * @param pPGM Pointer to the PGMCPU instance data.
2177 * @param pPage The pool page.
2178 *
2179 * @remark In RC this uses PGMGCDynMapHCPage(), so it will consume of the
2180 * small page window employeed by that function. Be careful.
2181 * @remark There is no need to assert on the result.
2182 */
2183#if defined(IN_RC)
2184# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) pgmPoolMapPageInlined(PGMCPU2PGM(pPGM), (pPage))
2185#elif defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2186# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) pgmPoolMapPageInlined(PGMCPU2PGM(pPGM), (pPage))
2187#else
2188# define PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPage) PGMPOOL_PAGE_2_PTR(PGMCPU2VM(pPGM), pPage)
2189#endif
2190
2191
2192/** @name Per guest page tracking data.
2193 * This is currently as a 16-bit word in the PGMPAGE structure, the idea though
2194 * is to use more bits for it and split it up later on. But for now we'll play
2195 * safe and change as little as possible.
2196 *
2197 * The 16-bit word has two parts:
2198 *
2199 * The first 14-bit forms the @a idx field. It is either the index of a page in
2200 * the shadow page pool, or and index into the extent list.
2201 *
2202 * The 2 topmost bits makes up the @a cRefs field, which counts the number of
2203 * shadow page pool references to the page. If cRefs equals
2204 * PGMPOOL_CREFS_PHYSEXT, then the @a idx field is an indext into the extent
2205 * (misnomer) table and not the shadow page pool.
2206 *
2207 * See PGM_PAGE_GET_TRACKING and PGM_PAGE_SET_TRACKING for how to get and set
2208 * the 16-bit word.
2209 *
2210 * @{ */
2211/** The shift count for getting to the cRefs part. */
2212#define PGMPOOL_TD_CREFS_SHIFT 14
2213/** The mask applied after shifting the tracking data down by
2214 * PGMPOOL_TD_CREFS_SHIFT. */
2215#define PGMPOOL_TD_CREFS_MASK 0x3
2216/** The cRef value used to indiciate that the idx is the head of a
2217 * physical cross reference list. */
2218#define PGMPOOL_TD_CREFS_PHYSEXT PGMPOOL_TD_CREFS_MASK
2219/** The shift used to get idx. */
2220#define PGMPOOL_TD_IDX_SHIFT 0
2221/** The mask applied to the idx after shifting down by PGMPOOL_TD_IDX_SHIFT. */
2222#define PGMPOOL_TD_IDX_MASK 0x3fff
2223/** The idx value when we're out of of PGMPOOLPHYSEXT entries or/and there are
2224 * simply too many mappings of this page. */
2225#define PGMPOOL_TD_IDX_OVERFLOWED PGMPOOL_TD_IDX_MASK
2226
2227/** @def PGMPOOL_TD_MAKE
2228 * Makes a 16-bit tracking data word.
2229 *
2230 * @returns tracking data.
2231 * @param cRefs The @a cRefs field. Must be within bounds!
2232 * @param idx The @a idx field. Must also be within bounds! */
2233#define PGMPOOL_TD_MAKE(cRefs, idx) ( ((cRefs) << PGMPOOL_TD_CREFS_SHIFT) | (idx) )
2234
2235/** @def PGMPOOL_TD_GET_CREFS
2236 * Get the @a cRefs field from a tracking data word.
2237 *
2238 * @returns The @a cRefs field
2239 * @param u16 The tracking data word. */
2240#define PGMPOOL_TD_GET_CREFS(u16) ( ((u16) >> PGMPOOL_TD_CREFS_SHIFT) & PGMPOOL_TD_CREFS_MASK )
2241
2242/** @def PGMPOOL_TD_GET_IDX
2243 * Get the @a idx field from a tracking data word.
2244 *
2245 * @returns The @a idx field
2246 * @param u16 The tracking data word. */
2247#define PGMPOOL_TD_GET_IDX(u16) ( ((u16) >> PGMPOOL_TD_IDX_SHIFT) & PGMPOOL_TD_IDX_MASK )
2248/** @} */
2249
2250
2251/**
2252 * Trees are using self relative offsets as pointers.
2253 * So, all its data, including the root pointer, must be in the heap for HC and GC
2254 * to have the same layout.
2255 */
2256typedef struct PGMTREES
2257{
2258 /** Physical access handlers (AVL range+offsetptr tree). */
2259 AVLROGCPHYSTREE PhysHandlers;
2260 /** Virtual access handlers (AVL range + GC ptr tree). */
2261 AVLROGCPTRTREE VirtHandlers;
2262 /** Virtual access handlers (Phys range AVL range + offsetptr tree). */
2263 AVLROGCPHYSTREE PhysToVirtHandlers;
2264 /** Virtual access handlers for the hypervisor (AVL range + GC ptr tree). */
2265 AVLROGCPTRTREE HyperVirtHandlers;
2266} PGMTREES;
2267/** Pointer to PGM trees. */
2268typedef PGMTREES *PPGMTREES;
2269
2270
2271/** @name Paging mode macros
2272 * @{ */
2273#ifdef IN_RC
2274# define PGM_CTX(a,b) a##RC##b
2275# define PGM_CTX_STR(a,b) a "GC" b
2276# define PGM_CTX_DECL(type) VMMRCDECL(type)
2277#else
2278# ifdef IN_RING3
2279# define PGM_CTX(a,b) a##R3##b
2280# define PGM_CTX_STR(a,b) a "R3" b
2281# define PGM_CTX_DECL(type) DECLCALLBACK(type)
2282# else
2283# define PGM_CTX(a,b) a##R0##b
2284# define PGM_CTX_STR(a,b) a "R0" b
2285# define PGM_CTX_DECL(type) VMMDECL(type)
2286# endif
2287#endif
2288
2289#define PGM_GST_NAME_REAL(name) PGM_CTX(pgm,GstReal##name)
2290#define PGM_GST_NAME_RC_REAL_STR(name) "pgmRCGstReal" #name
2291#define PGM_GST_NAME_R0_REAL_STR(name) "pgmR0GstReal" #name
2292#define PGM_GST_NAME_PROT(name) PGM_CTX(pgm,GstProt##name)
2293#define PGM_GST_NAME_RC_PROT_STR(name) "pgmRCGstProt" #name
2294#define PGM_GST_NAME_R0_PROT_STR(name) "pgmR0GstProt" #name
2295#define PGM_GST_NAME_32BIT(name) PGM_CTX(pgm,Gst32Bit##name)
2296#define PGM_GST_NAME_RC_32BIT_STR(name) "pgmRCGst32Bit" #name
2297#define PGM_GST_NAME_R0_32BIT_STR(name) "pgmR0Gst32Bit" #name
2298#define PGM_GST_NAME_PAE(name) PGM_CTX(pgm,GstPAE##name)
2299#define PGM_GST_NAME_RC_PAE_STR(name) "pgmRCGstPAE" #name
2300#define PGM_GST_NAME_R0_PAE_STR(name) "pgmR0GstPAE" #name
2301#define PGM_GST_NAME_AMD64(name) PGM_CTX(pgm,GstAMD64##name)
2302#define PGM_GST_NAME_RC_AMD64_STR(name) "pgmRCGstAMD64" #name
2303#define PGM_GST_NAME_R0_AMD64_STR(name) "pgmR0GstAMD64" #name
2304#define PGM_GST_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Gst##name))
2305#define PGM_GST_DECL(type, name) PGM_CTX_DECL(type) PGM_GST_NAME(name)
2306
2307#define PGM_SHW_NAME_32BIT(name) PGM_CTX(pgm,Shw32Bit##name)
2308#define PGM_SHW_NAME_RC_32BIT_STR(name) "pgmRCShw32Bit" #name
2309#define PGM_SHW_NAME_R0_32BIT_STR(name) "pgmR0Shw32Bit" #name
2310#define PGM_SHW_NAME_PAE(name) PGM_CTX(pgm,ShwPAE##name)
2311#define PGM_SHW_NAME_RC_PAE_STR(name) "pgmRCShwPAE" #name
2312#define PGM_SHW_NAME_R0_PAE_STR(name) "pgmR0ShwPAE" #name
2313#define PGM_SHW_NAME_AMD64(name) PGM_CTX(pgm,ShwAMD64##name)
2314#define PGM_SHW_NAME_RC_AMD64_STR(name) "pgmRCShwAMD64" #name
2315#define PGM_SHW_NAME_R0_AMD64_STR(name) "pgmR0ShwAMD64" #name
2316#define PGM_SHW_NAME_NESTED(name) PGM_CTX(pgm,ShwNested##name)
2317#define PGM_SHW_NAME_RC_NESTED_STR(name) "pgmRCShwNested" #name
2318#define PGM_SHW_NAME_R0_NESTED_STR(name) "pgmR0ShwNested" #name
2319#define PGM_SHW_NAME_EPT(name) PGM_CTX(pgm,ShwEPT##name)
2320#define PGM_SHW_NAME_RC_EPT_STR(name) "pgmRCShwEPT" #name
2321#define PGM_SHW_NAME_R0_EPT_STR(name) "pgmR0ShwEPT" #name
2322#define PGM_SHW_DECL(type, name) PGM_CTX_DECL(type) PGM_SHW_NAME(name)
2323#define PGM_SHW_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Shw##name))
2324
2325/* Shw_Gst */
2326#define PGM_BTH_NAME_32BIT_REAL(name) PGM_CTX(pgm,Bth32BitReal##name)
2327#define PGM_BTH_NAME_32BIT_PROT(name) PGM_CTX(pgm,Bth32BitProt##name)
2328#define PGM_BTH_NAME_32BIT_32BIT(name) PGM_CTX(pgm,Bth32Bit32Bit##name)
2329#define PGM_BTH_NAME_PAE_REAL(name) PGM_CTX(pgm,BthPAEReal##name)
2330#define PGM_BTH_NAME_PAE_PROT(name) PGM_CTX(pgm,BthPAEProt##name)
2331#define PGM_BTH_NAME_PAE_32BIT(name) PGM_CTX(pgm,BthPAE32Bit##name)
2332#define PGM_BTH_NAME_PAE_PAE(name) PGM_CTX(pgm,BthPAEPAE##name)
2333#define PGM_BTH_NAME_AMD64_PROT(name) PGM_CTX(pgm,BthAMD64Prot##name)
2334#define PGM_BTH_NAME_AMD64_AMD64(name) PGM_CTX(pgm,BthAMD64AMD64##name)
2335#define PGM_BTH_NAME_NESTED_REAL(name) PGM_CTX(pgm,BthNestedReal##name)
2336#define PGM_BTH_NAME_NESTED_PROT(name) PGM_CTX(pgm,BthNestedProt##name)
2337#define PGM_BTH_NAME_NESTED_32BIT(name) PGM_CTX(pgm,BthNested32Bit##name)
2338#define PGM_BTH_NAME_NESTED_PAE(name) PGM_CTX(pgm,BthNestedPAE##name)
2339#define PGM_BTH_NAME_NESTED_AMD64(name) PGM_CTX(pgm,BthNestedAMD64##name)
2340#define PGM_BTH_NAME_EPT_REAL(name) PGM_CTX(pgm,BthEPTReal##name)
2341#define PGM_BTH_NAME_EPT_PROT(name) PGM_CTX(pgm,BthEPTProt##name)
2342#define PGM_BTH_NAME_EPT_32BIT(name) PGM_CTX(pgm,BthEPT32Bit##name)
2343#define PGM_BTH_NAME_EPT_PAE(name) PGM_CTX(pgm,BthEPTPAE##name)
2344#define PGM_BTH_NAME_EPT_AMD64(name) PGM_CTX(pgm,BthEPTAMD64##name)
2345
2346#define PGM_BTH_NAME_RC_32BIT_REAL_STR(name) "pgmRCBth32BitReal" #name
2347#define PGM_BTH_NAME_RC_32BIT_PROT_STR(name) "pgmRCBth32BitProt" #name
2348#define PGM_BTH_NAME_RC_32BIT_32BIT_STR(name) "pgmRCBth32Bit32Bit" #name
2349#define PGM_BTH_NAME_RC_PAE_REAL_STR(name) "pgmRCBthPAEReal" #name
2350#define PGM_BTH_NAME_RC_PAE_PROT_STR(name) "pgmRCBthPAEProt" #name
2351#define PGM_BTH_NAME_RC_PAE_32BIT_STR(name) "pgmRCBthPAE32Bit" #name
2352#define PGM_BTH_NAME_RC_PAE_PAE_STR(name) "pgmRCBthPAEPAE" #name
2353#define PGM_BTH_NAME_RC_AMD64_AMD64_STR(name) "pgmRCBthAMD64AMD64" #name
2354#define PGM_BTH_NAME_RC_NESTED_REAL_STR(name) "pgmRCBthNestedReal" #name
2355#define PGM_BTH_NAME_RC_NESTED_PROT_STR(name) "pgmRCBthNestedProt" #name
2356#define PGM_BTH_NAME_RC_NESTED_32BIT_STR(name) "pgmRCBthNested32Bit" #name
2357#define PGM_BTH_NAME_RC_NESTED_PAE_STR(name) "pgmRCBthNestedPAE" #name
2358#define PGM_BTH_NAME_RC_NESTED_AMD64_STR(name) "pgmRCBthNestedAMD64" #name
2359#define PGM_BTH_NAME_RC_EPT_REAL_STR(name) "pgmRCBthEPTReal" #name
2360#define PGM_BTH_NAME_RC_EPT_PROT_STR(name) "pgmRCBthEPTProt" #name
2361#define PGM_BTH_NAME_RC_EPT_32BIT_STR(name) "pgmRCBthEPT32Bit" #name
2362#define PGM_BTH_NAME_RC_EPT_PAE_STR(name) "pgmRCBthEPTPAE" #name
2363#define PGM_BTH_NAME_RC_EPT_AMD64_STR(name) "pgmRCBthEPTAMD64" #name
2364#define PGM_BTH_NAME_R0_32BIT_REAL_STR(name) "pgmR0Bth32BitReal" #name
2365#define PGM_BTH_NAME_R0_32BIT_PROT_STR(name) "pgmR0Bth32BitProt" #name
2366#define PGM_BTH_NAME_R0_32BIT_32BIT_STR(name) "pgmR0Bth32Bit32Bit" #name
2367#define PGM_BTH_NAME_R0_PAE_REAL_STR(name) "pgmR0BthPAEReal" #name
2368#define PGM_BTH_NAME_R0_PAE_PROT_STR(name) "pgmR0BthPAEProt" #name
2369#define PGM_BTH_NAME_R0_PAE_32BIT_STR(name) "pgmR0BthPAE32Bit" #name
2370#define PGM_BTH_NAME_R0_PAE_PAE_STR(name) "pgmR0BthPAEPAE" #name
2371#define PGM_BTH_NAME_R0_AMD64_PROT_STR(name) "pgmR0BthAMD64Prot" #name
2372#define PGM_BTH_NAME_R0_AMD64_AMD64_STR(name) "pgmR0BthAMD64AMD64" #name
2373#define PGM_BTH_NAME_R0_NESTED_REAL_STR(name) "pgmR0BthNestedReal" #name
2374#define PGM_BTH_NAME_R0_NESTED_PROT_STR(name) "pgmR0BthNestedProt" #name
2375#define PGM_BTH_NAME_R0_NESTED_32BIT_STR(name) "pgmR0BthNested32Bit" #name
2376#define PGM_BTH_NAME_R0_NESTED_PAE_STR(name) "pgmR0BthNestedPAE" #name
2377#define PGM_BTH_NAME_R0_NESTED_AMD64_STR(name) "pgmR0BthNestedAMD64" #name
2378#define PGM_BTH_NAME_R0_EPT_REAL_STR(name) "pgmR0BthEPTReal" #name
2379#define PGM_BTH_NAME_R0_EPT_PROT_STR(name) "pgmR0BthEPTProt" #name
2380#define PGM_BTH_NAME_R0_EPT_32BIT_STR(name) "pgmR0BthEPT32Bit" #name
2381#define PGM_BTH_NAME_R0_EPT_PAE_STR(name) "pgmR0BthEPTPAE" #name
2382#define PGM_BTH_NAME_R0_EPT_AMD64_STR(name) "pgmR0BthEPTAMD64" #name
2383
2384#define PGM_BTH_DECL(type, name) PGM_CTX_DECL(type) PGM_BTH_NAME(name)
2385#define PGM_BTH_PFN(name, pVCpu) ((pVCpu)->pgm.s.PGM_CTX(pfn,Bth##name))
2386/** @} */
2387
2388/**
2389 * Data for each paging mode.
2390 */
2391typedef struct PGMMODEDATA
2392{
2393 /** The guest mode type. */
2394 uint32_t uGstType;
2395 /** The shadow mode type. */
2396 uint32_t uShwType;
2397
2398 /** @name Function pointers for Shadow paging.
2399 * @{
2400 */
2401 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2402 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
2403 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2404 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2405
2406 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2407 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2408
2409 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2410 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2411 /** @} */
2412
2413 /** @name Function pointers for Guest paging.
2414 * @{
2415 */
2416 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2417 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
2418 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2419 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2420 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2421 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2422 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2423 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2424 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
2425 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2426 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
2427 /** @} */
2428
2429 /** @name Function pointers for Both Shadow and Guest paging.
2430 * @{
2431 */
2432 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2433 /* no pfnR3BthTrap0eHandler */
2434 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2435 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2436 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2437 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2438 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2439#ifdef VBOX_STRICT
2440 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2441#endif
2442 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2443 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
2444
2445 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2446 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2447 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2448 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2449 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2450 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2451#ifdef VBOX_STRICT
2452 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2453#endif
2454 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2455 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
2456
2457 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
2458 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2459 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
2460 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
2461 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
2462 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
2463#ifdef VBOX_STRICT
2464 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
2465#endif
2466 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
2467 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
2468 /** @} */
2469} PGMMODEDATA, *PPGMMODEDATA;
2470
2471
2472
2473/**
2474 * Converts a PGM pointer into a VM pointer.
2475 * @returns Pointer to the VM structure the PGM is part of.
2476 * @param pPGM Pointer to PGM instance data.
2477 */
2478#define PGM2VM(pPGM) ( (PVM)((char*)pPGM - pPGM->offVM) )
2479
2480/**
2481 * PGM Data (part of VM)
2482 */
2483typedef struct PGM
2484{
2485 /** Offset to the VM structure. */
2486 RTINT offVM;
2487 /** Offset of the PGMCPU structure relative to VMCPU. */
2488 RTINT offVCpuPGM;
2489
2490 /** @cfgm{RamPreAlloc, boolean, false}
2491 * Indicates whether the base RAM should all be allocated before starting
2492 * the VM (default), or if it should be allocated when first written to.
2493 */
2494 bool fRamPreAlloc;
2495 /** Indicates whether write monitoring is currently in use.
2496 * This is used to prevent conflicts between live saving and page sharing
2497 * detection. */
2498 bool fPhysWriteMonitoringEngaged;
2499 /** Alignment padding. */
2500 bool afAlignment0[2];
2501
2502 /*
2503 * This will be redefined at least two more times before we're done, I'm sure.
2504 * The current code is only to get on with the coding.
2505 * - 2004-06-10: initial version, bird.
2506 * - 2004-07-02: 1st time, bird.
2507 * - 2004-10-18: 2nd time, bird.
2508 * - 2005-07-xx: 3rd time, bird.
2509 */
2510
2511 /** The host paging mode. (This is what SUPLib reports.) */
2512 SUPPAGINGMODE enmHostMode;
2513
2514 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
2515 RCPTRTYPE(PX86PTE) paDynPageMap32BitPTEsGC;
2516 /** Pointer to the page table entries for the dynamic page mapping area - GCPtr. */
2517 RCPTRTYPE(PX86PTEPAE) paDynPageMapPaePTEsGC;
2518
2519 /** 4 MB page mask; 32 or 36 bits depending on PSE-36 (identical for all VCPUs) */
2520 RTGCPHYS GCPhys4MBPSEMask;
2521
2522 /** Pointer to the list of RAM ranges (Phys GC -> Phys HC conversion) - for R3.
2523 * This is sorted by physical address and contains no overlapping ranges. */
2524 R3PTRTYPE(PPGMRAMRANGE) pRamRangesR3;
2525 /** R0 pointer corresponding to PGM::pRamRangesR3. */
2526 R0PTRTYPE(PPGMRAMRANGE) pRamRangesR0;
2527 /** RC pointer corresponding to PGM::pRamRangesR3. */
2528 RCPTRTYPE(PPGMRAMRANGE) pRamRangesRC;
2529 /** Generation ID for the RAM ranges. This member is incremented everytime a RAM
2530 * range is linked or unlinked. */
2531 uint32_t volatile idRamRangesGen;
2532
2533 /** Pointer to the list of ROM ranges - for R3.
2534 * This is sorted by physical address and contains no overlapping ranges. */
2535 R3PTRTYPE(PPGMROMRANGE) pRomRangesR3;
2536 /** R0 pointer corresponding to PGM::pRomRangesR3. */
2537 R0PTRTYPE(PPGMROMRANGE) pRomRangesR0;
2538 /** RC pointer corresponding to PGM::pRomRangesR3. */
2539 RCPTRTYPE(PPGMROMRANGE) pRomRangesRC;
2540#if HC_ARCH_BITS == 64
2541 /** Alignment padding. */
2542 RTRCPTR GCPtrPadding2;
2543#endif
2544
2545 /** Pointer to the list of MMIO2 ranges - for R3.
2546 * Registration order. */
2547 R3PTRTYPE(PPGMMMIO2RANGE) pMmio2RangesR3;
2548
2549 /** PGM offset based trees - R3 Ptr. */
2550 R3PTRTYPE(PPGMTREES) pTreesR3;
2551 /** PGM offset based trees - R0 Ptr. */
2552 R0PTRTYPE(PPGMTREES) pTreesR0;
2553 /** PGM offset based trees - RC Ptr. */
2554 RCPTRTYPE(PPGMTREES) pTreesRC;
2555
2556 /** Linked list of GC mappings - for RC.
2557 * The list is sorted ascending on address.
2558 */
2559 RCPTRTYPE(PPGMMAPPING) pMappingsRC;
2560 /** Linked list of GC mappings - for HC.
2561 * The list is sorted ascending on address.
2562 */
2563 R3PTRTYPE(PPGMMAPPING) pMappingsR3;
2564 /** Linked list of GC mappings - for R0.
2565 * The list is sorted ascending on address.
2566 */
2567 R0PTRTYPE(PPGMMAPPING) pMappingsR0;
2568
2569 /** Pointer to the 5 page CR3 content mapping.
2570 * The first page is always the CR3 (in some form) while the 4 other pages
2571 * are used of the PDs in PAE mode. */
2572 RTGCPTR GCPtrCR3Mapping;
2573#if HC_ARCH_BITS == 64 && GC_ARCH_BITS == 32
2574 uint32_t u32Alignment1;
2575#endif
2576
2577 /** Indicates that PGMR3FinalizeMappings has been called and that further
2578 * PGMR3MapIntermediate calls will be rejected. */
2579 bool fFinalizedMappings;
2580 /** If set no conflict checks are required. (boolean) */
2581 bool fMappingsFixed;
2582 /** If set, then no mappings are put into the shadow page table. (boolean) */
2583 bool fDisableMappings;
2584 /** Size of fixed mapping */
2585 uint32_t cbMappingFixed;
2586 /** Base address (GC) of fixed mapping */
2587 RTGCPTR GCPtrMappingFixed;
2588 /** The address of the previous RAM range mapping. */
2589 RTGCPTR GCPtrPrevRamRangeMapping;
2590
2591 /** @name Intermediate Context
2592 * @{ */
2593 /** Pointer to the intermediate page directory - Normal. */
2594 R3PTRTYPE(PX86PD) pInterPD;
2595 /** Pointer to the intermedate page tables - Normal.
2596 * There are two page tables, one for the identity mapping and one for
2597 * the host context mapping (of the core code). */
2598 R3PTRTYPE(PX86PT) apInterPTs[2];
2599 /** Pointer to the intermedate page tables - PAE. */
2600 R3PTRTYPE(PX86PTPAE) apInterPaePTs[2];
2601 /** Pointer to the intermedate page directory - PAE. */
2602 R3PTRTYPE(PX86PDPAE) apInterPaePDs[4];
2603 /** Pointer to the intermedate page directory - PAE. */
2604 R3PTRTYPE(PX86PDPT) pInterPaePDPT;
2605 /** Pointer to the intermedate page-map level 4 - AMD64. */
2606 R3PTRTYPE(PX86PML4) pInterPaePML4;
2607 /** Pointer to the intermedate page directory - AMD64. */
2608 R3PTRTYPE(PX86PDPT) pInterPaePDPT64;
2609 /** The Physical Address (HC) of the intermediate Page Directory - Normal. */
2610 RTHCPHYS HCPhysInterPD;
2611 /** The Physical Address (HC) of the intermediate Page Directory Pointer Table - PAE. */
2612 RTHCPHYS HCPhysInterPaePDPT;
2613 /** The Physical Address (HC) of the intermediate Page Map Level 4 table - AMD64. */
2614 RTHCPHYS HCPhysInterPaePML4;
2615 /** @} */
2616
2617 /** Base address of the dynamic page mapping area.
2618 * The array is MM_HYPER_DYNAMIC_SIZE bytes big.
2619 */
2620 RCPTRTYPE(uint8_t *) pbDynPageMapBaseGC;
2621 /** The index of the last entry used in the dynamic page mapping area. */
2622 RTUINT iDynPageMapLast;
2623 /** Cache containing the last entries in the dynamic page mapping area.
2624 * The cache size is covering half of the mapping area. */
2625 RTHCPHYS aHCPhysDynPageMapCache[MM_HYPER_DYNAMIC_SIZE >> (PAGE_SHIFT + 1)];
2626 /** Keep a lock counter for the full (!) mapping area. */
2627 uint32_t aLockedDynPageMapCache[MM_HYPER_DYNAMIC_SIZE >> (PAGE_SHIFT)];
2628
2629 /** The address of the ring-0 mapping cache if we're making use of it. */
2630 RTR0PTR pvR0DynMapUsed;
2631#if HC_ARCH_BITS == 32
2632 /** Alignment padding that makes the next member start on a 8 byte boundrary. */
2633 uint32_t u32Alignment2;
2634#endif
2635
2636 /** PGM critical section.
2637 * This protects the physical & virtual access handlers, ram ranges,
2638 * and the page flag updating (some of it anyway).
2639 */
2640 PDMCRITSECT CritSect;
2641
2642 /** Pointer to SHW+GST mode data (function pointers).
2643 * The index into this table is made up from */
2644 R3PTRTYPE(PPGMMODEDATA) paModeData;
2645
2646 /** Shadow Page Pool - R3 Ptr. */
2647 R3PTRTYPE(PPGMPOOL) pPoolR3;
2648 /** Shadow Page Pool - R0 Ptr. */
2649 R0PTRTYPE(PPGMPOOL) pPoolR0;
2650 /** Shadow Page Pool - RC Ptr. */
2651 RCPTRTYPE(PPGMPOOL) pPoolRC;
2652
2653 /** We're not in a state which permits writes to guest memory.
2654 * (Only used in strict builds.) */
2655 bool fNoMorePhysWrites;
2656 /** Alignment padding that makes the next member start on a 8 byte boundrary. */
2657 bool afAlignment3[HC_ARCH_BITS == 32 ? 7: 3];
2658
2659 /**
2660 * Data associated with managing the ring-3 mappings of the allocation chunks.
2661 */
2662 struct
2663 {
2664 /** The chunk tree, ordered by chunk id. */
2665#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2666 R3PTRTYPE(PAVLU32NODECORE) pTree;
2667#else
2668 R3R0PTRTYPE(PAVLU32NODECORE) pTree;
2669#endif
2670 /** The chunk age tree, ordered by ageing sequence number. */
2671 R3PTRTYPE(PAVLLU32NODECORE) pAgeTree;
2672 /** The chunk mapping TLB. */
2673 PGMCHUNKR3MAPTLB Tlb;
2674 /** The number of mapped chunks. */
2675 uint32_t c;
2676 /** The maximum number of mapped chunks.
2677 * @cfgm PGM/MaxRing3Chunks */
2678 uint32_t cMax;
2679 /** The current time. */
2680 uint32_t iNow;
2681 /** Number of pgmR3PhysChunkFindUnmapCandidate calls left to the next ageing. */
2682 uint32_t AgeingCountdown;
2683 } ChunkR3Map;
2684
2685 /**
2686 * The page mapping TLB for ring-3 and (for the time being) ring-0.
2687 */
2688 PGMPAGER3MAPTLB PhysTlbHC;
2689
2690 /** @name The zero page.
2691 * @{ */
2692 /** The host physical address of the zero page. */
2693 RTHCPHYS HCPhysZeroPg;
2694 /** The ring-3 mapping of the zero page. */
2695 RTR3PTR pvZeroPgR3;
2696 /** The ring-0 mapping of the zero page. */
2697 RTR0PTR pvZeroPgR0;
2698 /** The GC mapping of the zero page. */
2699 RTGCPTR pvZeroPgRC;
2700#if GC_ARCH_BITS != 32
2701 uint32_t u32ZeroAlignment; /**< Alignment padding. */
2702#endif
2703 /** @}*/
2704
2705 /** The number of handy pages. */
2706 uint32_t cHandyPages;
2707 /**
2708 * Array of handy pages.
2709 *
2710 * This array is used in a two way communication between pgmPhysAllocPage
2711 * and GMMR0AllocateHandyPages, with PGMR3PhysAllocateHandyPages serving as
2712 * an intermediary.
2713 *
2714 * The size of this array is important, see pgmPhysEnsureHandyPage for details.
2715 * (The current size of 32 pages, means 128 KB of handy memory.)
2716 */
2717 GMMPAGEDESC aHandyPages[PGM_HANDY_PAGES];
2718
2719 /**
2720 * Live save data.
2721 */
2722 struct
2723 {
2724 /** Per type statistics. */
2725 struct
2726 {
2727 /** The number of ready pages. */
2728 uint32_t cReadyPages;
2729 /** The number of dirty pages. */
2730 uint32_t cDirtyPages;
2731 /** The number of ready zero pages. */
2732 uint32_t cZeroPages;
2733 /** The number of write monitored pages. */
2734 uint32_t cMonitoredPages;
2735 } Rom,
2736 Mmio2,
2737 Ram;
2738 /** The number of ignored pages in the RAM ranges (i.e. MMIO, MMIO2 and ROM). */
2739 uint32_t cIgnoredPages;
2740 /** Indicates that a live save operation is active. */
2741 bool fActive;
2742 /** Padding. */
2743 bool afReserved[3];
2744 } LiveSave;
2745
2746 /** @name Error injection.
2747 * @{ */
2748 /** Inject handy page allocation errors pretending we're completely out of
2749 * memory. */
2750 bool volatile fErrInjHandyPages;
2751 /** Padding. */
2752 bool afReserved[7];
2753 /** @} */
2754
2755 /** @name Release Statistics
2756 * @{ */
2757 uint32_t cAllPages; /**< The total number of pages. (Should be Private + Shared + Zero.) */
2758 uint32_t cPrivatePages; /**< The number of private pages. */
2759 uint32_t cSharedPages; /**< The number of shared pages. */
2760 uint32_t cZeroPages; /**< The number of zero backed pages. */
2761 uint32_t cMonitoredPages; /**< The number of write monitored pages. */
2762 uint32_t cWrittenToPages; /**< The number of previously write monitored pages. */
2763 uint32_t cWriteLockedPages; /**< The number of write locked pages. */
2764 uint32_t cReadLockedPages; /**< The number of read locked pages. */
2765
2766 /** The number of times we were forced to change the hypervisor region location. */
2767 STAMCOUNTER cRelocations;
2768 /** @} */
2769
2770#ifdef VBOX_WITH_STATISTICS /** @todo move this chunk to the heap. */
2771 /* R3 only: */
2772 STAMCOUNTER StatR3DetectedConflicts; /**< R3: Number of times PGMR3MapHasConflicts() detected a conflict. */
2773 STAMPROFILE StatR3ResolveConflict; /**< R3: pgmR3SyncPTResolveConflict() profiling (includes the entire relocation). */
2774
2775 STAMCOUNTER StatRZChunkR3MapTlbHits; /**< RC/R0: Ring-3/0 chunk mapper TLB hits. */
2776 STAMCOUNTER StatRZChunkR3MapTlbMisses; /**< RC/R0: Ring-3/0 chunk mapper TLB misses. */
2777 STAMCOUNTER StatRZPageMapTlbHits; /**< RC/R0: Ring-3/0 page mapper TLB hits. */
2778 STAMCOUNTER StatRZPageMapTlbMisses; /**< RC/R0: Ring-3/0 page mapper TLB misses. */
2779 STAMCOUNTER StatPageMapTlbFlushes; /**< ALL: Ring-3/0 page mapper TLB flushes. */
2780 STAMCOUNTER StatPageMapTlbFlushEntry; /**< ALL: Ring-3/0 page mapper TLB flushes. */
2781 STAMCOUNTER StatR3ChunkR3MapTlbHits; /**< R3: Ring-3/0 chunk mapper TLB hits. */
2782 STAMCOUNTER StatR3ChunkR3MapTlbMisses; /**< R3: Ring-3/0 chunk mapper TLB misses. */
2783 STAMCOUNTER StatR3PageMapTlbHits; /**< R3: Ring-3/0 page mapper TLB hits. */
2784 STAMCOUNTER StatR3PageMapTlbMisses; /**< R3: Ring-3/0 page mapper TLB misses. */
2785 STAMPROFILE StatRZSyncCR3HandlerVirtualReset; /**< RC/R0: Profiling of the virtual handler resets. */
2786 STAMPROFILE StatRZSyncCR3HandlerVirtualUpdate; /**< RC/R0: Profiling of the virtual handler updates. */
2787 STAMPROFILE StatR3SyncCR3HandlerVirtualReset; /**< R3: Profiling of the virtual handler resets. */
2788 STAMPROFILE StatR3SyncCR3HandlerVirtualUpdate; /**< R3: Profiling of the virtual handler updates. */
2789 STAMCOUNTER StatR3PhysHandlerReset; /**< R3: The number of times PGMHandlerPhysicalReset is called. */
2790 STAMCOUNTER StatRZPhysHandlerReset; /**< RC/R0: The number of times PGMHandlerPhysicalReset is called. */
2791 STAMPROFILE StatRZVirtHandlerSearchByPhys; /**< RC/R0: Profiling of pgmHandlerVirtualFindByPhysAddr. */
2792 STAMPROFILE StatR3VirtHandlerSearchByPhys; /**< R3: Profiling of pgmHandlerVirtualFindByPhysAddr. */
2793 STAMCOUNTER StatRZPageReplaceShared; /**< RC/R0: Times a shared page has been replaced by a private one. */
2794 STAMCOUNTER StatRZPageReplaceZero; /**< RC/R0: Times the zero page has been replaced by a private one. */
2795/// @todo STAMCOUNTER StatRZPageHandyAllocs; /**< RC/R0: The number of times we've executed GMMR3AllocateHandyPages. */
2796 STAMCOUNTER StatR3PageReplaceShared; /**< R3: Times a shared page has been replaced by a private one. */
2797 STAMCOUNTER StatR3PageReplaceZero; /**< R3: Times the zero page has been replaced by a private one. */
2798/// @todo STAMCOUNTER StatR3PageHandyAllocs; /**< R3: The number of times we've executed GMMR3AllocateHandyPages. */
2799
2800 /* RC only: */
2801 STAMCOUNTER StatRCDynMapCacheMisses; /**< RC: The number of dynamic page mapping cache misses */
2802 STAMCOUNTER StatRCDynMapCacheHits; /**< RC: The number of dynamic page mapping cache hits */
2803 STAMCOUNTER StatRCInvlPgConflict; /**< RC: Number of times PGMInvalidatePage() detected a mapping conflict. */
2804 STAMCOUNTER StatRCInvlPgSyncMonCR3; /**< RC: Number of times PGMInvalidatePage() ran into PGM_SYNC_MONITOR_CR3. */
2805
2806 STAMCOUNTER StatRZPhysRead;
2807 STAMCOUNTER StatRZPhysReadBytes;
2808 STAMCOUNTER StatRZPhysWrite;
2809 STAMCOUNTER StatRZPhysWriteBytes;
2810 STAMCOUNTER StatR3PhysRead;
2811 STAMCOUNTER StatR3PhysReadBytes;
2812 STAMCOUNTER StatR3PhysWrite;
2813 STAMCOUNTER StatR3PhysWriteBytes;
2814 STAMCOUNTER StatRCPhysRead;
2815 STAMCOUNTER StatRCPhysReadBytes;
2816 STAMCOUNTER StatRCPhysWrite;
2817 STAMCOUNTER StatRCPhysWriteBytes;
2818
2819 STAMCOUNTER StatRZPhysSimpleRead;
2820 STAMCOUNTER StatRZPhysSimpleReadBytes;
2821 STAMCOUNTER StatRZPhysSimpleWrite;
2822 STAMCOUNTER StatRZPhysSimpleWriteBytes;
2823 STAMCOUNTER StatR3PhysSimpleRead;
2824 STAMCOUNTER StatR3PhysSimpleReadBytes;
2825 STAMCOUNTER StatR3PhysSimpleWrite;
2826 STAMCOUNTER StatR3PhysSimpleWriteBytes;
2827 STAMCOUNTER StatRCPhysSimpleRead;
2828 STAMCOUNTER StatRCPhysSimpleReadBytes;
2829 STAMCOUNTER StatRCPhysSimpleWrite;
2830 STAMCOUNTER StatRCPhysSimpleWriteBytes;
2831
2832# ifdef PGMPOOL_WITH_GCPHYS_TRACKING
2833 STAMCOUNTER StatTrackVirgin; /**< The number of first time shadowings. */
2834 STAMCOUNTER StatTrackAliased; /**< The number of times switching to cRef2, i.e. the page is being shadowed by two PTs. */
2835 STAMCOUNTER StatTrackAliasedMany; /**< The number of times we're tracking using cRef2. */
2836 STAMCOUNTER StatTrackAliasedLots; /**< The number of times we're hitting pages which has overflowed cRef2. */
2837 STAMCOUNTER StatTrackOverflows; /**< The number of times the extent list grows to long. */
2838 STAMPROFILE StatTrackDeref; /**< Profiling of SyncPageWorkerTrackDeref (expensive). */
2839# endif
2840#endif
2841} PGM;
2842#ifndef IN_TSTVMSTRUCTGC /* HACK */
2843AssertCompileMemberAlignment(PGM, paDynPageMap32BitPTEsGC, 8);
2844AssertCompileMemberAlignment(PGM, GCPtrMappingFixed, sizeof(RTGCPTR));
2845AssertCompileMemberAlignment(PGM, HCPhysInterPD, 8);
2846AssertCompileMemberAlignment(PGM, aHCPhysDynPageMapCache, 8);
2847AssertCompileMemberAlignment(PGM, CritSect, 8);
2848AssertCompileMemberAlignment(PGM, ChunkR3Map, 8);
2849AssertCompileMemberAlignment(PGM, PhysTlbHC, 8);
2850AssertCompileMemberAlignment(PGM, HCPhysZeroPg, 8);
2851AssertCompileMemberAlignment(PGM, aHandyPages, 8);
2852AssertCompileMemberAlignment(PGM, cRelocations, 8);
2853#endif /* !IN_TSTVMSTRUCTGC */
2854/** Pointer to the PGM instance data. */
2855typedef PGM *PPGM;
2856
2857
2858/**
2859 * Converts a PGMCPU pointer into a VM pointer.
2860 * @returns Pointer to the VM structure the PGM is part of.
2861 * @param pPGM Pointer to PGMCPU instance data.
2862 */
2863#define PGMCPU2VM(pPGM) ( (PVM)((char*)pPGM - pPGM->offVM) )
2864
2865/**
2866 * Converts a PGMCPU pointer into a PGM pointer.
2867 * @returns Pointer to the VM structure the PGM is part of.
2868 * @param pPGM Pointer to PGMCPU instance data.
2869 */
2870#define PGMCPU2PGM(pPGMCpu) ( (PPGM)((char*)pPGMCpu - pPGMCpu->offPGM) )
2871
2872/**
2873 * PGMCPU Data (part of VMCPU).
2874 */
2875typedef struct PGMCPU
2876{
2877 /** Offset to the VM structure. */
2878 RTINT offVM;
2879 /** Offset to the VMCPU structure. */
2880 RTINT offVCpu;
2881 /** Offset of the PGM structure relative to VMCPU. */
2882 RTINT offPGM;
2883 RTINT uPadding0; /**< structure size alignment. */
2884
2885#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2886 /** Automatically tracked physical memory mapping set.
2887 * Ring-0 and strict raw-mode builds. */
2888 PGMMAPSET AutoSet;
2889#endif
2890
2891 /** A20 gate mask.
2892 * Our current approach to A20 emulation is to let REM do it and don't bother
2893 * anywhere else. The interesting Guests will be operating with it enabled anyway.
2894 * But whould need arrise, we'll subject physical addresses to this mask. */
2895 RTGCPHYS GCPhysA20Mask;
2896 /** A20 gate state - boolean! */
2897 bool fA20Enabled;
2898
2899 /** What needs syncing (PGM_SYNC_*).
2900 * This is used to queue operations for PGMSyncCR3, PGMInvalidatePage,
2901 * PGMFlushTLB, and PGMR3Load. */
2902 RTUINT fSyncFlags;
2903
2904 /** The shadow paging mode. */
2905 PGMMODE enmShadowMode;
2906 /** The guest paging mode. */
2907 PGMMODE enmGuestMode;
2908
2909 /** The current physical address representing in the guest CR3 register. */
2910 RTGCPHYS GCPhysCR3;
2911
2912 /** @name 32-bit Guest Paging.
2913 * @{ */
2914 /** The guest's page directory, R3 pointer. */
2915 R3PTRTYPE(PX86PD) pGst32BitPdR3;
2916#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2917 /** The guest's page directory, R0 pointer. */
2918 R0PTRTYPE(PX86PD) pGst32BitPdR0;
2919#endif
2920 /** The guest's page directory, static RC mapping. */
2921 RCPTRTYPE(PX86PD) pGst32BitPdRC;
2922 /** @} */
2923
2924 /** @name PAE Guest Paging.
2925 * @{ */
2926 /** The guest's page directory pointer table, static RC mapping. */
2927 RCPTRTYPE(PX86PDPT) pGstPaePdptRC;
2928 /** The guest's page directory pointer table, R3 pointer. */
2929 R3PTRTYPE(PX86PDPT) pGstPaePdptR3;
2930#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2931 /** The guest's page directory pointer table, R0 pointer. */
2932 R0PTRTYPE(PX86PDPT) pGstPaePdptR0;
2933#endif
2934
2935 /** The guest's page directories, R3 pointers.
2936 * These are individual pointers and don't have to be adjecent.
2937 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
2938 R3PTRTYPE(PX86PDPAE) apGstPaePDsR3[4];
2939 /** The guest's page directories, R0 pointers.
2940 * Same restrictions as apGstPaePDsR3. */
2941#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2942 R0PTRTYPE(PX86PDPAE) apGstPaePDsR0[4];
2943#endif
2944 /** The guest's page directories, static GC mapping.
2945 * Unlike the R3/R0 array the first entry can be accessed as a 2048 entry PD.
2946 * These don't have to be up-to-date - use pgmGstGetPaePD() to access them. */
2947 RCPTRTYPE(PX86PDPAE) apGstPaePDsRC[4];
2948 /** The physical addresses of the guest page directories (PAE) pointed to by apGstPagePDsHC/GC. */
2949 RTGCPHYS aGCPhysGstPaePDs[4];
2950 /** The physical addresses of the monitored guest page directories (PAE). */
2951 RTGCPHYS aGCPhysGstPaePDsMonitored[4];
2952 /** @} */
2953
2954 /** @name AMD64 Guest Paging.
2955 * @{ */
2956 /** The guest's page directory pointer table, R3 pointer. */
2957 R3PTRTYPE(PX86PML4) pGstAmd64Pml4R3;
2958#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
2959 /** The guest's page directory pointer table, R0 pointer. */
2960 R0PTRTYPE(PX86PML4) pGstAmd64Pml4R0;
2961#endif
2962 /** @} */
2963
2964 /** Pointer to the page of the current active CR3 - R3 Ptr. */
2965 R3PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R3;
2966 /** Pointer to the page of the current active CR3 - R0 Ptr. */
2967 R0PTRTYPE(PPGMPOOLPAGE) pShwPageCR3R0;
2968 /** Pointer to the page of the current active CR3 - RC Ptr. */
2969 RCPTRTYPE(PPGMPOOLPAGE) pShwPageCR3RC;
2970 /* The shadow page pool index of the user table as specified during allocation; useful for freeing root pages */
2971 uint32_t iShwUser;
2972 /* The index into the user table (shadowed) as specified during allocation; useful for freeing root pages. */
2973 uint32_t iShwUserTable;
2974# if HC_ARCH_BITS == 64
2975 RTRCPTR alignment6; /**< structure size alignment. */
2976# endif
2977 /** @} */
2978
2979 /** @name Function pointers for Shadow paging.
2980 * @{
2981 */
2982 DECLR3CALLBACKMEMBER(int, pfnR3ShwRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2983 DECLR3CALLBACKMEMBER(int, pfnR3ShwExit,(PVMCPU pVCpu));
2984 DECLR3CALLBACKMEMBER(int, pfnR3ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2985 DECLR3CALLBACKMEMBER(int, pfnR3ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2986
2987 DECLRCCALLBACKMEMBER(int, pfnRCShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2988 DECLRCCALLBACKMEMBER(int, pfnRCShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2989
2990 DECLR0CALLBACKMEMBER(int, pfnR0ShwGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys));
2991 DECLR0CALLBACKMEMBER(int, pfnR0ShwModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
2992
2993 /** @} */
2994
2995 /** @name Function pointers for Guest paging.
2996 * @{
2997 */
2998 DECLR3CALLBACKMEMBER(int, pfnR3GstRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
2999 DECLR3CALLBACKMEMBER(int, pfnR3GstExit,(PVMCPU pVCpu));
3000 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3001 DECLR3CALLBACKMEMBER(int, pfnR3GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3002 DECLR3CALLBACKMEMBER(int, pfnR3GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3003 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3004 DECLRCCALLBACKMEMBER(int, pfnRCGstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3005 DECLRCCALLBACKMEMBER(int, pfnRCGstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3006#if HC_ARCH_BITS == 64
3007 RTRCPTR alignment3; /**< structure size alignment. */
3008#endif
3009
3010 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPage,(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys));
3011 DECLR0CALLBACKMEMBER(int, pfnR0GstModifyPage,(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cbPages, uint64_t fFlags, uint64_t fMask));
3012 DECLR0CALLBACKMEMBER(int, pfnR0GstGetPDE,(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDEPAE pPde));
3013 /** @} */
3014
3015 /** @name Function pointers for Both Shadow and Guest paging.
3016 * @{
3017 */
3018 DECLR3CALLBACKMEMBER(int, pfnR3BthRelocate,(PVMCPU pVCpu, RTGCPTR offDelta));
3019 /* no pfnR3BthTrap0eHandler */
3020 DECLR3CALLBACKMEMBER(int, pfnR3BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3021 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3022 DECLR3CALLBACKMEMBER(int, pfnR3BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
3023 DECLR3CALLBACKMEMBER(int, pfnR3BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3024 DECLR3CALLBACKMEMBER(int, pfnR3BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3025 DECLR3CALLBACKMEMBER(unsigned, pfnR3BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3026 DECLR3CALLBACKMEMBER(int, pfnR3BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3027 DECLR3CALLBACKMEMBER(int, pfnR3BthUnmapCR3,(PVMCPU pVCpu));
3028
3029 DECLR0CALLBACKMEMBER(int, pfnR0BthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
3030 DECLR0CALLBACKMEMBER(int, pfnR0BthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3031 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3032 DECLR0CALLBACKMEMBER(int, pfnR0BthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
3033 DECLR0CALLBACKMEMBER(int, pfnR0BthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3034 DECLR0CALLBACKMEMBER(int, pfnR0BthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3035 DECLR0CALLBACKMEMBER(unsigned, pfnR0BthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3036 DECLR0CALLBACKMEMBER(int, pfnR0BthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3037 DECLR0CALLBACKMEMBER(int, pfnR0BthUnmapCR3,(PVMCPU pVCpu));
3038
3039 DECLRCCALLBACKMEMBER(int, pfnRCBthTrap0eHandler,(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault));
3040 DECLRCCALLBACKMEMBER(int, pfnRCBthInvalidatePage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3041 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncCR3,(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal));
3042 DECLRCCALLBACKMEMBER(int, pfnRCBthSyncPage,(PVMCPU pVCpu, X86PDE PdeSrc, RTGCPTR GCPtrPage, unsigned cPages, unsigned uError));
3043 DECLRCCALLBACKMEMBER(int, pfnRCBthPrefetchPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage));
3044 DECLRCCALLBACKMEMBER(int, pfnRCBthVerifyAccessSyncPage,(PVMCPU pVCpu, RTGCPTR GCPtrPage, unsigned fFlags, unsigned uError));
3045 DECLRCCALLBACKMEMBER(unsigned, pfnRCBthAssertCR3,(PVMCPU pVCpu, uint64_t cr3, uint64_t cr4, RTGCPTR GCPtr, RTGCPTR cb));
3046 DECLRCCALLBACKMEMBER(int, pfnRCBthMapCR3,(PVMCPU pVCpu, RTGCPHYS GCPhysCR3));
3047 DECLRCCALLBACKMEMBER(int, pfnRCBthUnmapCR3,(PVMCPU pVCpu));
3048 RTRCPTR alignment2; /**< structure size alignment. */
3049 /** @} */
3050
3051 /** For saving stack space, the disassembler state is allocated here instead of
3052 * on the stack.
3053 * @note The DISCPUSTATE structure is not R3/R0/RZ clean! */
3054 union
3055 {
3056 /** The disassembler scratch space. */
3057 DISCPUSTATE DisState;
3058 /** Padding. */
3059 uint8_t abDisStatePadding[DISCPUSTATE_PADDING_SIZE];
3060 };
3061
3062 /* Count the number of pgm pool access handler calls. */
3063 uint64_t cPoolAccessHandler;
3064
3065 /** @name Release Statistics
3066 * @{ */
3067 /** The number of times the guest has switched mode since last reset or statistics reset. */
3068 STAMCOUNTER cGuestModeChanges;
3069 /** @} */
3070
3071#ifdef VBOX_WITH_STATISTICS /** @todo move this chunk to the heap. */
3072 /** @name Statistics
3073 * @{ */
3074 /** RC: Which statistic this \#PF should be attributed to. */
3075 RCPTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionRC;
3076 RTRCPTR padding0;
3077 /** R0: Which statistic this \#PF should be attributed to. */
3078 R0PTRTYPE(PSTAMPROFILE) pStatTrap0eAttributionR0;
3079 RTR0PTR padding1;
3080
3081 /* Common */
3082 STAMCOUNTER StatSyncPtPD[X86_PG_ENTRIES]; /**< SyncPT - PD distribution. */
3083 STAMCOUNTER StatSyncPagePD[X86_PG_ENTRIES]; /**< SyncPage - PD distribution. */
3084
3085 /* R0 only: */
3086 STAMCOUNTER StatR0DynMapMigrateInvlPg; /**< R0: invlpg in PGMDynMapMigrateAutoSet. */
3087 STAMPROFILE StatR0DynMapGCPageInl; /**< R0: Calls to pgmR0DynMapGCPageInlined. */
3088 STAMCOUNTER StatR0DynMapGCPageInlHits; /**< R0: Hash table lookup hits. */
3089 STAMCOUNTER StatR0DynMapGCPageInlMisses; /**< R0: Misses that falls back to code common with PGMDynMapHCPage. */
3090 STAMCOUNTER StatR0DynMapGCPageInlRamHits; /**< R0: 1st ram range hits. */
3091 STAMCOUNTER StatR0DynMapGCPageInlRamMisses; /**< R0: 1st ram range misses, takes slow path. */
3092 STAMPROFILE StatR0DynMapHCPageInl; /**< R0: Calls to pgmR0DynMapHCPageInlined. */
3093 STAMCOUNTER StatR0DynMapHCPageInlHits; /**< R0: Hash table lookup hits. */
3094 STAMCOUNTER StatR0DynMapHCPageInlMisses; /**< R0: Misses that falls back to code common with PGMDynMapHCPage. */
3095 STAMPROFILE StatR0DynMapHCPage; /**< R0: Calls to PGMDynMapHCPage. */
3096 STAMCOUNTER StatR0DynMapSetOptimize; /**< R0: Calls to pgmDynMapOptimizeAutoSet. */
3097 STAMCOUNTER StatR0DynMapSetSearchFlushes; /**< R0: Set search restorting to subset flushes. */
3098 STAMCOUNTER StatR0DynMapSetSearchHits; /**< R0: Set search hits. */
3099 STAMCOUNTER StatR0DynMapSetSearchMisses; /**< R0: Set search misses. */
3100 STAMCOUNTER StatR0DynMapPage; /**< R0: Calls to pgmR0DynMapPage. */
3101 STAMCOUNTER StatR0DynMapPageHits0; /**< R0: Hits at iPage+0. */
3102 STAMCOUNTER StatR0DynMapPageHits1; /**< R0: Hits at iPage+1. */
3103 STAMCOUNTER StatR0DynMapPageHits2; /**< R0: Hits at iPage+2. */
3104 STAMCOUNTER StatR0DynMapPageInvlPg; /**< R0: invlpg. */
3105 STAMCOUNTER StatR0DynMapPageSlow; /**< R0: Calls to pgmR0DynMapPageSlow. */
3106 STAMCOUNTER StatR0DynMapPageSlowLoopHits; /**< R0: Hits in the pgmR0DynMapPageSlow search loop. */
3107 STAMCOUNTER StatR0DynMapPageSlowLoopMisses; /**< R0: Misses in the pgmR0DynMapPageSlow search loop. */
3108 //STAMCOUNTER StatR0DynMapPageSlowLostHits; /**< R0: Lost hits. */
3109 STAMCOUNTER StatR0DynMapSubsets; /**< R0: Times PGMDynMapPushAutoSubset was called. */
3110 STAMCOUNTER StatR0DynMapPopFlushes; /**< R0: Times PGMDynMapPopAutoSubset flushes the subset. */
3111 STAMCOUNTER aStatR0DynMapSetSize[11]; /**< R0: Set size distribution. */
3112
3113 /* RZ only: */
3114 STAMPROFILE StatRZTrap0e; /**< RC/R0: PGMTrap0eHandler() profiling. */
3115 STAMPROFILE StatRZTrap0eTimeCheckPageFault;
3116 STAMPROFILE StatRZTrap0eTimeSyncPT;
3117 STAMPROFILE StatRZTrap0eTimeMapping;
3118 STAMPROFILE StatRZTrap0eTimeOutOfSync;
3119 STAMPROFILE StatRZTrap0eTimeHandlers;
3120 STAMPROFILE StatRZTrap0eTime2CSAM; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is CSAM. */
3121 STAMPROFILE StatRZTrap0eTime2DirtyAndAccessed; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is dirty and/or accessed bit emulation. */
3122 STAMPROFILE StatRZTrap0eTime2GuestTrap; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a guest trap. */
3123 STAMPROFILE StatRZTrap0eTime2HndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a physical handler. */
3124 STAMPROFILE StatRZTrap0eTime2HndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is a virtual handler. */
3125 STAMPROFILE StatRZTrap0eTime2HndUnhandled; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is access outside the monitored areas of a monitored page. */
3126 STAMPROFILE StatRZTrap0eTime2Misc; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is not known. */
3127 STAMPROFILE StatRZTrap0eTime2OutOfSync; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync page. */
3128 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndPhys; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync physical handler page. */
3129 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndVirt; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an out-of-sync virtual handler page. */
3130 STAMPROFILE StatRZTrap0eTime2OutOfSyncHndObs; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is an obsolete handler page. */
3131 STAMPROFILE StatRZTrap0eTime2SyncPT; /**< RC/R0: Profiling of the Trap0eHandler body when the cause is lazy syncing of a PT. */
3132 STAMCOUNTER StatRZTrap0eConflicts; /**< RC/R0: The number of times \#PF was caused by an undetected conflict. */
3133 STAMCOUNTER StatRZTrap0eHandlersMapping; /**< RC/R0: Number of traps due to access handlers in mappings. */
3134 STAMCOUNTER StatRZTrap0eHandlersOutOfSync; /**< RC/R0: Number of out-of-sync handled pages. */
3135 STAMCOUNTER StatRZTrap0eHandlersPhysical; /**< RC/R0: Number of traps due to physical access handlers. */
3136 STAMCOUNTER StatRZTrap0eHandlersVirtual; /**< RC/R0: Number of traps due to virtual access handlers. */
3137 STAMCOUNTER StatRZTrap0eHandlersVirtualByPhys; /**< RC/R0: Number of traps due to virtual access handlers found by physical address. */
3138 STAMCOUNTER StatRZTrap0eHandlersVirtualUnmarked;/**< RC/R0: Number of traps due to virtual access handlers found by virtual address (without proper physical flags). */
3139 STAMCOUNTER StatRZTrap0eHandlersUnhandled; /**< RC/R0: Number of traps due to access outside range of monitored page(s). */
3140 STAMCOUNTER StatRZTrap0eHandlersInvalid; /**< RC/R0: Number of traps due to access to invalid physical memory. */
3141 STAMCOUNTER StatRZTrap0eUSNotPresentRead; /**< RC/R0: #PF err kind */
3142 STAMCOUNTER StatRZTrap0eUSNotPresentWrite; /**< RC/R0: #PF err kind */
3143 STAMCOUNTER StatRZTrap0eUSWrite; /**< RC/R0: #PF err kind */
3144 STAMCOUNTER StatRZTrap0eUSReserved; /**< RC/R0: #PF err kind */
3145 STAMCOUNTER StatRZTrap0eUSNXE; /**< RC/R0: #PF err kind */
3146 STAMCOUNTER StatRZTrap0eUSRead; /**< RC/R0: #PF err kind */
3147 STAMCOUNTER StatRZTrap0eSVNotPresentRead; /**< RC/R0: #PF err kind */
3148 STAMCOUNTER StatRZTrap0eSVNotPresentWrite; /**< RC/R0: #PF err kind */
3149 STAMCOUNTER StatRZTrap0eSVWrite; /**< RC/R0: #PF err kind */
3150 STAMCOUNTER StatRZTrap0eSVReserved; /**< RC/R0: #PF err kind */
3151 STAMCOUNTER StatRZTrap0eSNXE; /**< RC/R0: #PF err kind */
3152 STAMCOUNTER StatRZTrap0eGuestPF; /**< RC/R0: Real guest #PFs. */
3153 STAMCOUNTER StatRZTrap0eGuestPFUnh; /**< RC/R0: Real guest #PF ending up at the end of the #PF code. */
3154 STAMCOUNTER StatRZTrap0eGuestPFMapping; /**< RC/R0: Real guest #PF to HMA or other mapping. */
3155 STAMCOUNTER StatRZTrap0eWPEmulInRZ; /**< RC/R0: WP=0 virtualization trap, handled. */
3156 STAMCOUNTER StatRZTrap0eWPEmulToR3; /**< RC/R0: WP=0 virtualization trap, chickened out. */
3157 STAMCOUNTER StatRZTrap0ePD[X86_PG_ENTRIES]; /**< RC/R0: PD distribution of the #PFs. */
3158 STAMCOUNTER StatRZGuestCR3WriteHandled; /**< RC/R0: The number of times WriteHandlerCR3() was successfully called. */
3159 STAMCOUNTER StatRZGuestCR3WriteUnhandled; /**< RC/R0: The number of times WriteHandlerCR3() was called and we had to fall back to the recompiler. */
3160 STAMCOUNTER StatRZGuestCR3WriteConflict; /**< RC/R0: The number of times WriteHandlerCR3() was called and a conflict was detected. */
3161 STAMCOUNTER StatRZGuestROMWriteHandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was successfully called. */
3162 STAMCOUNTER StatRZGuestROMWriteUnhandled; /**< RC/R0: The number of times pgmPhysRomWriteHandler() was called and we had to fall back to the recompiler */
3163
3164 /* HC - R3 and (maybe) R0: */
3165
3166 /* RZ & R3: */
3167 STAMPROFILE StatRZSyncCR3; /**< RC/R0: PGMSyncCR3() profiling. */
3168 STAMPROFILE StatRZSyncCR3Handlers; /**< RC/R0: Profiling of the PGMSyncCR3() update handler section. */
3169 STAMCOUNTER StatRZSyncCR3Global; /**< RC/R0: The number of global CR3 syncs. */
3170 STAMCOUNTER StatRZSyncCR3NotGlobal; /**< RC/R0: The number of non-global CR3 syncs. */
3171 STAMCOUNTER StatRZSyncCR3DstCacheHit; /**< RC/R0: The number of times we got some kind of cache hit on a page table. */
3172 STAMCOUNTER StatRZSyncCR3DstFreed; /**< RC/R0: The number of times we've had to free a shadow entry. */
3173 STAMCOUNTER StatRZSyncCR3DstFreedSrcNP; /**< RC/R0: The number of times we've had to free a shadow entry for which the source entry was not present. */
3174 STAMCOUNTER StatRZSyncCR3DstNotPresent; /**< RC/R0: The number of times we've encountered a not present shadow entry for a present guest entry. */
3175 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPD; /**< RC/R0: The number of times a global page directory wasn't flushed. */
3176 STAMCOUNTER StatRZSyncCR3DstSkippedGlobalPT; /**< RC/R0: The number of times a page table with only global entries wasn't flushed. */
3177 STAMPROFILE StatRZSyncPT; /**< RC/R0: PGMSyncPT() profiling. */
3178 STAMCOUNTER StatRZSyncPTFailed; /**< RC/R0: The number of times PGMSyncPT() failed. */
3179 STAMCOUNTER StatRZSyncPT4K; /**< RC/R0: Number of 4KB syncs. */
3180 STAMCOUNTER StatRZSyncPT4M; /**< RC/R0: Number of 4MB syncs. */
3181 STAMCOUNTER StatRZSyncPagePDNAs; /**< RC/R0: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3182 STAMCOUNTER StatRZSyncPagePDOutOfSync; /**< RC/R0: The number of time we've encountered an out-of-sync PD in SyncPage. */
3183 STAMCOUNTER StatRZAccessedPage; /**< RC/R0: The number of pages marked not present for accessed bit emulation. */
3184 STAMPROFILE StatRZDirtyBitTracking; /**< RC/R0: Profiling the dirty bit tracking in CheckPageFault().. */
3185 STAMCOUNTER StatRZDirtyPage; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3186 STAMCOUNTER StatRZDirtyPageBig; /**< RC/R0: The number of pages marked read-only for dirty bit tracking. */
3187 STAMCOUNTER StatRZDirtyPageSkipped; /**< RC/R0: The number of pages already dirty or readonly. */
3188 STAMCOUNTER StatRZDirtyPageTrap; /**< RC/R0: The number of traps generated for dirty bit tracking. */
3189 STAMCOUNTER StatRZDirtyPageStale; /**< RC/R0: The number of traps generated for dirty bit tracking. (stale tlb entries) */
3190 STAMCOUNTER StatRZDirtyTrackRealPF; /**< RC/R0: The number of real pages faults during dirty bit tracking. */
3191 STAMCOUNTER StatRZDirtiedPage; /**< RC/R0: The number of pages marked dirty because of write accesses. */
3192 STAMCOUNTER StatRZPageAlreadyDirty; /**< RC/R0: The number of pages already marked dirty because of write accesses. */
3193 STAMPROFILE StatRZInvalidatePage; /**< RC/R0: PGMInvalidatePage() profiling. */
3194 STAMCOUNTER StatRZInvalidatePage4KBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4KB page. */
3195 STAMCOUNTER StatRZInvalidatePage4MBPages; /**< RC/R0: The number of times PGMInvalidatePage() was called for a 4MB page. */
3196 STAMCOUNTER StatRZInvalidatePage4MBPagesSkip; /**< RC/R0: The number of times PGMInvalidatePage() skipped a 4MB page. */
3197 STAMCOUNTER StatRZInvalidatePagePDMappings; /**< RC/R0: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3198 STAMCOUNTER StatRZInvalidatePagePDNAs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3199 STAMCOUNTER StatRZInvalidatePagePDNPs; /**< RC/R0: The number of times PGMInvalidatePage() was called for a not present page directory. */
3200 STAMCOUNTER StatRZInvalidatePagePDOutOfSync; /**< RC/R0: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3201 STAMCOUNTER StatRZInvalidatePageSkipped; /**< RC/R0: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3202 STAMCOUNTER StatRZPageOutOfSyncUser; /**< RC/R0: The number of times user page is out of sync was detected in #PF or VerifyAccessSyncPage. */
3203 STAMCOUNTER StatRZPageOutOfSyncSupervisor; /**< RC/R0: The number of times supervisor page is out of sync was detected in in #PF or VerifyAccessSyncPage. */
3204 STAMCOUNTER StatRZPageOutOfSyncUserWrite; /**< RC/R0: The number of times user page is out of sync was detected in #PF. */
3205 STAMCOUNTER StatRZPageOutOfSyncSupervisorWrite; /**< RC/R0: The number of times supervisor page is out of sync was detected in in #PF. */
3206 STAMPROFILE StatRZPrefetch; /**< RC/R0: PGMPrefetchPage. */
3207 STAMPROFILE StatRZFlushTLB; /**< RC/R0: Profiling of the PGMFlushTLB() body. */
3208 STAMCOUNTER StatRZFlushTLBNewCR3; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3209 STAMCOUNTER StatRZFlushTLBNewCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3210 STAMCOUNTER StatRZFlushTLBSameCR3; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3211 STAMCOUNTER StatRZFlushTLBSameCR3Global; /**< RC/R0: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3212 STAMPROFILE StatRZGstModifyPage; /**< RC/R0: Profiling of the PGMGstModifyPage() body */
3213
3214 STAMPROFILE StatR3SyncCR3; /**< R3: PGMSyncCR3() profiling. */
3215 STAMPROFILE StatR3SyncCR3Handlers; /**< R3: Profiling of the PGMSyncCR3() update handler section. */
3216 STAMCOUNTER StatR3SyncCR3Global; /**< R3: The number of global CR3 syncs. */
3217 STAMCOUNTER StatR3SyncCR3NotGlobal; /**< R3: The number of non-global CR3 syncs. */
3218 STAMCOUNTER StatR3SyncCR3DstFreed; /**< R3: The number of times we've had to free a shadow entry. */
3219 STAMCOUNTER StatR3SyncCR3DstFreedSrcNP; /**< R3: The number of times we've had to free a shadow entry for which the source entry was not present. */
3220 STAMCOUNTER StatR3SyncCR3DstNotPresent; /**< R3: The number of times we've encountered a not present shadow entry for a present guest entry. */
3221 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPD; /**< R3: The number of times a global page directory wasn't flushed. */
3222 STAMCOUNTER StatR3SyncCR3DstSkippedGlobalPT; /**< R3: The number of times a page table with only global entries wasn't flushed. */
3223 STAMCOUNTER StatR3SyncCR3DstCacheHit; /**< R3: The number of times we got some kind of cache hit on a page table. */
3224 STAMPROFILE StatR3SyncPT; /**< R3: PGMSyncPT() profiling. */
3225 STAMCOUNTER StatR3SyncPTFailed; /**< R3: The number of times PGMSyncPT() failed. */
3226 STAMCOUNTER StatR3SyncPT4K; /**< R3: Number of 4KB syncs. */
3227 STAMCOUNTER StatR3SyncPT4M; /**< R3: Number of 4MB syncs. */
3228 STAMCOUNTER StatR3SyncPagePDNAs; /**< R3: The number of time we've marked a PD not present from SyncPage to virtualize the accessed bit. */
3229 STAMCOUNTER StatR3SyncPagePDOutOfSync; /**< R3: The number of time we've encountered an out-of-sync PD in SyncPage. */
3230 STAMCOUNTER StatR3AccessedPage; /**< R3: The number of pages marked not present for accessed bit emulation. */
3231 STAMPROFILE StatR3DirtyBitTracking; /**< R3: Profiling the dirty bit tracking in CheckPageFault(). */
3232 STAMCOUNTER StatR3DirtyPage; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3233 STAMCOUNTER StatR3DirtyPageBig; /**< R3: The number of pages marked read-only for dirty bit tracking. */
3234 STAMCOUNTER StatR3DirtyPageSkipped; /**< R3: The number of pages already dirty or readonly. */
3235 STAMCOUNTER StatR3DirtyPageTrap; /**< R3: The number of traps generated for dirty bit tracking. */
3236 STAMCOUNTER StatR3DirtyTrackRealPF; /**< R3: The number of real pages faults during dirty bit tracking. */
3237 STAMCOUNTER StatR3DirtiedPage; /**< R3: The number of pages marked dirty because of write accesses. */
3238 STAMCOUNTER StatR3PageAlreadyDirty; /**< R3: The number of pages already marked dirty because of write accesses. */
3239 STAMPROFILE StatR3InvalidatePage; /**< R3: PGMInvalidatePage() profiling. */
3240 STAMCOUNTER StatR3InvalidatePage4KBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4KB page. */
3241 STAMCOUNTER StatR3InvalidatePage4MBPages; /**< R3: The number of times PGMInvalidatePage() was called for a 4MB page. */
3242 STAMCOUNTER StatR3InvalidatePage4MBPagesSkip; /**< R3: The number of times PGMInvalidatePage() skipped a 4MB page. */
3243 STAMCOUNTER StatR3InvalidatePagePDNAs; /**< R3: The number of times PGMInvalidatePage() was called for a not accessed page directory. */
3244 STAMCOUNTER StatR3InvalidatePagePDNPs; /**< R3: The number of times PGMInvalidatePage() was called for a not present page directory. */
3245 STAMCOUNTER StatR3InvalidatePagePDMappings; /**< R3: The number of times PGMInvalidatePage() was called for a page directory containing mappings (no conflict). */
3246 STAMCOUNTER StatR3InvalidatePagePDOutOfSync; /**< R3: The number of times PGMInvalidatePage() was called for an out of sync page directory. */
3247 STAMCOUNTER StatR3InvalidatePageSkipped; /**< R3: The number of times PGMInvalidatePage() was skipped due to not present shw or pending pending SyncCR3. */
3248 STAMCOUNTER StatR3PageOutOfSyncUser; /**< R3: The number of times user page is out of sync was detected in #PF or VerifyAccessSyncPage. */
3249 STAMCOUNTER StatR3PageOutOfSyncSupervisor; /**< R3: The number of times supervisor page is out of sync was detected in in #PF or VerifyAccessSyncPage. */
3250 STAMCOUNTER StatR3PageOutOfSyncUserWrite; /**< R3: The number of times user page is out of sync was detected in #PF. */
3251 STAMCOUNTER StatR3PageOutOfSyncSupervisorWrite; /**< R3: The number of times supervisor page is out of sync was detected in in #PF. */
3252 STAMPROFILE StatR3Prefetch; /**< R3: PGMPrefetchPage. */
3253 STAMPROFILE StatR3FlushTLB; /**< R3: Profiling of the PGMFlushTLB() body. */
3254 STAMCOUNTER StatR3FlushTLBNewCR3; /**< R3: The number of times PGMFlushTLB was called with a new CR3, non-global. (switch) */
3255 STAMCOUNTER StatR3FlushTLBNewCR3Global; /**< R3: The number of times PGMFlushTLB was called with a new CR3, global. (switch) */
3256 STAMCOUNTER StatR3FlushTLBSameCR3; /**< R3: The number of times PGMFlushTLB was called with the same CR3, non-global. (flush) */
3257 STAMCOUNTER StatR3FlushTLBSameCR3Global; /**< R3: The number of times PGMFlushTLB was called with the same CR3, global. (flush) */
3258 STAMPROFILE StatR3GstModifyPage; /**< R3: Profiling of the PGMGstModifyPage() body */
3259 /** @} */
3260#endif /* VBOX_WITH_STATISTICS */
3261} PGMCPU;
3262/** Pointer to the per-cpu PGM data. */
3263typedef PGMCPU *PPGMCPU;
3264
3265
3266/** @name PGM::fSyncFlags Flags
3267 * @{
3268 */
3269/** Updates the virtual access handler state bit in PGMPAGE. */
3270#define PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL RT_BIT(0)
3271/** Always sync CR3. */
3272#define PGM_SYNC_ALWAYS RT_BIT(1)
3273/** Check monitoring on next CR3 (re)load and invalidate page.
3274 * @todo This is obsolete now. Remove after 2.2.0 is branched off. */
3275#define PGM_SYNC_MONITOR_CR3 RT_BIT(2)
3276/** Check guest mapping in SyncCR3. */
3277#define PGM_SYNC_MAP_CR3 RT_BIT(3)
3278/** Clear the page pool (a light weight flush). */
3279#define PGM_SYNC_CLEAR_PGM_POOL_BIT 8
3280#define PGM_SYNC_CLEAR_PGM_POOL RT_BIT(PGM_SYNC_CLEAR_PGM_POOL_BIT)
3281/** @} */
3282
3283
3284RT_C_DECLS_BEGIN
3285
3286int pgmLock(PVM pVM);
3287void pgmUnlock(PVM pVM);
3288
3289int pgmR3SyncPTResolveConflict(PVM pVM, PPGMMAPPING pMapping, PX86PD pPDSrc, RTGCPTR GCPtrOldMapping);
3290int pgmR3SyncPTResolveConflictPAE(PVM pVM, PPGMMAPPING pMapping, RTGCPTR GCPtrOldMapping);
3291PPGMMAPPING pgmGetMapping(PVM pVM, RTGCPTR GCPtr);
3292void pgmR3MapRelocate(PVM pVM, PPGMMAPPING pMapping, RTGCPTR GCPtrOldMapping, RTGCPTR GCPtrNewMapping);
3293DECLCALLBACK(void) pgmR3MapInfo(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
3294
3295void pgmR3HandlerPhysicalUpdateAll(PVM pVM);
3296bool pgmHandlerPhysicalIsAll(PVM pVM, RTGCPHYS GCPhys);
3297void pgmHandlerPhysicalResetAliasedPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhysPage);
3298int pgmHandlerVirtualFindByPhysAddr(PVM pVM, RTGCPHYS GCPhys, PPGMVIRTHANDLER *ppVirt, unsigned *piPage);
3299DECLCALLBACK(int) pgmHandlerVirtualResetOne(PAVLROGCPTRNODECORE pNode, void *pvUser);
3300#if defined(VBOX_STRICT) || defined(LOG_ENABLED)
3301void pgmHandlerVirtualDumpPhysPages(PVM pVM);
3302#else
3303# define pgmHandlerVirtualDumpPhysPages(a) do { } while (0)
3304#endif
3305DECLCALLBACK(void) pgmR3InfoHandlers(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
3306int pgmR3InitSavedState(PVM pVM, uint64_t cbRam);
3307
3308int pgmPhysAllocPage(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3309int pgmPhysPageLoadIntoTlb(PPGM pPGM, RTGCPHYS GCPhys);
3310int pgmPhysPageLoadIntoTlbWithPage(PPGM pPGM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3311void pgmPhysPageMakeWriteMonitoredWritable(PVM pVM, PPGMPAGE pPage);
3312int pgmPhysPageMakeWritable(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3313int pgmPhysPageMakeWritableUnlocked(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys);
3314int pgmPhysPageMakeWritableAndMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3315int pgmPhysPageMap(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3316int pgmPhysPageMapReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void const **ppv);
3317int pgmPhysPageMapByPageID(PVM pVM, uint32_t idPage, RTHCPHYS HCPhys, void **ppv);
3318int pgmPhysGCPhys2CCPtrInternal(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, void **ppv);
3319int pgmPhysGCPhys2CCPtrInternalReadOnly(PVM pVM, PPGMPAGE pPage, RTGCPHYS GCPhys, const void **ppv);
3320VMMDECL(int) pgmPhysRomWriteHandler(PVM pVM, RTGCUINT uErrorCode, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault, RTGCPHYS GCPhysFault, void *pvUser);
3321#ifdef IN_RING3
3322void pgmR3PhysRelinkRamRanges(PVM pVM);
3323int pgmR3PhysRamPreAllocate(PVM pVM);
3324int pgmR3PhysRamReset(PVM pVM);
3325int pgmR3PhysRomReset(PVM pVM);
3326int pgmR3PhysChunkMap(PVM pVM, uint32_t idChunk, PPPGMCHUNKR3MAP ppChunk);
3327
3328int pgmR3PoolInit(PVM pVM);
3329void pgmR3PoolRelocate(PVM pVM);
3330void pgmR3PoolReset(PVM pVM);
3331void pgmR3PoolClearAll(PVM pVM);
3332
3333#endif /* IN_RING3 */
3334#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3335int pgmR0DynMapHCPageCommon(PVM pVM, PPGMMAPSET pSet, RTHCPHYS HCPhys, void **ppv);
3336#endif
3337int pgmPoolAllocEx(PVM pVM, RTGCPHYS GCPhys, PGMPOOLKIND enmKind, PGMPOOLACCESS enmAccess, uint16_t iUser, uint32_t iUserTable, PPPGMPOOLPAGE ppPage, bool fLockPage = false);
3338
3339DECLINLINE(int) pgmPoolAlloc(PVM pVM, RTGCPHYS GCPhys, PGMPOOLKIND enmKind, uint16_t iUser, uint32_t iUserTable, PPPGMPOOLPAGE ppPage, bool fLockPage = false)
3340{
3341 return pgmPoolAllocEx(pVM, GCPhys, enmKind, PGMPOOLACCESS_DONTCARE, iUser, iUserTable, ppPage, fLockPage);
3342}
3343
3344void pgmPoolFree(PVM pVM, RTHCPHYS HCPhys, uint16_t iUser, uint32_t iUserTable);
3345void pgmPoolFreeByPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage, uint16_t iUser, uint32_t iUserTable);
3346int pgmPoolFlushPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3347void pgmPoolFlushPageByGCPhys(PVM pVM, RTGCPHYS GCPhys);
3348PPGMPOOLPAGE pgmPoolGetPage(PPGMPOOL pPool, RTHCPHYS HCPhys);
3349int pgmPoolSyncCR3(PVMCPU pVCpu);
3350bool pgmPoolIsDirtyPage(PVM pVM, RTGCPHYS GCPhys);
3351int pgmPoolTrackUpdateGCPhys(PVM pVM, PPGMPAGE pPhysPage, bool fFlushPTEs, bool *pfFlushTLBs);
3352DECLINLINE(int) pgmPoolTrackFlushGCPhys(PVM pVM, PPGMPAGE pPhysPage, bool *pfFlushTLBs)
3353{
3354 return pgmPoolTrackUpdateGCPhys(pVM, pPhysPage, true /* flush PTEs */, pfFlushTLBs);
3355}
3356
3357uint16_t pgmPoolTrackPhysExtAddref(PVM pVM, uint16_t u16, uint16_t iShwPT);
3358void pgmPoolTrackPhysExtDerefGCPhys(PPGMPOOL pPool, PPGMPOOLPAGE pPoolPage, PPGMPAGE pPhysPage);
3359void pgmPoolTracDerefGCPhysHint(PPGMPOOL pPool, PPGMPOOLPAGE pPage, RTHCPHYS HCPhys, RTGCPHYS GCPhysHint);
3360#ifdef PGMPOOL_WITH_MONITORING
3361void pgmPoolMonitorChainChanging(PVMCPU pVCpu, PPGMPOOL pPool, PPGMPOOLPAGE pPage, RTGCPHYS GCPhysFault, CTXTYPE(RTGCPTR, RTHCPTR, RTGCPTR) pvAddress, PDISCPUSTATE pCpu);
3362int pgmPoolMonitorChainFlush(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3363void pgmPoolMonitorModifiedInsert(PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3364#endif
3365
3366void pgmPoolAddDirtyPage(PVM pVM, PPGMPOOL pPool, PPGMPOOLPAGE pPage);
3367void pgmPoolResetDirtyPages(PVM pVM);
3368
3369int pgmR3ExitShadowModeBeforePoolFlush(PVM pVM, PVMCPU pVCpu);
3370int pgmR3ReEnterShadowModeAfterPoolFlush(PVM pVM, PVMCPU pVCpu);
3371
3372void pgmMapSetShadowPDEs(PVM pVM, PPGMMAPPING pMap, unsigned iNewPDE);
3373void pgmMapClearShadowPDEs(PVM pVM, PPGMPOOLPAGE pShwPageCR3, PPGMMAPPING pMap, unsigned iOldPDE, bool fDeactivateCR3);
3374int pgmMapActivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
3375int pgmMapDeactivateCR3(PVM pVM, PPGMPOOLPAGE pShwPageCR3);
3376
3377int pgmShwSyncPaePDPtr(PVMCPU pVCpu, RTGCPTR GCPtr, PX86PDPE pGstPdpe, PX86PDPAE *ppPD);
3378#ifndef IN_RC
3379int pgmShwSyncLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PX86PML4E pGstPml4e, PX86PDPE pGstPdpe, PX86PDPAE *ppPD);
3380#endif
3381int pgmShwGetEPTPDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PEPTPDPT *ppPdpt, PEPTPD *ppPD);
3382
3383PX86PD pgmGstLazyMap32BitPD(PPGMCPU pPGM);
3384PX86PDPT pgmGstLazyMapPaePDPT(PPGMCPU pPGM);
3385PX86PDPAE pgmGstLazyMapPaePD(PPGMCPU pPGM, uint32_t iPdpt);
3386PX86PML4 pgmGstLazyMapPml4(PPGMCPU pPGM);
3387
3388RT_C_DECLS_END
3389
3390
3391/**
3392 * Gets the PGMRAMRANGE structure for a guest page.
3393 *
3394 * @returns Pointer to the RAM range on success.
3395 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3396 *
3397 * @param pPGM PGM handle.
3398 * @param GCPhys The GC physical address.
3399 */
3400DECLINLINE(PPGMRAMRANGE) pgmPhysGetRange(PPGM pPGM, RTGCPHYS GCPhys)
3401{
3402 /*
3403 * Optimize for the first range.
3404 */
3405 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3406 RTGCPHYS off = GCPhys - pRam->GCPhys;
3407 if (RT_UNLIKELY(off >= pRam->cb))
3408 {
3409 do
3410 {
3411 pRam = pRam->CTX_SUFF(pNext);
3412 if (RT_UNLIKELY(!pRam))
3413 break;
3414 off = GCPhys - pRam->GCPhys;
3415 } while (off >= pRam->cb);
3416 }
3417 return pRam;
3418}
3419
3420
3421/**
3422 * Gets the PGMPAGE structure for a guest page.
3423 *
3424 * @returns Pointer to the page on success.
3425 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3426 *
3427 * @param pPGM PGM handle.
3428 * @param GCPhys The GC physical address.
3429 */
3430DECLINLINE(PPGMPAGE) pgmPhysGetPage(PPGM pPGM, RTGCPHYS GCPhys)
3431{
3432 /*
3433 * Optimize for the first range.
3434 */
3435 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3436 RTGCPHYS off = GCPhys - pRam->GCPhys;
3437 if (RT_UNLIKELY(off >= pRam->cb))
3438 {
3439 do
3440 {
3441 pRam = pRam->CTX_SUFF(pNext);
3442 if (RT_UNLIKELY(!pRam))
3443 return NULL;
3444 off = GCPhys - pRam->GCPhys;
3445 } while (off >= pRam->cb);
3446 }
3447 return &pRam->aPages[off >> PAGE_SHIFT];
3448}
3449
3450
3451/**
3452 * Gets the PGMPAGE structure for a guest page.
3453 *
3454 * Old Phys code: Will make sure the page is present.
3455 *
3456 * @returns VBox status code.
3457 * @retval VINF_SUCCESS and a valid *ppPage on success.
3458 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if the address isn't valid.
3459 *
3460 * @param pPGM PGM handle.
3461 * @param GCPhys The GC physical address.
3462 * @param ppPage Where to store the page pointer on success.
3463 */
3464DECLINLINE(int) pgmPhysGetPageEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage)
3465{
3466 /*
3467 * Optimize for the first range.
3468 */
3469 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3470 RTGCPHYS off = GCPhys - pRam->GCPhys;
3471 if (RT_UNLIKELY(off >= pRam->cb))
3472 {
3473 do
3474 {
3475 pRam = pRam->CTX_SUFF(pNext);
3476 if (RT_UNLIKELY(!pRam))
3477 {
3478 *ppPage = NULL; /* avoid incorrect and very annoying GCC warnings */
3479 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3480 }
3481 off = GCPhys - pRam->GCPhys;
3482 } while (off >= pRam->cb);
3483 }
3484 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3485 return VINF_SUCCESS;
3486}
3487
3488
3489
3490
3491/**
3492 * Gets the PGMPAGE structure for a guest page.
3493 *
3494 * Old Phys code: Will make sure the page is present.
3495 *
3496 * @returns VBox status code.
3497 * @retval VINF_SUCCESS and a valid *ppPage on success.
3498 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if the address isn't valid.
3499 *
3500 * @param pPGM PGM handle.
3501 * @param GCPhys The GC physical address.
3502 * @param ppPage Where to store the page pointer on success.
3503 * @param ppRamHint Where to read and store the ram list hint.
3504 * The caller initializes this to NULL before the call.
3505 */
3506DECLINLINE(int) pgmPhysGetPageWithHintEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage, PPGMRAMRANGE *ppRamHint)
3507{
3508 RTGCPHYS off;
3509 PPGMRAMRANGE pRam = *ppRamHint;
3510 if ( !pRam
3511 || RT_UNLIKELY((off = GCPhys - pRam->GCPhys) >= pRam->cb))
3512 {
3513 pRam = pPGM->CTX_SUFF(pRamRanges);
3514 off = GCPhys - pRam->GCPhys;
3515 if (RT_UNLIKELY(off >= pRam->cb))
3516 {
3517 do
3518 {
3519 pRam = pRam->CTX_SUFF(pNext);
3520 if (RT_UNLIKELY(!pRam))
3521 {
3522 *ppPage = NULL; /* Kill the incorrect and extremely annoying GCC warnings. */
3523 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3524 }
3525 off = GCPhys - pRam->GCPhys;
3526 } while (off >= pRam->cb);
3527 }
3528 *ppRamHint = pRam;
3529 }
3530 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3531 return VINF_SUCCESS;
3532}
3533
3534
3535/**
3536 * Gets the PGMPAGE structure for a guest page together with the PGMRAMRANGE.
3537 *
3538 * @returns Pointer to the page on success.
3539 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3540 *
3541 * @param pPGM PGM handle.
3542 * @param GCPhys The GC physical address.
3543 * @param ppRam Where to store the pointer to the PGMRAMRANGE.
3544 */
3545DECLINLINE(PPGMPAGE) pgmPhysGetPageAndRange(PPGM pPGM, RTGCPHYS GCPhys, PPGMRAMRANGE *ppRam)
3546{
3547 /*
3548 * Optimize for the first range.
3549 */
3550 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3551 RTGCPHYS off = GCPhys - pRam->GCPhys;
3552 if (RT_UNLIKELY(off >= pRam->cb))
3553 {
3554 do
3555 {
3556 pRam = pRam->CTX_SUFF(pNext);
3557 if (RT_UNLIKELY(!pRam))
3558 return NULL;
3559 off = GCPhys - pRam->GCPhys;
3560 } while (off >= pRam->cb);
3561 }
3562 *ppRam = pRam;
3563 return &pRam->aPages[off >> PAGE_SHIFT];
3564}
3565
3566
3567/**
3568 * Gets the PGMPAGE structure for a guest page together with the PGMRAMRANGE.
3569 *
3570 * @returns Pointer to the page on success.
3571 * @returns NULL on a VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS condition.
3572 *
3573 * @param pPGM PGM handle.
3574 * @param GCPhys The GC physical address.
3575 * @param ppPage Where to store the pointer to the PGMPAGE structure.
3576 * @param ppRam Where to store the pointer to the PGMRAMRANGE structure.
3577 */
3578DECLINLINE(int) pgmPhysGetPageAndRangeEx(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGE ppPage, PPGMRAMRANGE *ppRam)
3579{
3580 /*
3581 * Optimize for the first range.
3582 */
3583 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3584 RTGCPHYS off = GCPhys - pRam->GCPhys;
3585 if (RT_UNLIKELY(off >= pRam->cb))
3586 {
3587 do
3588 {
3589 pRam = pRam->CTX_SUFF(pNext);
3590 if (RT_UNLIKELY(!pRam))
3591 {
3592 *ppRam = NULL; /* Shut up silly GCC warnings. */
3593 *ppPage = NULL; /* ditto */
3594 return VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
3595 }
3596 off = GCPhys - pRam->GCPhys;
3597 } while (off >= pRam->cb);
3598 }
3599 *ppRam = pRam;
3600 *ppPage = &pRam->aPages[off >> PAGE_SHIFT];
3601 return VINF_SUCCESS;
3602}
3603
3604
3605/**
3606 * Convert GC Phys to HC Phys.
3607 *
3608 * @returns VBox status.
3609 * @param pPGM PGM handle.
3610 * @param GCPhys The GC physical address.
3611 * @param pHCPhys Where to store the corresponding HC physical address.
3612 *
3613 * @deprecated Doesn't deal with zero, shared or write monitored pages.
3614 * Avoid when writing new code!
3615 */
3616DECLINLINE(int) pgmRamGCPhys2HCPhys(PPGM pPGM, RTGCPHYS GCPhys, PRTHCPHYS pHCPhys)
3617{
3618 PPGMPAGE pPage;
3619 int rc = pgmPhysGetPageEx(pPGM, GCPhys, &pPage);
3620 if (RT_FAILURE(rc))
3621 return rc;
3622 *pHCPhys = PGM_PAGE_GET_HCPHYS(pPage) | (GCPhys & PAGE_OFFSET_MASK);
3623 return VINF_SUCCESS;
3624}
3625
3626#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3627
3628/**
3629 * Inlined version of the ring-0 version of PGMDynMapHCPage that
3630 * optimizes access to pages already in the set.
3631 *
3632 * @returns VINF_SUCCESS. Will bail out to ring-3 on failure.
3633 * @param pPGM Pointer to the PVM instance data.
3634 * @param HCPhys The physical address of the page.
3635 * @param ppv Where to store the mapping address.
3636 */
3637DECLINLINE(int) pgmR0DynMapHCPageInlined(PPGM pPGM, RTHCPHYS HCPhys, void **ppv)
3638{
3639 PVM pVM = PGM2VM(pPGM);
3640 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3641 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3642
3643 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapHCPageInl, a);
3644 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3645 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3646
3647 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3648 unsigned iEntry = pSet->aiHashTable[iHash];
3649 if ( iEntry < pSet->cEntries
3650 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3651 {
3652 *ppv = pSet->aEntries[iEntry].pvPage;
3653 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapHCPageInlHits);
3654 }
3655 else
3656 {
3657 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapHCPageInlMisses);
3658 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3659 }
3660
3661 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapHCPageInl, a);
3662 return VINF_SUCCESS;
3663}
3664
3665
3666/**
3667 * Inlined version of the ring-0 version of PGMDynMapGCPage that optimizes
3668 * access to pages already in the set.
3669 *
3670 * @returns See PGMDynMapGCPage.
3671 * @param pPGM Pointer to the PVM instance data.
3672 * @param GCPhys The guest physical address of the page.
3673 * @param ppv Where to store the mapping address.
3674 */
3675DECLINLINE(int) pgmR0DynMapGCPageInlined(PPGM pPGM, RTGCPHYS GCPhys, void **ppv)
3676{
3677 PVM pVM = PGM2VM(pPGM);
3678 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3679
3680 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapGCPageInl, a);
3681 AssertMsg(!(GCPhys & PAGE_OFFSET_MASK), ("%RGp\n", GCPhys));
3682
3683 /*
3684 * Get the ram range.
3685 */
3686 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3687 RTGCPHYS off = GCPhys - pRam->GCPhys;
3688 if (RT_UNLIKELY(off >= pRam->cb
3689 /** @todo || page state stuff */))
3690 {
3691 /* This case is not counted into StatR0DynMapGCPageInl. */
3692 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamMisses);
3693 return PGMDynMapGCPage(pVM, GCPhys, ppv);
3694 }
3695
3696 RTHCPHYS HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[off >> PAGE_SHIFT]);
3697 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamHits);
3698
3699 /*
3700 * pgmR0DynMapHCPageInlined with out stats.
3701 */
3702 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3703 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3704 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3705
3706 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3707 unsigned iEntry = pSet->aiHashTable[iHash];
3708 if ( iEntry < pSet->cEntries
3709 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3710 {
3711 *ppv = pSet->aEntries[iEntry].pvPage;
3712 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlHits);
3713 }
3714 else
3715 {
3716 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlMisses);
3717 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3718 }
3719
3720 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapGCPageInl, a);
3721 return VINF_SUCCESS;
3722}
3723
3724
3725/**
3726 * Inlined version of the ring-0 version of PGMDynMapGCPageOff that optimizes
3727 * access to pages already in the set.
3728 *
3729 * @returns See PGMDynMapGCPage.
3730 * @param pPGM Pointer to the PVM instance data.
3731 * @param HCPhys The physical address of the page.
3732 * @param ppv Where to store the mapping address.
3733 */
3734DECLINLINE(int) pgmR0DynMapGCPageOffInlined(PPGM pPGM, RTGCPHYS GCPhys, void **ppv)
3735{
3736 PVM pVM = PGM2VM(pPGM);
3737 PPGMCPU pPGMCPU = (PPGMCPU)((uint8_t *)VMMGetCpu(pVM) + pPGM->offVCpuPGM); /* very pretty ;-) */
3738
3739 STAM_PROFILE_START(&pPGMCPU->StatR0DynMapGCPageInl, a);
3740
3741 /*
3742 * Get the ram range.
3743 */
3744 PPGMRAMRANGE pRam = pPGM->CTX_SUFF(pRamRanges);
3745 RTGCPHYS off = GCPhys - pRam->GCPhys;
3746 if (RT_UNLIKELY(off >= pRam->cb
3747 /** @todo || page state stuff */))
3748 {
3749 /* This case is not counted into StatR0DynMapGCPageInl. */
3750 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamMisses);
3751 return PGMDynMapGCPageOff(pVM, GCPhys, ppv);
3752 }
3753
3754 RTHCPHYS HCPhys = PGM_PAGE_GET_HCPHYS(&pRam->aPages[off >> PAGE_SHIFT]);
3755 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlRamHits);
3756
3757 /*
3758 * pgmR0DynMapHCPageInlined with out stats.
3759 */
3760 PPGMMAPSET pSet = &pPGMCPU->AutoSet;
3761 Assert(!(HCPhys & PAGE_OFFSET_MASK));
3762 Assert(pSet->cEntries <= RT_ELEMENTS(pSet->aEntries));
3763
3764 unsigned iHash = PGMMAPSET_HASH(HCPhys);
3765 unsigned iEntry = pSet->aiHashTable[iHash];
3766 if ( iEntry < pSet->cEntries
3767 && pSet->aEntries[iEntry].HCPhys == HCPhys)
3768 {
3769 *ppv = (void *)((uintptr_t)pSet->aEntries[iEntry].pvPage | (PAGE_OFFSET_MASK & (uintptr_t)GCPhys));
3770 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlHits);
3771 }
3772 else
3773 {
3774 STAM_COUNTER_INC(&pPGMCPU->StatR0DynMapGCPageInlMisses);
3775 pgmR0DynMapHCPageCommon(pVM, pSet, HCPhys, ppv);
3776 *ppv = (void *)((uintptr_t)*ppv | (PAGE_OFFSET_MASK & (uintptr_t)GCPhys));
3777 }
3778
3779 STAM_PROFILE_STOP(&pPGMCPU->StatR0DynMapGCPageInl, a);
3780 return VINF_SUCCESS;
3781}
3782
3783#endif /* VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 */
3784#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
3785
3786/**
3787 * Maps the page into current context (RC and maybe R0).
3788 *
3789 * @returns pointer to the mapping.
3790 * @param pVM Pointer to the PGM instance data.
3791 * @param pPage The page.
3792 */
3793DECLINLINE(void *) pgmPoolMapPageInlined(PPGM pPGM, PPGMPOOLPAGE pPage)
3794{
3795 if (pPage->idx >= PGMPOOL_IDX_FIRST)
3796 {
3797 Assert(pPage->idx < pPGM->CTX_SUFF(pPool)->cCurPages);
3798 void *pv;
3799# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3800 pgmR0DynMapHCPageInlined(pPGM, pPage->Core.Key, &pv);
3801# else
3802 PGMDynMapHCPage(PGM2VM(pPGM), pPage->Core.Key, &pv);
3803# endif
3804 return pv;
3805 }
3806 AssertFatalMsgFailed(("pgmPoolMapPageInlined invalid page index %x\n", pPage->idx));
3807}
3808
3809/**
3810 * Temporarily maps one host page specified by HC physical address, returning
3811 * pointer within the page.
3812 *
3813 * Be WARNED that the dynamic page mapping area is small, 8 pages, thus the space is
3814 * reused after 8 mappings (or perhaps a few more if you score with the cache).
3815 *
3816 * @returns The address corresponding to HCPhys.
3817 * @param pPGM Pointer to the PVM instance data.
3818 * @param HCPhys HC Physical address of the page.
3819 */
3820DECLINLINE(void *) pgmDynMapHCPageOff(PPGM pPGM, RTHCPHYS HCPhys)
3821{
3822 void *pv;
3823# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3824 pgmR0DynMapHCPageInlined(pPGM, HCPhys & ~(RTHCPHYS)PAGE_OFFSET_MASK, &pv);
3825# else
3826 PGMDynMapHCPage(PGM2VM(pPGM), HCPhys & ~(RTHCPHYS)PAGE_OFFSET_MASK, &pv);
3827# endif
3828 pv = (void *)((uintptr_t)pv | ((uintptr_t)HCPhys & PAGE_OFFSET_MASK));
3829 return pv;
3830}
3831
3832#endif /* VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 || IN_RC */
3833#ifndef IN_RC
3834
3835/**
3836 * Queries the Physical TLB entry for a physical guest page,
3837 * attempting to load the TLB entry if necessary.
3838 *
3839 * @returns VBox status code.
3840 * @retval VINF_SUCCESS on success
3841 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
3842 *
3843 * @param pPGM The PGM instance handle.
3844 * @param GCPhys The address of the guest page.
3845 * @param ppTlbe Where to store the pointer to the TLB entry.
3846 */
3847DECLINLINE(int) pgmPhysPageQueryTlbe(PPGM pPGM, RTGCPHYS GCPhys, PPPGMPAGEMAPTLBE ppTlbe)
3848{
3849 int rc;
3850 PPGMPAGEMAPTLBE pTlbe = &pPGM->CTXSUFF(PhysTlb).aEntries[PGM_PAGEMAPTLB_IDX(GCPhys)];
3851 if (pTlbe->GCPhys == (GCPhys & X86_PTE_PAE_PG_MASK))
3852 {
3853 STAM_COUNTER_INC(&pPGM->CTX_MID_Z(Stat,PageMapTlbHits));
3854 rc = VINF_SUCCESS;
3855 }
3856 else
3857 rc = pgmPhysPageLoadIntoTlb(pPGM, GCPhys);
3858 *ppTlbe = pTlbe;
3859 return rc;
3860}
3861
3862
3863/**
3864 * Queries the Physical TLB entry for a physical guest page,
3865 * attempting to load the TLB entry if necessary.
3866 *
3867 * @returns VBox status code.
3868 * @retval VINF_SUCCESS on success
3869 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
3870 *
3871 * @param pPGM The PGM instance handle.
3872 * @param pPage Pointer to the PGMPAGE structure corresponding to
3873 * GCPhys.
3874 * @param GCPhys The address of the guest page.
3875 * @param ppTlbe Where to store the pointer to the TLB entry.
3876 */
3877DECLINLINE(int) pgmPhysPageQueryTlbeWithPage(PPGM pPGM, PPGMPAGE pPage, RTGCPHYS GCPhys, PPPGMPAGEMAPTLBE ppTlbe)
3878{
3879 int rc;
3880 PPGMPAGEMAPTLBE pTlbe = &pPGM->CTXSUFF(PhysTlb).aEntries[PGM_PAGEMAPTLB_IDX(GCPhys)];
3881 if (pTlbe->GCPhys == (GCPhys & X86_PTE_PAE_PG_MASK))
3882 {
3883 STAM_COUNTER_INC(&pPGM->CTX_MID_Z(Stat,PageMapTlbHits));
3884 rc = VINF_SUCCESS;
3885 }
3886 else
3887 rc = pgmPhysPageLoadIntoTlbWithPage(pPGM, pPage, GCPhys);
3888 *ppTlbe = pTlbe;
3889 return rc;
3890}
3891
3892#endif /* !IN_RC */
3893
3894/**
3895 * Calculated the guest physical address of the large (4 MB) page in 32 bits paging mode.
3896 * Takes PSE-36 into account.
3897 *
3898 * @returns guest physical address
3899 * @param pPGM Pointer to the PGM instance data.
3900 * @param Pde Guest Pde
3901 */
3902DECLINLINE(RTGCPHYS) pgmGstGet4MBPhysPage(PPGM pPGM, X86PDE Pde)
3903{
3904 RTGCPHYS GCPhys = Pde.u & X86_PDE4M_PG_MASK;
3905 GCPhys |= (RTGCPHYS)Pde.b.u8PageNoHigh << 32;
3906
3907 return GCPhys & pPGM->GCPhys4MBPSEMask;
3908}
3909
3910
3911/**
3912 * Gets the page directory entry for the specified address (32-bit paging).
3913 *
3914 * @returns The page directory entry in question.
3915 * @param pPGM Pointer to the PGM instance data.
3916 * @param GCPtr The address.
3917 */
3918DECLINLINE(X86PDE) pgmGstGet32bitPDE(PPGMCPU pPGM, RTGCPTR GCPtr)
3919{
3920#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3921 PCX86PD pGuestPD = NULL;
3922 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3923 if (RT_FAILURE(rc))
3924 {
3925 X86PDE ZeroPde = {0};
3926 AssertMsgFailedReturn(("%Rrc\n", rc), ZeroPde);
3927 }
3928#else
3929 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3930# ifdef IN_RING3
3931 if (!pGuestPD)
3932 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3933# endif
3934#endif
3935 return pGuestPD->a[GCPtr >> X86_PD_SHIFT];
3936}
3937
3938
3939/**
3940 * Gets the address of a specific page directory entry (32-bit paging).
3941 *
3942 * @returns Pointer the page directory entry in question.
3943 * @param pPGM Pointer to the PGM instance data.
3944 * @param GCPtr The address.
3945 */
3946DECLINLINE(PX86PDE) pgmGstGet32bitPDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
3947{
3948#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3949 PX86PD pGuestPD = NULL;
3950 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3951 AssertRCReturn(rc, NULL);
3952#else
3953 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3954# ifdef IN_RING3
3955 if (!pGuestPD)
3956 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3957# endif
3958#endif
3959 return &pGuestPD->a[GCPtr >> X86_PD_SHIFT];
3960}
3961
3962
3963/**
3964 * Gets the address the guest page directory (32-bit paging).
3965 *
3966 * @returns Pointer the page directory entry in question.
3967 * @param pPGM Pointer to the PGM instance data.
3968 */
3969DECLINLINE(PX86PD) pgmGstGet32bitPDPtr(PPGMCPU pPGM)
3970{
3971#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3972 PX86PD pGuestPD = NULL;
3973 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPD);
3974 AssertRCReturn(rc, NULL);
3975#else
3976 PX86PD pGuestPD = pPGM->CTX_SUFF(pGst32BitPd);
3977# ifdef IN_RING3
3978 if (!pGuestPD)
3979 pGuestPD = pgmGstLazyMap32BitPD(pPGM);
3980# endif
3981#endif
3982 return pGuestPD;
3983}
3984
3985
3986/**
3987 * Gets the guest page directory pointer table.
3988 *
3989 * @returns Pointer to the page directory in question.
3990 * @returns NULL if the page directory is not present or on an invalid page.
3991 * @param pPGM Pointer to the PGM instance data.
3992 */
3993DECLINLINE(PX86PDPT) pgmGstGetPaePDPTPtr(PPGMCPU pPGM)
3994{
3995#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
3996 PX86PDPT pGuestPDPT = NULL;
3997 int rc = pgmR0DynMapGCPageOffInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPDPT);
3998 AssertRCReturn(rc, NULL);
3999#else
4000 PX86PDPT pGuestPDPT = pPGM->CTX_SUFF(pGstPaePdpt);
4001# ifdef IN_RING3
4002 if (!pGuestPDPT)
4003 pGuestPDPT = pgmGstLazyMapPaePDPT(pPGM);
4004# endif
4005#endif
4006 return pGuestPDPT;
4007}
4008
4009
4010/**
4011 * Gets the guest page directory pointer table entry for the specified address.
4012 *
4013 * @returns Pointer to the page directory in question.
4014 * @returns NULL if the page directory is not present or on an invalid page.
4015 * @param pPGM Pointer to the PGM instance data.
4016 * @param GCPtr The address.
4017 */
4018DECLINLINE(PX86PDPE) pgmGstGetPaePDPEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4019{
4020 AssertGCPtr32(GCPtr);
4021
4022#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4023 PX86PDPT pGuestPDPT = 0;
4024 int rc = pgmR0DynMapGCPageOffInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPDPT);
4025 AssertRCReturn(rc, 0);
4026#else
4027 PX86PDPT pGuestPDPT = pPGM->CTX_SUFF(pGstPaePdpt);
4028# ifdef IN_RING3
4029 if (!pGuestPDPT)
4030 pGuestPDPT = pgmGstLazyMapPaePDPT(pPGM);
4031# endif
4032#endif
4033 return &pGuestPDPT->a[(GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE];
4034}
4035
4036
4037/**
4038 * Gets the page directory for the specified address.
4039 *
4040 * @returns Pointer to the page directory in question.
4041 * @returns NULL if the page directory is not present or on an invalid page.
4042 * @param pPGM Pointer to the PGM instance data.
4043 * @param GCPtr The address.
4044 */
4045DECLINLINE(PX86PDPAE) pgmGstGetPaePD(PPGMCPU pPGM, RTGCPTR GCPtr)
4046{
4047 AssertGCPtr32(GCPtr);
4048
4049 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4050 AssertReturn(pGuestPDPT, NULL);
4051 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4052 if (pGuestPDPT->a[iPdpt].n.u1Present)
4053 {
4054#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4055 PX86PDPAE pGuestPD = NULL;
4056 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4057 AssertRCReturn(rc, NULL);
4058#else
4059 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4060 if ( !pGuestPD
4061 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4062 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4063#endif
4064 return pGuestPD;
4065 /* returning NULL is ok if we assume it's just an invalid page of some kind emulated as all 0s. (not quite true) */
4066 }
4067 return NULL;
4068}
4069
4070
4071/**
4072 * Gets the page directory entry for the specified address.
4073 *
4074 * @returns Pointer to the page directory entry in question.
4075 * @returns NULL if the page directory is not present or on an invalid page.
4076 * @param pPGM Pointer to the PGM instance data.
4077 * @param GCPtr The address.
4078 */
4079DECLINLINE(PX86PDEPAE) pgmGstGetPaePDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4080{
4081 AssertGCPtr32(GCPtr);
4082
4083 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4084 AssertReturn(pGuestPDPT, NULL);
4085 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4086 if (pGuestPDPT->a[iPdpt].n.u1Present)
4087 {
4088 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4089#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4090 PX86PDPAE pGuestPD = NULL;
4091 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4092 AssertRCReturn(rc, NULL);
4093#else
4094 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4095 if ( !pGuestPD
4096 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4097 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4098#endif
4099 return &pGuestPD->a[iPD];
4100 /* returning NIL_RTGCPHYS is ok if we assume it's just an invalid page or something which we'll emulate as all 0s. (not quite true) */
4101 }
4102 return NULL;
4103}
4104
4105
4106/**
4107 * Gets the page directory entry for the specified address.
4108 *
4109 * @returns The page directory entry in question.
4110 * @returns A non-present entry if the page directory is not present or on an invalid page.
4111 * @param pPGM Pointer to the PGM instance data.
4112 * @param GCPtr The address.
4113 */
4114DECLINLINE(X86PDEPAE) pgmGstGetPaePDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4115{
4116 AssertGCPtr32(GCPtr);
4117 X86PDEPAE ZeroPde = {0};
4118 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4119 if (RT_LIKELY(pGuestPDPT))
4120 {
4121 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4122 if (pGuestPDPT->a[iPdpt].n.u1Present)
4123 {
4124 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4125#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4126 PX86PDPAE pGuestPD = NULL;
4127 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4128 AssertRCReturn(rc, ZeroPde);
4129#else
4130 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4131 if ( !pGuestPD
4132 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4133 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4134#endif
4135 return pGuestPD->a[iPD];
4136 }
4137 }
4138 return ZeroPde;
4139}
4140
4141
4142/**
4143 * Gets the page directory pointer table entry for the specified address
4144 * and returns the index into the page directory
4145 *
4146 * @returns Pointer to the page directory in question.
4147 * @returns NULL if the page directory is not present or on an invalid page.
4148 * @param pPGM Pointer to the PGM instance data.
4149 * @param GCPtr The address.
4150 * @param piPD Receives the index into the returned page directory
4151 * @param pPdpe Receives the page directory pointer entry. Optional.
4152 */
4153DECLINLINE(PX86PDPAE) pgmGstGetPaePDPtr(PPGMCPU pPGM, RTGCPTR GCPtr, unsigned *piPD, PX86PDPE pPdpe)
4154{
4155 AssertGCPtr32(GCPtr);
4156
4157 PX86PDPT pGuestPDPT = pgmGstGetPaePDPTPtr(pPGM);
4158 AssertReturn(pGuestPDPT, NULL);
4159 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4160 if (pPdpe)
4161 *pPdpe = pGuestPDPT->a[iPdpt];
4162 if (pGuestPDPT->a[iPdpt].n.u1Present)
4163 {
4164 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4165#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4166 PX86PDPAE pGuestPD = NULL;
4167 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK, (void **)&pGuestPD);
4168 AssertRCReturn(rc, NULL);
4169#else
4170 PX86PDPAE pGuestPD = pPGM->CTX_SUFF(apGstPaePDs)[iPdpt];
4171 if ( !pGuestPD
4172 || (pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK) != pPGM->aGCPhysGstPaePDs[iPdpt])
4173 pGuestPD = pgmGstLazyMapPaePD(pPGM, iPdpt);
4174#endif
4175 *piPD = iPD;
4176 return pGuestPD;
4177 /* returning NIL_RTGCPHYS is ok if we assume it's just an invalid page of some kind emulated as all 0s. */
4178 }
4179 return NULL;
4180}
4181
4182#ifndef IN_RC
4183
4184/**
4185 * Gets the page map level-4 pointer for the guest.
4186 *
4187 * @returns Pointer to the PML4 page.
4188 * @param pPGM Pointer to the PGM instance data.
4189 */
4190DECLINLINE(PX86PML4) pgmGstGetLongModePML4Ptr(PPGMCPU pPGM)
4191{
4192#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4193 PX86PML4 pGuestPml4;
4194 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4195 AssertRCReturn(rc, NULL);
4196#else
4197 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4198# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4199 if (!pGuestPml4)
4200 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4201# endif
4202 Assert(pGuestPml4);
4203#endif
4204 return pGuestPml4;
4205}
4206
4207
4208/**
4209 * Gets the pointer to a page map level-4 entry.
4210 *
4211 * @returns Pointer to the PML4 entry.
4212 * @param pPGM Pointer to the PGM instance data.
4213 * @param iPml4 The index.
4214 */
4215DECLINLINE(PX86PML4E) pgmGstGetLongModePML4EPtr(PPGMCPU pPGM, unsigned int iPml4)
4216{
4217#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4218 PX86PML4 pGuestPml4;
4219 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4220 AssertRCReturn(rc, NULL);
4221#else
4222 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4223# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4224 if (!pGuestPml4)
4225 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4226# endif
4227 Assert(pGuestPml4);
4228#endif
4229 return &pGuestPml4->a[iPml4];
4230}
4231
4232
4233/**
4234 * Gets a page map level-4 entry.
4235 *
4236 * @returns The PML4 entry.
4237 * @param pPGM Pointer to the PGM instance data.
4238 * @param iPml4 The index.
4239 */
4240DECLINLINE(X86PML4E) pgmGstGetLongModePML4E(PPGMCPU pPGM, unsigned int iPml4)
4241{
4242#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
4243 PX86PML4 pGuestPml4;
4244 int rc = pgmR0DynMapGCPageInlined(PGMCPU2PGM(pPGM), pPGM->GCPhysCR3, (void **)&pGuestPml4);
4245 if (RT_FAILURE(rc))
4246 {
4247 X86PML4E ZeroPml4e = {0};
4248 AssertMsgFailedReturn(("%Rrc\n", rc), ZeroPml4e);
4249 }
4250#else
4251 PX86PML4 pGuestPml4 = pPGM->CTX_SUFF(pGstAmd64Pml4);
4252# ifdef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R3
4253 if (!pGuestPml4)
4254 pGuestPml4 = pgmGstLazyMapPml4(pPGM);
4255# endif
4256 Assert(pGuestPml4);
4257#endif
4258 return pGuestPml4->a[iPml4];
4259}
4260
4261
4262/**
4263 * Gets the page directory pointer entry for the specified address.
4264 *
4265 * @returns Pointer to the page directory pointer entry in question.
4266 * @returns NULL if the page directory is not present or on an invalid page.
4267 * @param pPGM Pointer to the PGM instance data.
4268 * @param GCPtr The address.
4269 * @param ppPml4e Page Map Level-4 Entry (out)
4270 */
4271DECLINLINE(PX86PDPE) pgmGstGetLongModePDPTPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e)
4272{
4273 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4274 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4275 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4276 if (pPml4e->n.u1Present)
4277 {
4278 PX86PDPT pPdpt;
4279 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdpt);
4280 AssertRCReturn(rc, NULL);
4281
4282 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4283 return &pPdpt->a[iPdpt];
4284 }
4285 return NULL;
4286}
4287
4288
4289/**
4290 * Gets the page directory entry for the specified address.
4291 *
4292 * @returns The page directory entry in question.
4293 * @returns A non-present entry if the page directory is not present or on an invalid page.
4294 * @param pPGM Pointer to the PGM instance data.
4295 * @param GCPtr The address.
4296 * @param ppPml4e Page Map Level-4 Entry (out)
4297 * @param pPdpe Page directory pointer table entry (out)
4298 */
4299DECLINLINE(X86PDEPAE) pgmGstGetLongModePDEEx(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPE pPdpe)
4300{
4301 X86PDEPAE ZeroPde = {0};
4302 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4303 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4304 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4305 if (pPml4e->n.u1Present)
4306 {
4307 PCX86PDPT pPdptTemp;
4308 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdptTemp);
4309 AssertRCReturn(rc, ZeroPde);
4310
4311 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4312 *pPdpe = pPdptTemp->a[iPdpt];
4313 if (pPdptTemp->a[iPdpt].n.u1Present)
4314 {
4315 PCX86PDPAE pPD;
4316 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4317 AssertRCReturn(rc, ZeroPde);
4318
4319 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4320 return pPD->a[iPD];
4321 }
4322 }
4323
4324 return ZeroPde;
4325}
4326
4327
4328/**
4329 * Gets the page directory entry for the specified address.
4330 *
4331 * @returns The page directory entry in question.
4332 * @returns A non-present entry if the page directory is not present or on an invalid page.
4333 * @param pPGM Pointer to the PGM instance data.
4334 * @param GCPtr The address.
4335 */
4336DECLINLINE(X86PDEPAE) pgmGstGetLongModePDE(PPGMCPU pPGM, RTGCPTR64 GCPtr)
4337{
4338 X86PDEPAE ZeroPde = {0};
4339 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4340 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4341 if (pGuestPml4->a[iPml4].n.u1Present)
4342 {
4343 PCX86PDPT pPdptTemp;
4344 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4345 AssertRCReturn(rc, ZeroPde);
4346
4347 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4348 if (pPdptTemp->a[iPdpt].n.u1Present)
4349 {
4350 PCX86PDPAE pPD;
4351 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4352 AssertRCReturn(rc, ZeroPde);
4353
4354 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4355 return pPD->a[iPD];
4356 }
4357 }
4358 return ZeroPde;
4359}
4360
4361
4362/**
4363 * Gets the page directory entry for the specified address.
4364 *
4365 * @returns Pointer to the page directory entry in question.
4366 * @returns NULL if the page directory is not present or on an invalid page.
4367 * @param pPGM Pointer to the PGM instance data.
4368 * @param GCPtr The address.
4369 */
4370DECLINLINE(PX86PDEPAE) pgmGstGetLongModePDEPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr)
4371{
4372 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4373 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4374 if (pGuestPml4->a[iPml4].n.u1Present)
4375 {
4376 PCX86PDPT pPdptTemp;
4377 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4378 AssertRCReturn(rc, NULL);
4379
4380 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4381 if (pPdptTemp->a[iPdpt].n.u1Present)
4382 {
4383 PX86PDPAE pPD;
4384 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4385 AssertRCReturn(rc, NULL);
4386
4387 const unsigned iPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4388 return &pPD->a[iPD];
4389 }
4390 }
4391 return NULL;
4392}
4393
4394
4395/**
4396 * Gets the GUEST page directory pointer for the specified address.
4397 *
4398 * @returns The page directory in question.
4399 * @returns NULL if the page directory is not present or on an invalid page.
4400 * @param pPGM Pointer to the PGM instance data.
4401 * @param GCPtr The address.
4402 * @param ppPml4e Page Map Level-4 Entry (out)
4403 * @param pPdpe Page directory pointer table entry (out)
4404 * @param piPD Receives the index into the returned page directory
4405 */
4406DECLINLINE(PX86PDPAE) pgmGstGetLongModePDPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPE pPdpe, unsigned *piPD)
4407{
4408 PX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4409 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4410 PCX86PML4E pPml4e = *ppPml4e = &pGuestPml4->a[iPml4];
4411 if (pPml4e->n.u1Present)
4412 {
4413 PCX86PDPT pPdptTemp;
4414 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPml4e->u & X86_PML4E_PG_MASK, &pPdptTemp);
4415 AssertRCReturn(rc, NULL);
4416
4417 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4418 *pPdpe = pPdptTemp->a[iPdpt];
4419 if (pPdptTemp->a[iPdpt].n.u1Present)
4420 {
4421 PX86PDPAE pPD;
4422 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4423 AssertRCReturn(rc, NULL);
4424
4425 *piPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4426 return pPD;
4427 }
4428 }
4429 return 0;
4430}
4431
4432#endif /* !IN_RC */
4433
4434/**
4435 * Gets the shadow page directory, 32-bit.
4436 *
4437 * @returns Pointer to the shadow 32-bit PD.
4438 * @param pPGM Pointer to the PGM instance data.
4439 */
4440DECLINLINE(PX86PD) pgmShwGet32BitPDPtr(PPGMCPU pPGM)
4441{
4442 return (PX86PD)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4443}
4444
4445
4446/**
4447 * Gets the shadow page directory entry for the specified address, 32-bit.
4448 *
4449 * @returns Shadow 32-bit PDE.
4450 * @param pPGM Pointer to the PGM instance data.
4451 * @param GCPtr The address.
4452 */
4453DECLINLINE(X86PDE) pgmShwGet32BitPDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4454{
4455 const unsigned iPd = (GCPtr >> X86_PD_SHIFT) & X86_PD_MASK;
4456
4457 PX86PD pShwPde = pgmShwGet32BitPDPtr(pPGM);
4458 if (!pShwPde)
4459 {
4460 X86PDE ZeroPde = {0};
4461 return ZeroPde;
4462 }
4463 return pShwPde->a[iPd];
4464}
4465
4466
4467/**
4468 * Gets the pointer to the shadow page directory entry for the specified
4469 * address, 32-bit.
4470 *
4471 * @returns Pointer to the shadow 32-bit PDE.
4472 * @param pPGM Pointer to the PGM instance data.
4473 * @param GCPtr The address.
4474 */
4475DECLINLINE(PX86PDE) pgmShwGet32BitPDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4476{
4477 const unsigned iPd = (GCPtr >> X86_PD_SHIFT) & X86_PD_MASK;
4478
4479 PX86PD pPde = pgmShwGet32BitPDPtr(pPGM);
4480 AssertReturn(pPde, NULL);
4481 return &pPde->a[iPd];
4482}
4483
4484
4485/**
4486 * Gets the shadow page pointer table, PAE.
4487 *
4488 * @returns Pointer to the shadow PAE PDPT.
4489 * @param pPGM Pointer to the PGM instance data.
4490 */
4491DECLINLINE(PX86PDPT) pgmShwGetPaePDPTPtr(PPGMCPU pPGM)
4492{
4493 return (PX86PDPT)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4494}
4495
4496
4497/**
4498 * Gets the shadow page directory for the specified address, PAE.
4499 *
4500 * @returns Pointer to the shadow PD.
4501 * @param pPGM Pointer to the PGM instance data.
4502 * @param GCPtr The address.
4503 */
4504DECLINLINE(PX86PDPAE) pgmShwGetPaePDPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4505{
4506 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4507 PX86PDPT pPdpt = pgmShwGetPaePDPTPtr(pPGM);
4508
4509 if (!pPdpt->a[iPdpt].n.u1Present)
4510 return NULL;
4511
4512 /* Fetch the pgm pool shadow descriptor. */
4513 PPGMPOOLPAGE pShwPde = pgmPoolGetPage(PGMCPU2PGM(pPGM)->CTX_SUFF(pPool), pPdpt->a[iPdpt].u & X86_PDPE_PG_MASK);
4514 AssertReturn(pShwPde, NULL);
4515
4516 return (PX86PDPAE)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pShwPde);
4517}
4518
4519
4520/**
4521 * Gets the shadow page directory for the specified address, PAE.
4522 *
4523 * @returns Pointer to the shadow PD.
4524 * @param pPGM Pointer to the PGM instance data.
4525 * @param GCPtr The address.
4526 */
4527DECLINLINE(PX86PDPAE) pgmShwGetPaePDPtr(PPGMCPU pPGM, PX86PDPT pPdpt, RTGCPTR GCPtr)
4528{
4529 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
4530
4531 if (!pPdpt->a[iPdpt].n.u1Present)
4532 return NULL;
4533
4534 /* Fetch the pgm pool shadow descriptor. */
4535 PPGMPOOLPAGE pShwPde = pgmPoolGetPage(PGMCPU2PGM(pPGM)->CTX_SUFF(pPool), pPdpt->a[iPdpt].u & X86_PDPE_PG_MASK);
4536 AssertReturn(pShwPde, NULL);
4537
4538 return (PX86PDPAE)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pShwPde);
4539}
4540
4541
4542/**
4543 * Gets the shadow page directory entry, PAE.
4544 *
4545 * @returns PDE.
4546 * @param pPGM Pointer to the PGM instance data.
4547 * @param GCPtr The address.
4548 */
4549DECLINLINE(X86PDEPAE) pgmShwGetPaePDE(PPGMCPU pPGM, RTGCPTR GCPtr)
4550{
4551 const unsigned iPd = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4552
4553 PX86PDPAE pShwPde = pgmShwGetPaePDPtr(pPGM, GCPtr);
4554 if (!pShwPde)
4555 {
4556 X86PDEPAE ZeroPde = {0};
4557 return ZeroPde;
4558 }
4559 return pShwPde->a[iPd];
4560}
4561
4562
4563/**
4564 * Gets the pointer to the shadow page directory entry for an address, PAE.
4565 *
4566 * @returns Pointer to the PDE.
4567 * @param pPGM Pointer to the PGM instance data.
4568 * @param GCPtr The address.
4569 */
4570DECLINLINE(PX86PDEPAE) pgmShwGetPaePDEPtr(PPGMCPU pPGM, RTGCPTR GCPtr)
4571{
4572 const unsigned iPd = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4573
4574 PX86PDPAE pPde = pgmShwGetPaePDPtr(pPGM, GCPtr);
4575 AssertReturn(pPde, NULL);
4576 return &pPde->a[iPd];
4577}
4578
4579#ifndef IN_RC
4580
4581/**
4582 * Gets the shadow page map level-4 pointer.
4583 *
4584 * @returns Pointer to the shadow PML4.
4585 * @param pPGM Pointer to the PGM instance data.
4586 */
4587DECLINLINE(PX86PML4) pgmShwGetLongModePML4Ptr(PPGMCPU pPGM)
4588{
4589 return (PX86PML4)PGMPOOL_PAGE_2_PTR_BY_PGMCPU(pPGM, pPGM->CTX_SUFF(pShwPageCR3));
4590}
4591
4592
4593/**
4594 * Gets the shadow page map level-4 entry for the specified address.
4595 *
4596 * @returns The entry.
4597 * @param pPGM Pointer to the PGM instance data.
4598 * @param GCPtr The address.
4599 */
4600DECLINLINE(X86PML4E) pgmShwGetLongModePML4E(PPGMCPU pPGM, RTGCPTR GCPtr)
4601{
4602 const unsigned iPml4 = ((RTGCUINTPTR64)GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4603 PX86PML4 pShwPml4 = pgmShwGetLongModePML4Ptr(pPGM);
4604
4605 if (!pShwPml4)
4606 {
4607 X86PML4E ZeroPml4e = {0};
4608 return ZeroPml4e;
4609 }
4610 return pShwPml4->a[iPml4];
4611}
4612
4613
4614/**
4615 * Gets the pointer to the specified shadow page map level-4 entry.
4616 *
4617 * @returns The entry.
4618 * @param pPGM Pointer to the PGM instance data.
4619 * @param iPml4 The PML4 index.
4620 */
4621DECLINLINE(PX86PML4E) pgmShwGetLongModePML4EPtr(PPGMCPU pPGM, unsigned int iPml4)
4622{
4623 PX86PML4 pShwPml4 = pgmShwGetLongModePML4Ptr(pPGM);
4624 if (!pShwPml4)
4625 return NULL;
4626 return &pShwPml4->a[iPml4];
4627}
4628
4629
4630/**
4631 * Gets the GUEST page directory pointer for the specified address.
4632 *
4633 * @returns The page directory in question.
4634 * @returns NULL if the page directory is not present or on an invalid page.
4635 * @param pPGM Pointer to the PGM instance data.
4636 * @param GCPtr The address.
4637 * @param piPD Receives the index into the returned page directory
4638 */
4639DECLINLINE(PX86PDPAE) pgmGstGetLongModePDPtr(PPGMCPU pPGM, RTGCPTR64 GCPtr, unsigned *piPD)
4640{
4641 PCX86PML4 pGuestPml4 = pgmGstGetLongModePML4Ptr(pPGM);
4642 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
4643 if (pGuestPml4->a[iPml4].n.u1Present)
4644 {
4645 PCX86PDPT pPdptTemp;
4646 int rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pGuestPml4->a[iPml4].u & X86_PML4E_PG_MASK, &pPdptTemp);
4647 AssertRCReturn(rc, NULL);
4648
4649 const unsigned iPdpt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
4650 if (pPdptTemp->a[iPdpt].n.u1Present)
4651 {
4652 PX86PDPAE pPD;
4653 rc = PGM_GCPHYS_2_PTR_BY_PGMCPU(pPGM, pPdptTemp->a[iPdpt].u & X86_PDPE_PG_MASK, &pPD);
4654 AssertRCReturn(rc, NULL);
4655
4656 *piPD = (GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK;
4657 return pPD;
4658 }
4659 }
4660 return NULL;
4661}
4662
4663#endif /* !IN_RC */
4664
4665/**
4666 * Gets the page state for a physical handler.
4667 *
4668 * @returns The physical handler page state.
4669 * @param pCur The physical handler in question.
4670 */
4671DECLINLINE(unsigned) pgmHandlerPhysicalCalcState(PPGMPHYSHANDLER pCur)
4672{
4673 switch (pCur->enmType)
4674 {
4675 case PGMPHYSHANDLERTYPE_PHYSICAL_WRITE:
4676 return PGM_PAGE_HNDL_PHYS_STATE_WRITE;
4677
4678 case PGMPHYSHANDLERTYPE_MMIO:
4679 case PGMPHYSHANDLERTYPE_PHYSICAL_ALL:
4680 return PGM_PAGE_HNDL_PHYS_STATE_ALL;
4681
4682 default:
4683 AssertFatalMsgFailed(("Invalid type %d\n", pCur->enmType));
4684 }
4685}
4686
4687
4688/**
4689 * Gets the page state for a virtual handler.
4690 *
4691 * @returns The virtual handler page state.
4692 * @param pCur The virtual handler in question.
4693 * @remarks This should never be used on a hypervisor access handler.
4694 */
4695DECLINLINE(unsigned) pgmHandlerVirtualCalcState(PPGMVIRTHANDLER pCur)
4696{
4697 switch (pCur->enmType)
4698 {
4699 case PGMVIRTHANDLERTYPE_WRITE:
4700 return PGM_PAGE_HNDL_VIRT_STATE_WRITE;
4701 case PGMVIRTHANDLERTYPE_ALL:
4702 return PGM_PAGE_HNDL_VIRT_STATE_ALL;
4703 default:
4704 AssertFatalMsgFailed(("Invalid type %d\n", pCur->enmType));
4705 }
4706}
4707
4708
4709/**
4710 * Clears one physical page of a virtual handler
4711 *
4712 * @param pPGM Pointer to the PGM instance.
4713 * @param pCur Virtual handler structure
4714 * @param iPage Physical page index
4715 *
4716 * @remark Only used when PGM_SYNC_UPDATE_PAGE_BIT_VIRTUAL is being set, so no
4717 * need to care about other handlers in the same page.
4718 */
4719DECLINLINE(void) pgmHandlerVirtualClearPage(PPGM pPGM, PPGMVIRTHANDLER pCur, unsigned iPage)
4720{
4721 const PPGMPHYS2VIRTHANDLER pPhys2Virt = &pCur->aPhysToVirt[iPage];
4722
4723 /*
4724 * Remove the node from the tree (it's supposed to be in the tree if we get here!).
4725 */
4726#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4727 AssertReleaseMsg(pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_IN_TREE,
4728 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4729 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias));
4730#endif
4731 if (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_IS_HEAD)
4732 {
4733 /* We're the head of the alias chain. */
4734 PPGMPHYS2VIRTHANDLER pRemove = (PPGMPHYS2VIRTHANDLER)RTAvlroGCPhysRemove(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, pPhys2Virt->Core.Key); NOREF(pRemove);
4735#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4736 AssertReleaseMsg(pRemove != NULL,
4737 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4738 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias));
4739 AssertReleaseMsg(pRemove == pPhys2Virt,
4740 ("wanted: pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n"
4741 " got: pRemove=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4742 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias,
4743 pRemove, pRemove->Core.Key, pRemove->Core.KeyLast, pRemove->offVirtHandler, pRemove->offNextAlias));
4744#endif
4745 if (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK)
4746 {
4747 /* Insert the next list in the alias chain into the tree. */
4748 PPGMPHYS2VIRTHANDLER pNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPhys2Virt + (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4749#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4750 AssertReleaseMsg(pNext->offNextAlias & PGMPHYS2VIRTHANDLER_IN_TREE,
4751 ("pNext=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32}\n",
4752 pNext, pNext->Core.Key, pNext->Core.KeyLast, pNext->offVirtHandler, pNext->offNextAlias));
4753#endif
4754 pNext->offNextAlias |= PGMPHYS2VIRTHANDLER_IS_HEAD;
4755 bool fRc = RTAvlroGCPhysInsert(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, &pNext->Core);
4756 AssertRelease(fRc);
4757 }
4758 }
4759 else
4760 {
4761 /* Locate the previous node in the alias chain. */
4762 PPGMPHYS2VIRTHANDLER pPrev = (PPGMPHYS2VIRTHANDLER)RTAvlroGCPhysGet(&pPGM->CTX_SUFF(pTrees)->PhysToVirtHandlers, pPhys2Virt->Core.Key);
4763#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4764 AssertReleaseMsg(pPrev != pPhys2Virt,
4765 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32} pPrev=%p\n",
4766 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias, pPrev));
4767#endif
4768 for (;;)
4769 {
4770 PPGMPHYS2VIRTHANDLER pNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPrev + (pPrev->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4771 if (pNext == pPhys2Virt)
4772 {
4773 /* unlink. */
4774 LogFlow(("pgmHandlerVirtualClearPage: removed %p:{.offNextAlias=%#RX32} from alias chain. prev %p:{.offNextAlias=%#RX32} [%RGp-%RGp]\n",
4775 pPhys2Virt, pPhys2Virt->offNextAlias, pPrev, pPrev->offNextAlias, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast));
4776 if (!(pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK))
4777 pPrev->offNextAlias &= ~PGMPHYS2VIRTHANDLER_OFF_MASK;
4778 else
4779 {
4780 PPGMPHYS2VIRTHANDLER pNewNext = (PPGMPHYS2VIRTHANDLER)((intptr_t)pPhys2Virt + (pPhys2Virt->offNextAlias & PGMPHYS2VIRTHANDLER_OFF_MASK));
4781 pPrev->offNextAlias = ((intptr_t)pNewNext - (intptr_t)pPrev)
4782 | (pPrev->offNextAlias & ~PGMPHYS2VIRTHANDLER_OFF_MASK);
4783 }
4784 break;
4785 }
4786
4787 /* next */
4788 if (pNext == pPrev)
4789 {
4790#ifdef VBOX_STRICT_PGM_HANDLER_VIRTUAL
4791 AssertReleaseMsg(pNext != pPrev,
4792 ("pPhys2Virt=%p:{.Core.Key=%RGp, .Core.KeyLast=%RGp, .offVirtHandler=%#RX32, .offNextAlias=%#RX32} pPrev=%p\n",
4793 pPhys2Virt, pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offVirtHandler, pPhys2Virt->offNextAlias, pPrev));
4794#endif
4795 break;
4796 }
4797 pPrev = pNext;
4798 }
4799 }
4800 Log2(("PHYS2VIRT: Removing %RGp-%RGp %#RX32 %s\n",
4801 pPhys2Virt->Core.Key, pPhys2Virt->Core.KeyLast, pPhys2Virt->offNextAlias, R3STRING(pCur->pszDesc)));
4802 pPhys2Virt->offNextAlias = 0;
4803 pPhys2Virt->Core.KeyLast = NIL_RTGCPHYS; /* require reinsert */
4804
4805 /*
4806 * Clear the ram flags for this page.
4807 */
4808 PPGMPAGE pPage = pgmPhysGetPage(pPGM, pPhys2Virt->Core.Key);
4809 AssertReturnVoid(pPage);
4810 PGM_PAGE_SET_HNDL_VIRT_STATE(pPage, PGM_PAGE_HNDL_VIRT_STATE_NONE);
4811}
4812
4813
4814/**
4815 * Internal worker for finding a 'in-use' shadow page give by it's physical address.
4816 *
4817 * @returns Pointer to the shadow page structure.
4818 * @param pPool The pool.
4819 * @param idx The pool page index.
4820 */
4821DECLINLINE(PPGMPOOLPAGE) pgmPoolGetPageByIdx(PPGMPOOL pPool, unsigned idx)
4822{
4823 AssertFatalMsg(idx >= PGMPOOL_IDX_FIRST && idx < pPool->cCurPages, ("idx=%d\n", idx));
4824 return &pPool->aPages[idx];
4825}
4826
4827
4828#ifdef PGMPOOL_WITH_GCPHYS_TRACKING
4829/**
4830 * Clear references to guest physical memory.
4831 *
4832 * @param pPool The pool.
4833 * @param pPoolPage The pool page.
4834 * @param pPhysPage The physical guest page tracking structure.
4835 */
4836DECLINLINE(void) pgmTrackDerefGCPhys(PPGMPOOL pPool, PPGMPOOLPAGE pPoolPage, PPGMPAGE pPhysPage)
4837{
4838 /*
4839 * Just deal with the simple case here.
4840 */
4841# ifdef LOG_ENABLED
4842 const unsigned uOrg = PGM_PAGE_GET_TRACKING(pPhysPage);
4843# endif
4844 const unsigned cRefs = PGM_PAGE_GET_TD_CREFS(pPhysPage);
4845 if (cRefs == 1)
4846 {
4847 Assert(pPoolPage->idx == PGM_PAGE_GET_TD_IDX(pPhysPage));
4848 PGM_PAGE_SET_TRACKING(pPhysPage, 0);
4849 }
4850 else
4851 pgmPoolTrackPhysExtDerefGCPhys(pPool, pPoolPage, pPhysPage);
4852 Log2(("pgmTrackDerefGCPhys: %x -> %x pPhysPage=%R[pgmpage]\n", uOrg, PGM_PAGE_GET_TRACKING(pPhysPage), pPhysPage ));
4853}
4854#endif /* PGMPOOL_WITH_GCPHYS_TRACKING */
4855
4856
4857#ifdef PGMPOOL_WITH_CACHE
4858/**
4859 * Moves the page to the head of the age list.
4860 *
4861 * This is done when the cached page is used in one way or another.
4862 *
4863 * @param pPool The pool.
4864 * @param pPage The cached page.
4865 */
4866DECLINLINE(void) pgmPoolCacheUsed(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4867{
4868 PVM pVM = pPool->CTX_SUFF(pVM);
4869 pgmLock(pVM);
4870
4871 /*
4872 * Move to the head of the age list.
4873 */
4874 if (pPage->iAgePrev != NIL_PGMPOOL_IDX)
4875 {
4876 /* unlink */
4877 pPool->aPages[pPage->iAgePrev].iAgeNext = pPage->iAgeNext;
4878 if (pPage->iAgeNext != NIL_PGMPOOL_IDX)
4879 pPool->aPages[pPage->iAgeNext].iAgePrev = pPage->iAgePrev;
4880 else
4881 pPool->iAgeTail = pPage->iAgePrev;
4882
4883 /* insert at head */
4884 pPage->iAgePrev = NIL_PGMPOOL_IDX;
4885 pPage->iAgeNext = pPool->iAgeHead;
4886 Assert(pPage->iAgeNext != NIL_PGMPOOL_IDX); /* we would've already been head then */
4887 pPool->iAgeHead = pPage->idx;
4888 pPool->aPages[pPage->iAgeNext].iAgePrev = pPage->idx;
4889 }
4890 pgmUnlock(pVM);
4891}
4892#endif /* PGMPOOL_WITH_CACHE */
4893
4894/**
4895 * Locks a page to prevent flushing (important for cr3 root pages or shadow pae pd pages).
4896 *
4897 * @param pVM VM Handle.
4898 * @param pPage PGM pool page
4899 */
4900DECLINLINE(void) pgmPoolLockPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4901{
4902 Assert(PGMIsLockOwner(pPool->CTX_SUFF(pVM)));
4903 ASMAtomicIncU32(&pPage->cLocked);
4904}
4905
4906
4907/**
4908 * Unlocks a page to allow flushing again
4909 *
4910 * @param pVM VM Handle.
4911 * @param pPage PGM pool page
4912 */
4913DECLINLINE(void) pgmPoolUnlockPage(PPGMPOOL pPool, PPGMPOOLPAGE pPage)
4914{
4915 Assert(PGMIsLockOwner(pPool->CTX_SUFF(pVM)));
4916 Assert(pPage->cLocked);
4917 ASMAtomicDecU32(&pPage->cLocked);
4918}
4919
4920
4921/**
4922 * Checks if the page is locked (e.g. the active CR3 or one of the four PDs of a PAE PDPT)
4923 *
4924 * @returns VBox status code.
4925 * @param pPage PGM pool page
4926 */
4927DECLINLINE(bool) pgmPoolIsPageLocked(PPGM pPGM, PPGMPOOLPAGE pPage)
4928{
4929 if (pPage->cLocked)
4930 {
4931 LogFlow(("pgmPoolIsPageLocked found root page %d\n", pPage->enmKind));
4932 if (pPage->cModifications)
4933 pPage->cModifications = 1; /* reset counter (can't use 0, or else it will be reinserted in the modified list) */
4934 return true;
4935 }
4936 return false;
4937}
4938
4939/**
4940 * Tells if mappings are to be put into the shadow page table or not
4941 *
4942 * @returns boolean result
4943 * @param pVM VM handle.
4944 */
4945DECLINLINE(bool) pgmMapAreMappingsEnabled(PPGM pPGM)
4946{
4947#ifdef IN_RING0
4948 /* There are no mappings in VT-x and AMD-V mode. */
4949 Assert(pPGM->fDisableMappings);
4950 return false;
4951#else
4952 return !pPGM->fDisableMappings;
4953#endif
4954}
4955
4956/** @} */
4957
4958#endif
4959
4960
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette