VirtualBox

source: vbox/trunk/src/VBox/VMM/PGMPhys.cpp@ 20071

Last change on this file since 20071 was 20071, checked in by vboxsync, 16 years ago

Bit more REM locking
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 116.1 KB
Line 
1/* $Id: PGMPhys.cpp 20071 2009-05-27 12:07:38Z vboxsync $ */
2/** @file
3 * PGM - Page Manager and Monitor, Physical Memory Addressing.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_PGM_PHYS
27#include <VBox/pgm.h>
28#include <VBox/iom.h>
29#include <VBox/mm.h>
30#include <VBox/stam.h>
31#include <VBox/rem.h>
32#include <VBox/pdmdev.h>
33#include "PGMInternal.h"
34#include <VBox/vm.h>
35#include <VBox/sup.h>
36#include <VBox/param.h>
37#include <VBox/err.h>
38#include <VBox/log.h>
39#include <iprt/assert.h>
40#include <iprt/alloc.h>
41#include <iprt/asm.h>
42#include <iprt/thread.h>
43#include <iprt/string.h>
44
45
46/*******************************************************************************
47* Defined Constants And Macros *
48*******************************************************************************/
49/** The number of pages to free in one batch. */
50#define PGMPHYS_FREE_PAGE_BATCH_SIZE 128
51
52
53/*******************************************************************************
54* Internal Functions *
55*******************************************************************************/
56static DECLCALLBACK(int) pgmR3PhysRomWriteHandler(PVM pVM, RTGCPHYS GCPhys, void *pvPhys, void *pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser);
57static int pgmPhysFreePage(PVM pVM, PGMMFREEPAGESREQ pReq, uint32_t *pcPendingPages, PPGMPAGE pPage, RTGCPHYS GCPhys);
58
59
60/*
61 * PGMR3PhysReadU8-64
62 * PGMR3PhysWriteU8-64
63 */
64#define PGMPHYSFN_READNAME PGMR3PhysReadU8
65#define PGMPHYSFN_WRITENAME PGMR3PhysWriteU8
66#define PGMPHYS_DATASIZE 1
67#define PGMPHYS_DATATYPE uint8_t
68#include "PGMPhysRWTmpl.h"
69
70#define PGMPHYSFN_READNAME PGMR3PhysReadU16
71#define PGMPHYSFN_WRITENAME PGMR3PhysWriteU16
72#define PGMPHYS_DATASIZE 2
73#define PGMPHYS_DATATYPE uint16_t
74#include "PGMPhysRWTmpl.h"
75
76#define PGMPHYSFN_READNAME PGMR3PhysReadU32
77#define PGMPHYSFN_WRITENAME PGMR3PhysWriteU32
78#define PGMPHYS_DATASIZE 4
79#define PGMPHYS_DATATYPE uint32_t
80#include "PGMPhysRWTmpl.h"
81
82#define PGMPHYSFN_READNAME PGMR3PhysReadU64
83#define PGMPHYSFN_WRITENAME PGMR3PhysWriteU64
84#define PGMPHYS_DATASIZE 8
85#define PGMPHYS_DATATYPE uint64_t
86#include "PGMPhysRWTmpl.h"
87
88
89/**
90 * EMT worker for PGMR3PhysReadExternal.
91 */
92static DECLCALLBACK(int) pgmR3PhysReadExternalEMT(PVM pVM, PRTGCPHYS pGCPhys, void *pvBuf, size_t cbRead)
93{
94 PGMPhysRead(pVM, *pGCPhys, pvBuf, cbRead);
95 return VINF_SUCCESS;
96}
97
98
99/**
100 * Write to physical memory, external users.
101 *
102 * @returns VBox status code.
103 * @retval VINF_SUCCESS.
104 *
105 * @param pVM VM Handle.
106 * @param GCPhys Physical address to write to.
107 * @param pvBuf What to write.
108 * @param cbWrite How many bytes to write.
109 *
110 * @thread Any but EMTs.
111 */
112VMMR3DECL(int) PGMR3PhysReadExternal(PVM pVM, RTGCPHYS GCPhys, void *pvBuf, size_t cbRead)
113{
114 VM_ASSERT_OTHER_THREAD(pVM);
115
116 AssertMsgReturn(cbRead > 0, ("don't even think about reading zero bytes!\n"), VINF_SUCCESS);
117 LogFlow(("PGMR3PhysReadExternal: %RGp %d\n", GCPhys, cbRead));
118
119 pgmLock(pVM);
120
121 /*
122 * Copy loop on ram ranges.
123 */
124 PPGMRAMRANGE pRam = pVM->pgm.s.CTX_SUFF(pRamRanges);
125 for (;;)
126 {
127 /* Find range. */
128 while (pRam && GCPhys > pRam->GCPhysLast)
129 pRam = pRam->CTX_SUFF(pNext);
130 /* Inside range or not? */
131 if (pRam && GCPhys >= pRam->GCPhys)
132 {
133 /*
134 * Must work our way thru this page by page.
135 */
136 RTGCPHYS off = GCPhys - pRam->GCPhys;
137 while (off < pRam->cb)
138 {
139 unsigned iPage = off >> PAGE_SHIFT;
140 PPGMPAGE pPage = &pRam->aPages[iPage];
141
142 /*
143 * If the page has an ALL access handler, we'll have to
144 * delegate the job to EMT.
145 */
146 if (PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage))
147 {
148 pgmUnlock(pVM);
149
150 PVMREQ pReq = NULL;
151 int rc = VMR3ReqCall(pVM, VMCPUID_ANY, &pReq, RT_INDEFINITE_WAIT,
152 (PFNRT)pgmR3PhysReadExternalEMT, 4, pVM, &GCPhys, pvBuf, cbRead);
153 if (RT_SUCCESS(rc))
154 {
155 rc = pReq->iStatus;
156 VMR3ReqFree(pReq);
157 }
158 return rc;
159 }
160 Assert(!PGM_PAGE_IS_MMIO(pPage));
161
162 /*
163 * Simple stuff, go ahead.
164 */
165 size_t cb = PAGE_SIZE - (off & PAGE_OFFSET_MASK);
166 if (cb > cbRead)
167 cb = cbRead;
168 const void *pvSrc;
169 int rc = pgmPhysGCPhys2CCPtrInternalReadOnly(pVM, pPage, pRam->GCPhys + off, &pvSrc);
170 if (RT_SUCCESS(rc))
171 memcpy(pvBuf, pvSrc, cb);
172 else
173 {
174 AssertLogRelMsgFailed(("pgmPhysGCPhys2CCPtrInternalReadOnly failed on %RGp / %R[pgmpage] -> %Rrc\n",
175 pRam->GCPhys + off, pPage, rc));
176 memset(pvBuf, 0xff, cb);
177 }
178
179 /* next page */
180 if (cb >= cbRead)
181 {
182 pgmUnlock(pVM);
183 return VINF_SUCCESS;
184 }
185 cbRead -= cb;
186 off += cb;
187 GCPhys += cb;
188 pvBuf = (char *)pvBuf + cb;
189 } /* walk pages in ram range. */
190 }
191 else
192 {
193 LogFlow(("PGMPhysRead: Unassigned %RGp size=%u\n", GCPhys, cbRead));
194
195 /*
196 * Unassigned address space.
197 */
198 if (!pRam)
199 break;
200 size_t cb = pRam->GCPhys - GCPhys;
201 if (cb >= cbRead)
202 {
203 memset(pvBuf, 0xff, cbRead);
204 break;
205 }
206 memset(pvBuf, 0xff, cb);
207
208 cbRead -= cb;
209 pvBuf = (char *)pvBuf + cb;
210 GCPhys += cb;
211 }
212 } /* Ram range walk */
213
214 pgmUnlock(pVM);
215
216 return VINF_SUCCESS;
217}
218
219
220/**
221 * EMT worker for PGMR3PhysWriteExternal.
222 */
223static DECLCALLBACK(int) pgmR3PhysWriteExternalEMT(PVM pVM, PRTGCPHYS pGCPhys, const void *pvBuf, size_t cbWrite)
224{
225 /** @todo VERR_EM_NO_MEMORY */
226 PGMPhysWrite(pVM, *pGCPhys, pvBuf, cbWrite);
227 return VINF_SUCCESS;
228}
229
230
231/**
232 * Write to physical memory, external users.
233 *
234 * @returns VBox status code.
235 * @retval VINF_SUCCESS.
236 * @retval VERR_EM_NO_MEMORY.
237 *
238 * @param pVM VM Handle.
239 * @param GCPhys Physical address to write to.
240 * @param pvBuf What to write.
241 * @param cbWrite How many bytes to write.
242 *
243 * @thread Any but EMTs.
244 */
245VMMDECL(int) PGMR3PhysWriteExternal(PVM pVM, RTGCPHYS GCPhys, const void *pvBuf, size_t cbWrite)
246{
247 VM_ASSERT_OTHER_THREAD(pVM);
248
249 AssertMsg(!pVM->pgm.s.fNoMorePhysWrites, ("Calling PGMR3PhysWriteExternal after pgmR3Save()!\n"));
250 AssertMsgReturn(cbWrite > 0, ("don't even think about writing zero bytes!\n"), VINF_SUCCESS);
251 LogFlow(("PGMR3PhysWriteExternal: %RGp %d\n", GCPhys, cbWrite));
252
253 pgmLock(pVM);
254
255 /*
256 * Copy loop on ram ranges, stop when we hit something difficult.
257 */
258 PPGMRAMRANGE pRam = pVM->pgm.s.CTX_SUFF(pRamRanges);
259 for (;;)
260 {
261 /* Find range. */
262 while (pRam && GCPhys > pRam->GCPhysLast)
263 pRam = pRam->CTX_SUFF(pNext);
264 /* Inside range or not? */
265 if (pRam && GCPhys >= pRam->GCPhys)
266 {
267 /*
268 * Must work our way thru this page by page.
269 */
270 RTGCPTR off = GCPhys - pRam->GCPhys;
271 while (off < pRam->cb)
272 {
273 RTGCPTR iPage = off >> PAGE_SHIFT;
274 PPGMPAGE pPage = &pRam->aPages[iPage];
275
276 /*
277 * It the page is in any way problematic, we have to
278 * do the work on the EMT. Anything that needs to be made
279 * writable or involves access handlers is problematic.
280 */
281 if ( PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage)
282 || PGM_PAGE_GET_STATE(pPage) != PGM_PAGE_STATE_ALLOCATED)
283 {
284 pgmUnlock(pVM);
285
286 PVMREQ pReq = NULL;
287 int rc = VMR3ReqCall(pVM, VMCPUID_ANY, &pReq, RT_INDEFINITE_WAIT,
288 (PFNRT)pgmR3PhysWriteExternalEMT, 4, pVM, &GCPhys, pvBuf, cbWrite);
289 if (RT_SUCCESS(rc))
290 {
291 rc = pReq->iStatus;
292 VMR3ReqFree(pReq);
293 }
294 return rc;
295 }
296 Assert(!PGM_PAGE_IS_MMIO(pPage));
297
298 /*
299 * Simple stuff, go ahead.
300 */
301 size_t cb = PAGE_SIZE - (off & PAGE_OFFSET_MASK);
302 if (cb > cbWrite)
303 cb = cbWrite;
304 void *pvDst;
305 int rc = pgmPhysGCPhys2CCPtrInternal(pVM, pPage, pRam->GCPhys + off, &pvDst);
306 if (RT_SUCCESS(rc))
307 memcpy(pvDst, pvBuf, cb);
308 else
309 AssertLogRelMsgFailed(("pgmPhysGCPhys2CCPtrInternal failed on %RGp / %R[pgmpage] -> %Rrc\n",
310 pRam->GCPhys + off, pPage, rc));
311
312 /* next page */
313 if (cb >= cbWrite)
314 {
315 pgmUnlock(pVM);
316 return VINF_SUCCESS;
317 }
318
319 cbWrite -= cb;
320 off += cb;
321 GCPhys += cb;
322 pvBuf = (const char *)pvBuf + cb;
323 } /* walk pages in ram range */
324 }
325 else
326 {
327 /*
328 * Unassigned address space, skip it.
329 */
330 if (!pRam)
331 break;
332 size_t cb = pRam->GCPhys - GCPhys;
333 if (cb >= cbWrite)
334 break;
335 cbWrite -= cb;
336 pvBuf = (const char *)pvBuf + cb;
337 GCPhys += cb;
338 }
339 } /* Ram range walk */
340
341 pgmUnlock(pVM);
342 return VINF_SUCCESS;
343}
344
345
346/**
347 * VMR3ReqCall worker for PGMR3PhysGCPhys2CCPtrExternal to make pages writable.
348 *
349 * @returns see PGMR3PhysGCPhys2CCPtrExternal
350 * @param pVM The VM handle.
351 * @param pGCPhys Pointer to the guest physical address.
352 * @param ppv Where to store the mapping address.
353 * @param pLock Where to store the lock.
354 */
355static DECLCALLBACK(int) pgmR3PhysGCPhys2CCPtrDelegated(PVM pVM, PRTGCPHYS pGCPhys, void **ppv, PPGMPAGEMAPLOCK pLock)
356{
357 /*
358 * Just hand it to PGMPhysGCPhys2CCPtr and check that it's not a page with
359 * an access handler after it succeeds.
360 */
361 int rc = pgmLock(pVM);
362 AssertRCReturn(rc, rc);
363
364 rc = PGMPhysGCPhys2CCPtr(pVM, *pGCPhys, ppv, pLock);
365 if (RT_SUCCESS(rc))
366 {
367 PPGMPAGEMAPTLBE pTlbe;
368 int rc2 = pgmPhysPageQueryTlbe(&pVM->pgm.s, *pGCPhys, &pTlbe);
369 AssertFatalRC(rc2);
370 PPGMPAGE pPage = pTlbe->pPage;
371#if 1
372 if (PGM_PAGE_IS_MMIO(pPage))
373#else
374 if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
375#endif
376 {
377 PGMPhysReleasePageMappingLock(pVM, pLock);
378 rc = VERR_PGM_PHYS_PAGE_RESERVED;
379 }
380 }
381
382 pgmUnlock(pVM);
383 return rc;
384}
385
386
387/**
388 * Requests the mapping of a guest page into ring-3, external threads.
389 *
390 * When you're done with the page, call PGMPhysReleasePageMappingLock() ASAP to
391 * release it.
392 *
393 * This API will assume your intention is to write to the page, and will
394 * therefore replace shared and zero pages. If you do not intend to modify the
395 * page, use the PGMR3PhysGCPhys2CCPtrReadOnlyExternal() API.
396 *
397 * @returns VBox status code.
398 * @retval VINF_SUCCESS on success.
399 * @retval VERR_PGM_PHYS_PAGE_RESERVED it it's a valid page but has no physical
400 * backing or if the page has any active access handlers. The caller
401 * must fall back on using PGMR3PhysWriteExternal.
402 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
403 *
404 * @param pVM The VM handle.
405 * @param GCPhys The guest physical address of the page that should be mapped.
406 * @param ppv Where to store the address corresponding to GCPhys.
407 * @param pLock Where to store the lock information that PGMPhysReleasePageMappingLock needs.
408 *
409 * @remark Avoid calling this API from within critical sections (other than the
410 * PGM one) because of the deadlock risk when we have to delegating the
411 * task to an EMT.
412 * @thread Any.
413 */
414VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrExternal(PVM pVM, RTGCPHYS GCPhys, void **ppv, PPGMPAGEMAPLOCK pLock)
415{
416 AssertPtr(ppv);
417 AssertPtr(pLock);
418
419 int rc = pgmLock(pVM);
420 AssertRCReturn(rc, rc);
421
422 /*
423 * Query the Physical TLB entry for the page (may fail).
424 */
425 PPGMPAGEMAPTLBE pTlbe;
426 rc = pgmPhysPageQueryTlbe(&pVM->pgm.s, GCPhys, &pTlbe);
427 if (RT_SUCCESS(rc))
428 {
429 PPGMPAGE pPage = pTlbe->pPage;
430#if 1
431 if (PGM_PAGE_IS_MMIO(pPage))
432 rc = VERR_PGM_PHYS_PAGE_RESERVED;
433#else
434 if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
435 rc = VERR_PGM_PHYS_PAGE_RESERVED;
436#endif
437 else
438 {
439 /*
440 * If the page is shared, the zero page, or being write monitored
441 * it must be converted to an page that's writable if possible.
442 * This has to be done on an EMT.
443 */
444 if (RT_UNLIKELY(PGM_PAGE_GET_STATE(pPage) != PGM_PAGE_STATE_ALLOCATED))
445 {
446 pgmUnlock(pVM);
447
448 PVMREQ pReq = NULL;
449 rc = VMR3ReqCall(pVM, VMCPUID_ANY, &pReq, RT_INDEFINITE_WAIT,
450 (PFNRT)pgmR3PhysGCPhys2CCPtrDelegated, 4, pVM, &GCPhys, ppv, pLock);
451 if (RT_SUCCESS(rc))
452 {
453 rc = pReq->iStatus;
454 VMR3ReqFree(pReq);
455 }
456 return rc;
457 }
458
459 /*
460 * Now, just perform the locking and calculate the return address.
461 */
462 PPGMPAGEMAP pMap = pTlbe->pMap;
463 pMap->cRefs++;
464#if 0 /** @todo implement locking properly */
465 if (RT_LIKELY(pPage->cLocks != PGM_PAGE_MAX_LOCKS))
466 if (RT_UNLIKELY(++pPage->cLocks == PGM_PAGE_MAX_LOCKS))
467 {
468 AssertMsgFailed(("%RGp is entering permanent locked state!\n", GCPhys));
469 pMap->cRefs++; /* Extra ref to prevent it from going away. */
470 }
471#endif
472 *ppv = (void *)((uintptr_t)pTlbe->pv | (GCPhys & PAGE_OFFSET_MASK));
473 pLock->pvPage = pPage;
474 pLock->pvMap = pMap;
475 }
476 }
477
478 pgmUnlock(pVM);
479 return rc;
480}
481
482
483/**
484 * Requests the mapping of a guest page into ring-3, external threads.
485 *
486 * When you're done with the page, call PGMPhysReleasePageMappingLock() ASAP to
487 * release it.
488 *
489 * @returns VBox status code.
490 * @retval VINF_SUCCESS on success.
491 * @retval VERR_PGM_PHYS_PAGE_RESERVED it it's a valid page but has no physical
492 * backing or if the page as an active ALL access handler. The caller
493 * must fall back on using PGMPhysRead.
494 * @retval VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS if it's not a valid physical address.
495 *
496 * @param pVM The VM handle.
497 * @param GCPhys The guest physical address of the page that should be mapped.
498 * @param ppv Where to store the address corresponding to GCPhys.
499 * @param pLock Where to store the lock information that PGMPhysReleasePageMappingLock needs.
500 *
501 * @remark Avoid calling this API from within critical sections (other than
502 * the PGM one) because of the deadlock risk.
503 * @thread Any.
504 */
505VMMR3DECL(int) PGMR3PhysGCPhys2CCPtrReadOnlyExternal(PVM pVM, RTGCPHYS GCPhys, void const **ppv, PPGMPAGEMAPLOCK pLock)
506{
507 int rc = pgmLock(pVM);
508 AssertRCReturn(rc, rc);
509
510 /*
511 * Query the Physical TLB entry for the page (may fail).
512 */
513 PPGMPAGEMAPTLBE pTlbe;
514 rc = pgmPhysPageQueryTlbe(&pVM->pgm.s, GCPhys, &pTlbe);
515 if (RT_SUCCESS(rc))
516 {
517 PPGMPAGE pPage = pTlbe->pPage;
518#if 1
519 /* MMIO pages doesn't have any readable backing. */
520 if (PGM_PAGE_IS_MMIO(pPage))
521 rc = VERR_PGM_PHYS_PAGE_RESERVED;
522#else
523 if (PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage))
524 rc = VERR_PGM_PHYS_PAGE_RESERVED;
525#endif
526 else
527 {
528 /*
529 * Now, just perform the locking and calculate the return address.
530 */
531 PPGMPAGEMAP pMap = pTlbe->pMap;
532 pMap->cRefs++;
533#if 0 /** @todo implement locking properly */
534 if (RT_LIKELY(pPage->cLocks != PGM_PAGE_MAX_LOCKS))
535 if (RT_UNLIKELY(++pPage->cLocks == PGM_PAGE_MAX_LOCKS))
536 {
537 AssertMsgFailed(("%RGp is entering permanent locked state!\n", GCPhys));
538 pMap->cRefs++; /* Extra ref to prevent it from going away. */
539 }
540#endif
541 *ppv = (void *)((uintptr_t)pTlbe->pv | (GCPhys & PAGE_OFFSET_MASK));
542 pLock->pvPage = pPage;
543 pLock->pvMap = pMap;
544 }
545 }
546
547 pgmUnlock(pVM);
548 return rc;
549}
550
551
552/**
553 * Relinks the RAM ranges using the pSelfRC and pSelfR0 pointers.
554 *
555 * Called when anything was relocated.
556 *
557 * @param pVM Pointer to the shared VM structure.
558 */
559void pgmR3PhysRelinkRamRanges(PVM pVM)
560{
561 PPGMRAMRANGE pCur;
562
563#ifdef VBOX_STRICT
564 for (pCur = pVM->pgm.s.pRamRangesR3; pCur; pCur = pCur->pNextR3)
565 {
566 Assert((pCur->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pCur->pSelfR0 == MMHyperCCToR0(pVM, pCur));
567 Assert((pCur->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pCur->pSelfRC == MMHyperCCToRC(pVM, pCur));
568 Assert((pCur->GCPhys & PAGE_OFFSET_MASK) == 0);
569 Assert((pCur->GCPhysLast & PAGE_OFFSET_MASK) == PAGE_OFFSET_MASK);
570 Assert((pCur->cb & PAGE_OFFSET_MASK) == 0);
571 Assert(pCur->cb == pCur->GCPhysLast - pCur->GCPhys + 1);
572 for (PPGMRAMRANGE pCur2 = pVM->pgm.s.pRamRangesR3; pCur2; pCur2 = pCur2->pNextR3)
573 Assert( pCur2 == pCur
574 || strcmp(pCur2->pszDesc, pCur->pszDesc)); /** @todo fix MMIO ranges!! */
575 }
576#endif
577
578 pCur = pVM->pgm.s.pRamRangesR3;
579 if (pCur)
580 {
581 pVM->pgm.s.pRamRangesR0 = pCur->pSelfR0;
582 pVM->pgm.s.pRamRangesRC = pCur->pSelfRC;
583
584 for (; pCur->pNextR3; pCur = pCur->pNextR3)
585 {
586 pCur->pNextR0 = pCur->pNextR3->pSelfR0;
587 pCur->pNextRC = pCur->pNextR3->pSelfRC;
588 }
589
590 Assert(pCur->pNextR0 == NIL_RTR0PTR);
591 Assert(pCur->pNextRC == NIL_RTRCPTR);
592 }
593 else
594 {
595 Assert(pVM->pgm.s.pRamRangesR0 == NIL_RTR0PTR);
596 Assert(pVM->pgm.s.pRamRangesRC == NIL_RTRCPTR);
597 }
598}
599
600
601/**
602 * Links a new RAM range into the list.
603 *
604 * @param pVM Pointer to the shared VM structure.
605 * @param pNew Pointer to the new list entry.
606 * @param pPrev Pointer to the previous list entry. If NULL, insert as head.
607 */
608static void pgmR3PhysLinkRamRange(PVM pVM, PPGMRAMRANGE pNew, PPGMRAMRANGE pPrev)
609{
610 AssertMsg(pNew->pszDesc, ("%RGp-%RGp\n", pNew->GCPhys, pNew->GCPhysLast));
611 Assert((pNew->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pNew->pSelfR0 == MMHyperCCToR0(pVM, pNew));
612 Assert((pNew->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pNew->pSelfRC == MMHyperCCToRC(pVM, pNew));
613
614 pgmLock(pVM);
615
616 PPGMRAMRANGE pRam = pPrev ? pPrev->pNextR3 : pVM->pgm.s.pRamRangesR3;
617 pNew->pNextR3 = pRam;
618 pNew->pNextR0 = pRam ? pRam->pSelfR0 : NIL_RTR0PTR;
619 pNew->pNextRC = pRam ? pRam->pSelfRC : NIL_RTRCPTR;
620
621 if (pPrev)
622 {
623 pPrev->pNextR3 = pNew;
624 pPrev->pNextR0 = pNew->pSelfR0;
625 pPrev->pNextRC = pNew->pSelfRC;
626 }
627 else
628 {
629 pVM->pgm.s.pRamRangesR3 = pNew;
630 pVM->pgm.s.pRamRangesR0 = pNew->pSelfR0;
631 pVM->pgm.s.pRamRangesRC = pNew->pSelfRC;
632 }
633
634 pgmUnlock(pVM);
635}
636
637
638/**
639 * Unlink an existing RAM range from the list.
640 *
641 * @param pVM Pointer to the shared VM structure.
642 * @param pRam Pointer to the new list entry.
643 * @param pPrev Pointer to the previous list entry. If NULL, insert as head.
644 */
645static void pgmR3PhysUnlinkRamRange2(PVM pVM, PPGMRAMRANGE pRam, PPGMRAMRANGE pPrev)
646{
647 Assert(pPrev ? pPrev->pNextR3 == pRam : pVM->pgm.s.pRamRangesR3 == pRam);
648 Assert((pRam->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pRam->pSelfR0 == MMHyperCCToR0(pVM, pRam));
649 Assert((pRam->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING) || pRam->pSelfRC == MMHyperCCToRC(pVM, pRam));
650
651 pgmLock(pVM);
652
653 PPGMRAMRANGE pNext = pRam->pNextR3;
654 if (pPrev)
655 {
656 pPrev->pNextR3 = pNext;
657 pPrev->pNextR0 = pNext ? pNext->pSelfR0 : NIL_RTR0PTR;
658 pPrev->pNextRC = pNext ? pNext->pSelfRC : NIL_RTRCPTR;
659 }
660 else
661 {
662 Assert(pVM->pgm.s.pRamRangesR3 == pRam);
663 pVM->pgm.s.pRamRangesR3 = pNext;
664 pVM->pgm.s.pRamRangesR0 = pNext ? pNext->pSelfR0 : NIL_RTR0PTR;
665 pVM->pgm.s.pRamRangesRC = pNext ? pNext->pSelfRC : NIL_RTRCPTR;
666 }
667
668 pgmUnlock(pVM);
669}
670
671
672/**
673 * Unlink an existing RAM range from the list.
674 *
675 * @param pVM Pointer to the shared VM structure.
676 * @param pRam Pointer to the new list entry.
677 */
678static void pgmR3PhysUnlinkRamRange(PVM pVM, PPGMRAMRANGE pRam)
679{
680 pgmLock(pVM);
681
682 /* find prev. */
683 PPGMRAMRANGE pPrev = NULL;
684 PPGMRAMRANGE pCur = pVM->pgm.s.pRamRangesR3;
685 while (pCur != pRam)
686 {
687 pPrev = pCur;
688 pCur = pCur->pNextR3;
689 }
690 AssertFatal(pCur);
691
692 pgmR3PhysUnlinkRamRange2(pVM, pRam, pPrev);
693
694 pgmUnlock(pVM);
695}
696
697
698/**
699 * Frees a range of pages, replacing them with ZERO pages of the specified type.
700 *
701 * @returns VBox status code.
702 * @param pVM The VM handle.
703 * @param pRam The RAM range in which the pages resides.
704 * @param GCPhys The address of the first page.
705 * @param GCPhysLast The address of the last page.
706 * @param uType The page type to replace then with.
707 */
708static int pgmR3PhysFreePageRange(PVM pVM, PPGMRAMRANGE pRam, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast, uint8_t uType)
709{
710 uint32_t cPendingPages = 0;
711 PGMMFREEPAGESREQ pReq;
712 int rc = GMMR3FreePagesPrepare(pVM, &pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE, GMMACCOUNT_BASE);
713 AssertLogRelRCReturn(rc, rc);
714
715 /* Itegerate the pages. */
716 PPGMPAGE pPageDst = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
717 uint32_t cPagesLeft = ((GCPhysLast - GCPhys) >> PAGE_SHIFT) + 1;
718 while (cPagesLeft-- > 0)
719 {
720 rc = pgmPhysFreePage(pVM, pReq, &cPendingPages, pPageDst, GCPhys);
721 AssertLogRelRCReturn(rc, rc); /* We're done for if this goes wrong. */
722
723 PGM_PAGE_SET_TYPE(pPageDst, uType);
724
725 GCPhys += PAGE_SIZE;
726 pPageDst++;
727 }
728
729 if (cPendingPages)
730 {
731 rc = GMMR3FreePagesPerform(pVM, pReq, cPendingPages);
732 AssertLogRelRCReturn(rc, rc);
733 }
734 GMMR3FreePagesCleanup(pReq);
735
736 return rc;
737}
738
739
740/**
741 * PGMR3PhysRegisterRam worker that initializes and links a RAM range.
742 *
743 * @param pVM The VM handle.
744 * @param pNew The new RAM range.
745 * @param GCPhys The address of the RAM range.
746 * @param GCPhysLast The last address of the RAM range.
747 * @param RCPtrNew The RC address if the range is floating. NIL_RTRCPTR
748 * if in HMA.
749 * @param R0PtrNew Ditto for R0.
750 * @param pszDesc The description.
751 * @param pPrev The previous RAM range (for linking).
752 */
753static void pgmR3PhysInitAndLinkRamRange(PVM pVM, PPGMRAMRANGE pNew, RTGCPHYS GCPhys, RTGCPHYS GCPhysLast,
754 RTRCPTR RCPtrNew, RTR0PTR R0PtrNew, const char *pszDesc, PPGMRAMRANGE pPrev)
755{
756 /*
757 * Initialize the range.
758 */
759 pNew->pSelfR0 = R0PtrNew != NIL_RTR0PTR ? R0PtrNew : MMHyperCCToR0(pVM, pNew);
760 pNew->pSelfRC = RCPtrNew != NIL_RTRCPTR ? RCPtrNew : MMHyperCCToRC(pVM, pNew);
761 pNew->GCPhys = GCPhys;
762 pNew->GCPhysLast = GCPhysLast;
763 pNew->cb = GCPhysLast - GCPhys + 1;
764 pNew->pszDesc = pszDesc;
765 pNew->fFlags = RCPtrNew != NIL_RTR0PTR ? PGM_RAM_RANGE_FLAGS_FLOATING : 0;
766 pNew->pvR3 = NULL;
767
768 uint32_t const cPages = pNew->cb >> PAGE_SHIFT;
769 RTGCPHYS iPage = cPages;
770 while (iPage-- > 0)
771 PGM_PAGE_INIT_ZERO(&pNew->aPages[iPage], pVM, PGMPAGETYPE_RAM);
772
773 /* Update the page count stats. */
774 pVM->pgm.s.cZeroPages += cPages;
775 pVM->pgm.s.cAllPages += cPages;
776
777 /*
778 * Link it.
779 */
780 pgmR3PhysLinkRamRange(pVM, pNew, pPrev);
781}
782
783
784/**
785 * Relocate a floating RAM range.
786 *
787 * @copydoc FNPGMRELOCATE.
788 */
789static DECLCALLBACK(bool) pgmR3PhysRamRangeRelocate(PVM pVM, RTGCPTR GCPtrOld, RTGCPTR GCPtrNew, PGMRELOCATECALL enmMode, void *pvUser)
790{
791 PPGMRAMRANGE pRam = (PPGMRAMRANGE)pvUser;
792 Assert(pRam->fFlags & PGM_RAM_RANGE_FLAGS_FLOATING);
793 Assert(pRam->pSelfRC == GCPtrOld + PAGE_SIZE);
794
795 switch (enmMode)
796 {
797 case PGMRELOCATECALL_SUGGEST:
798 return true;
799 case PGMRELOCATECALL_RELOCATE:
800 {
801 /* Update myself and then relink all the ranges. */
802 pgmLock(pVM);
803 pRam->pSelfRC = (RTRCPTR)(GCPtrNew + PAGE_SIZE);
804 pgmR3PhysRelinkRamRanges(pVM);
805 pgmUnlock(pVM);
806 return true;
807 }
808
809 default:
810 AssertFailedReturn(false);
811 }
812}
813
814
815/**
816 * PGMR3PhysRegisterRam worker that registers a high chunk.
817 *
818 * @returns VBox status code.
819 * @param pVM The VM handle.
820 * @param GCPhys The address of the RAM.
821 * @param cRamPages The number of RAM pages to register.
822 * @param cbChunk The size of the PGMRAMRANGE guest mapping.
823 * @param iChunk The chunk number.
824 * @param pszDesc The RAM range description.
825 * @param ppPrev Previous RAM range pointer. In/Out.
826 */
827static int pgmR3PhysRegisterHighRamChunk(PVM pVM, RTGCPHYS GCPhys, uint32_t cRamPages,
828 uint32_t cbChunk, uint32_t iChunk, const char *pszDesc,
829 PPGMRAMRANGE *ppPrev)
830{
831 const char *pszDescChunk = iChunk == 0
832 ? pszDesc
833 : MMR3HeapAPrintf(pVM, MM_TAG_PGM_PHYS, "%s (#%u)", pszDesc, iChunk + 1);
834 AssertReturn(pszDescChunk, VERR_NO_MEMORY);
835
836 /*
837 * Allocate memory for the new chunk.
838 */
839 size_t const cChunkPages = RT_ALIGN_Z(RT_UOFFSETOF(PGMRAMRANGE, aPages[cRamPages]), PAGE_SIZE) >> PAGE_SHIFT;
840 PSUPPAGE paChunkPages = (PSUPPAGE)RTMemTmpAllocZ(sizeof(SUPPAGE) * cChunkPages);
841 AssertReturn(paChunkPages, VERR_NO_TMP_MEMORY);
842 RTR0PTR R0PtrChunk = NIL_RTR0PTR;
843 void *pvChunk = NULL;
844 int rc = SUPR3PageAllocEx(cChunkPages, 0 /*fFlags*/, &pvChunk,
845#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
846 VMMIsHwVirtExtForced(pVM) ? &R0PtrChunk : NULL,
847#else
848 NULL,
849#endif
850 paChunkPages);
851 if (RT_SUCCESS(rc))
852 {
853#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
854 if (!VMMIsHwVirtExtForced(pVM))
855 R0PtrChunk = NIL_RTR0PTR;
856#else
857 R0PtrChunk = (uintptr_t)pvChunk;
858#endif
859 memset(pvChunk, 0, cChunkPages << PAGE_SHIFT);
860
861 PPGMRAMRANGE pNew = (PPGMRAMRANGE)pvChunk;
862
863 /*
864 * Create a mapping and map the pages into it.
865 * We push these in below the HMA.
866 */
867 RTGCPTR GCPtrChunkMap = pVM->pgm.s.GCPtrPrevRamRangeMapping - cbChunk;
868 rc = PGMR3MapPT(pVM, GCPtrChunkMap, cbChunk, 0 /*fFlags*/, pgmR3PhysRamRangeRelocate, pNew, pszDescChunk);
869 if (RT_SUCCESS(rc))
870 {
871 pVM->pgm.s.GCPtrPrevRamRangeMapping = GCPtrChunkMap;
872
873 RTGCPTR const GCPtrChunk = GCPtrChunkMap + PAGE_SIZE;
874 RTGCPTR GCPtrPage = GCPtrChunk;
875 for (uint32_t iPage = 0; iPage < cChunkPages && RT_SUCCESS(rc); iPage++, GCPtrPage += PAGE_SIZE)
876 rc = PGMMap(pVM, GCPtrPage, paChunkPages[iPage].Phys, PAGE_SIZE, 0);
877 if (RT_SUCCESS(rc))
878 {
879 /*
880 * Ok, init and link the range.
881 */
882 pgmR3PhysInitAndLinkRamRange(pVM, pNew, GCPhys, GCPhys + ((RTGCPHYS)cRamPages << PAGE_SHIFT) - 1,
883 (RTRCPTR)GCPtrChunk, R0PtrChunk, pszDescChunk, *ppPrev);
884 *ppPrev = pNew;
885 }
886 }
887
888 if (RT_FAILURE(rc))
889 SUPR3PageFreeEx(pvChunk, cChunkPages);
890 }
891
892 RTMemTmpFree(paChunkPages);
893 return rc;
894}
895
896
897/**
898 * Sets up a range RAM.
899 *
900 * This will check for conflicting registrations, make a resource
901 * reservation for the memory (with GMM), and setup the per-page
902 * tracking structures (PGMPAGE).
903 *
904 * @returns VBox stutus code.
905 * @param pVM Pointer to the shared VM structure.
906 * @param GCPhys The physical address of the RAM.
907 * @param cb The size of the RAM.
908 * @param pszDesc The description - not copied, so, don't free or change it.
909 */
910VMMR3DECL(int) PGMR3PhysRegisterRam(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, const char *pszDesc)
911{
912 /*
913 * Validate input.
914 */
915 Log(("PGMR3PhysRegisterRam: GCPhys=%RGp cb=%RGp pszDesc=%s\n", GCPhys, cb, pszDesc));
916 AssertReturn(RT_ALIGN_T(GCPhys, PAGE_SIZE, RTGCPHYS) == GCPhys, VERR_INVALID_PARAMETER);
917 AssertReturn(RT_ALIGN_T(cb, PAGE_SIZE, RTGCPHYS) == cb, VERR_INVALID_PARAMETER);
918 AssertReturn(cb > 0, VERR_INVALID_PARAMETER);
919 RTGCPHYS GCPhysLast = GCPhys + (cb - 1);
920 AssertMsgReturn(GCPhysLast > GCPhys, ("The range wraps! GCPhys=%RGp cb=%RGp\n", GCPhys, cb), VERR_INVALID_PARAMETER);
921 AssertPtrReturn(pszDesc, VERR_INVALID_POINTER);
922 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
923
924 /*
925 * Find range location and check for conflicts.
926 * (We don't lock here because the locking by EMT is only required on update.)
927 */
928 PPGMRAMRANGE pPrev = NULL;
929 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
930 while (pRam && GCPhysLast >= pRam->GCPhys)
931 {
932 if ( GCPhysLast >= pRam->GCPhys
933 && GCPhys <= pRam->GCPhysLast)
934 AssertLogRelMsgFailedReturn(("%RGp-%RGp (%s) conflicts with existing %RGp-%RGp (%s)\n",
935 GCPhys, GCPhysLast, pszDesc,
936 pRam->GCPhys, pRam->GCPhysLast, pRam->pszDesc),
937 VERR_PGM_RAM_CONFLICT);
938
939 /* next */
940 pPrev = pRam;
941 pRam = pRam->pNextR3;
942 }
943
944 /*
945 * Register it with GMM (the API bitches).
946 */
947 const RTGCPHYS cPages = cb >> PAGE_SHIFT;
948 int rc = MMR3IncreaseBaseReservation(pVM, cPages);
949 if (RT_FAILURE(rc))
950 return rc;
951
952 if ( GCPhys >= _4G
953 && cPages > 256)
954 {
955 /*
956 * The PGMRAMRANGE structures for the high memory can get very big.
957 * In order to avoid SUPR3PageAllocEx allocation failures due to the
958 * allocation size limit there and also to avoid being unable to find
959 * guest mapping space for them, we split this memory up into 4MB in
960 * (potential) raw-mode configs and 16MB chunks in forced AMD-V/VT-x
961 * mode.
962 *
963 * The first and last page of each mapping are guard pages and marked
964 * not-present. So, we've got 4186112 and 16769024 bytes available for
965 * the PGMRAMRANGE structure.
966 *
967 * Note! The sizes used here will influence the saved state.
968 */
969 uint32_t cbChunk;
970 uint32_t cPagesPerChunk;
971 if (VMMIsHwVirtExtForced(pVM))
972 {
973 cbChunk = 16U*_1M;
974 cPagesPerChunk = 1048048; /* max ~1048059 */
975 AssertCompile(sizeof(PGMRAMRANGE) + sizeof(PGMPAGE) * 1048048 < 16U*_1M - PAGE_SIZE * 2);
976 }
977 else
978 {
979 cbChunk = 4U*_1M;
980 cPagesPerChunk = 261616; /* max ~261627 */
981 AssertCompile(sizeof(PGMRAMRANGE) + sizeof(PGMPAGE) * 261616 < 4U*_1M - PAGE_SIZE * 2);
982 }
983 AssertRelease(RT_UOFFSETOF(PGMRAMRANGE, aPages[cPagesPerChunk]) + PAGE_SIZE * 2 <= cbChunk);
984
985 RTGCPHYS cPagesLeft = cPages;
986 RTGCPHYS GCPhysChunk = GCPhys;
987 uint32_t iChunk = 0;
988 while (cPagesLeft > 0)
989 {
990 uint32_t cPagesInChunk = cPagesLeft;
991 if (cPagesInChunk > cPagesPerChunk)
992 cPagesInChunk = cPagesPerChunk;
993
994 rc = pgmR3PhysRegisterHighRamChunk(pVM, GCPhysChunk, cPagesInChunk, cbChunk, iChunk, pszDesc, &pPrev);
995 AssertRCReturn(rc, rc);
996
997 /* advance */
998 GCPhysChunk += (RTGCPHYS)cPagesInChunk << PAGE_SHIFT;
999 cPagesLeft -= cPagesInChunk;
1000 iChunk++;
1001 }
1002 }
1003 else
1004 {
1005 /*
1006 * Allocate, initialize and link the new RAM range.
1007 */
1008 const size_t cbRamRange = RT_OFFSETOF(PGMRAMRANGE, aPages[cPages]);
1009 PPGMRAMRANGE pNew;
1010 rc = MMR3HyperAllocOnceNoRel(pVM, cbRamRange, 0, MM_TAG_PGM_PHYS, (void **)&pNew);
1011 AssertLogRelMsgRCReturn(rc, ("cbRamRange=%zu\n", cbRamRange), rc);
1012
1013 pgmR3PhysInitAndLinkRamRange(pVM, pNew, GCPhys, GCPhysLast, NIL_RTRCPTR, NIL_RTR0PTR, pszDesc, pPrev);
1014 }
1015
1016 /*
1017 * Notify REM.
1018 */
1019 REMR3NotifyPhysRamRegister(pVM, GCPhys, cb, REM_NOTIFY_PHYS_RAM_FLAGS_RAM);
1020
1021 return VINF_SUCCESS;
1022}
1023
1024
1025/**
1026 * Worker called by PGMR3InitFinalize if we're configured to pre-allocate RAM.
1027 *
1028 * We do this late in the init process so that all the ROM and MMIO ranges have
1029 * been registered already and we don't go wasting memory on them.
1030 *
1031 * @returns VBox status code.
1032 *
1033 * @param pVM Pointer to the shared VM structure.
1034 */
1035int pgmR3PhysRamPreAllocate(PVM pVM)
1036{
1037 Assert(pVM->pgm.s.fRamPreAlloc);
1038 Log(("pgmR3PhysRamPreAllocate: enter\n"));
1039
1040 /*
1041 * Walk the RAM ranges and allocate all RAM pages, halt at
1042 * the first allocation error.
1043 */
1044 uint64_t cPages = 0;
1045 uint64_t NanoTS = RTTimeNanoTS();
1046 pgmLock(pVM);
1047 for (PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
1048 {
1049 PPGMPAGE pPage = &pRam->aPages[0];
1050 RTGCPHYS GCPhys = pRam->GCPhys;
1051 uint32_t cLeft = pRam->cb >> PAGE_SHIFT;
1052 while (cLeft-- > 0)
1053 {
1054 if (PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_RAM)
1055 {
1056 switch (PGM_PAGE_GET_STATE(pPage))
1057 {
1058 case PGM_PAGE_STATE_ZERO:
1059 {
1060 int rc = pgmPhysAllocPage(pVM, pPage, GCPhys);
1061 if (RT_FAILURE(rc))
1062 {
1063 LogRel(("PGM: RAM Pre-allocation failed at %RGp (in %s) with rc=%Rrc\n", GCPhys, pRam->pszDesc, rc));
1064 pgmUnlock(pVM);
1065 return rc;
1066 }
1067 cPages++;
1068 break;
1069 }
1070
1071 case PGM_PAGE_STATE_ALLOCATED:
1072 case PGM_PAGE_STATE_WRITE_MONITORED:
1073 case PGM_PAGE_STATE_SHARED:
1074 /* nothing to do here. */
1075 break;
1076 }
1077 }
1078
1079 /* next */
1080 pPage++;
1081 GCPhys += PAGE_SIZE;
1082 }
1083 }
1084 pgmUnlock(pVM);
1085 NanoTS = RTTimeNanoTS() - NanoTS;
1086
1087 LogRel(("PGM: Pre-allocated %llu pages in %llu ms\n", cPages, NanoTS / 1000000));
1088 Log(("pgmR3PhysRamPreAllocate: returns VINF_SUCCESS\n"));
1089 return VINF_SUCCESS;
1090}
1091
1092
1093/**
1094 * Resets (zeros) the RAM.
1095 *
1096 * ASSUMES that the caller owns the PGM lock.
1097 *
1098 * @returns VBox status code.
1099 * @param pVM Pointer to the shared VM structure.
1100 */
1101int pgmR3PhysRamReset(PVM pVM)
1102{
1103 Assert(PGMIsLockOwner(pVM));
1104 /*
1105 * We batch up pages before freeing them.
1106 */
1107 uint32_t cPendingPages = 0;
1108 PGMMFREEPAGESREQ pReq;
1109 int rc = GMMR3FreePagesPrepare(pVM, &pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE, GMMACCOUNT_BASE);
1110 AssertLogRelRCReturn(rc, rc);
1111
1112 /*
1113 * Walk the ram ranges.
1114 */
1115 for (PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3; pRam; pRam = pRam->pNextR3)
1116 {
1117 uint32_t iPage = pRam->cb >> PAGE_SHIFT;
1118 AssertMsg(((RTGCPHYS)iPage << PAGE_SHIFT) == pRam->cb, ("%RGp %RGp\n", (RTGCPHYS)iPage << PAGE_SHIFT, pRam->cb));
1119
1120 if (!pVM->pgm.s.fRamPreAlloc)
1121 {
1122 /* Replace all RAM pages by ZERO pages. */
1123 while (iPage-- > 0)
1124 {
1125 PPGMPAGE pPage = &pRam->aPages[iPage];
1126 switch (PGM_PAGE_GET_TYPE(pPage))
1127 {
1128 case PGMPAGETYPE_RAM:
1129 if (!PGM_PAGE_IS_ZERO(pPage))
1130 {
1131 rc = pgmPhysFreePage(pVM, pReq, &cPendingPages, pPage, pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT));
1132 AssertLogRelRCReturn(rc, rc);
1133 }
1134 break;
1135
1136 case PGMPAGETYPE_MMIO2_ALIAS_MMIO:
1137 pgmHandlerPhysicalResetAliasedPage(pVM, pPage, pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT));
1138 break;
1139
1140 case PGMPAGETYPE_MMIO2:
1141 case PGMPAGETYPE_ROM_SHADOW: /* handled by pgmR3PhysRomReset. */
1142 case PGMPAGETYPE_ROM:
1143 case PGMPAGETYPE_MMIO:
1144 break;
1145 default:
1146 AssertFailed();
1147 }
1148 } /* for each page */
1149 }
1150 else
1151 {
1152 /* Zero the memory. */
1153 while (iPage-- > 0)
1154 {
1155 PPGMPAGE pPage = &pRam->aPages[iPage];
1156 switch (PGM_PAGE_GET_TYPE(pPage))
1157 {
1158 case PGMPAGETYPE_RAM:
1159 switch (PGM_PAGE_GET_STATE(pPage))
1160 {
1161 case PGM_PAGE_STATE_ZERO:
1162 break;
1163 case PGM_PAGE_STATE_SHARED:
1164 case PGM_PAGE_STATE_WRITE_MONITORED:
1165 rc = pgmPhysPageMakeWritable(pVM, pPage, pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT));
1166 AssertLogRelRCReturn(rc, rc);
1167 case PGM_PAGE_STATE_ALLOCATED:
1168 {
1169 void *pvPage;
1170 PPGMPAGEMAP pMapIgnored;
1171 rc = pgmPhysPageMap(pVM, pPage, pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT), &pMapIgnored, &pvPage);
1172 AssertLogRelRCReturn(rc, rc);
1173 ASMMemZeroPage(pvPage);
1174 break;
1175 }
1176 }
1177 break;
1178
1179 case PGMPAGETYPE_MMIO2_ALIAS_MMIO:
1180 pgmHandlerPhysicalResetAliasedPage(pVM, pPage, pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT));
1181 break;
1182
1183 case PGMPAGETYPE_MMIO2:
1184 case PGMPAGETYPE_ROM_SHADOW:
1185 case PGMPAGETYPE_ROM:
1186 case PGMPAGETYPE_MMIO:
1187 break;
1188 default:
1189 AssertFailed();
1190
1191 }
1192 } /* for each page */
1193 }
1194
1195 }
1196
1197 /*
1198 * Finish off any pages pending freeing.
1199 */
1200 if (cPendingPages)
1201 {
1202 rc = GMMR3FreePagesPerform(pVM, pReq, cPendingPages);
1203 AssertLogRelRCReturn(rc, rc);
1204 }
1205 GMMR3FreePagesCleanup(pReq);
1206
1207 return VINF_SUCCESS;
1208}
1209
1210
1211/**
1212 * This is the interface IOM is using to register an MMIO region.
1213 *
1214 * It will check for conflicts and ensure that a RAM range structure
1215 * is present before calling the PGMR3HandlerPhysicalRegister API to
1216 * register the callbacks.
1217 *
1218 * @returns VBox status code.
1219 *
1220 * @param pVM Pointer to the shared VM structure.
1221 * @param GCPhys The start of the MMIO region.
1222 * @param cb The size of the MMIO region.
1223 * @param pfnHandlerR3 The address of the ring-3 handler. (IOMR3MMIOHandler)
1224 * @param pvUserR3 The user argument for R3.
1225 * @param pfnHandlerR0 The address of the ring-0 handler. (IOMMMIOHandler)
1226 * @param pvUserR0 The user argument for R0.
1227 * @param pfnHandlerRC The address of the RC handler. (IOMMMIOHandler)
1228 * @param pvUserRC The user argument for RC.
1229 * @param pszDesc The description of the MMIO region.
1230 */
1231VMMR3DECL(int) PGMR3PhysMMIORegister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb,
1232 R3PTRTYPE(PFNPGMR3PHYSHANDLER) pfnHandlerR3, RTR3PTR pvUserR3,
1233 R0PTRTYPE(PFNPGMR0PHYSHANDLER) pfnHandlerR0, RTR0PTR pvUserR0,
1234 RCPTRTYPE(PFNPGMRCPHYSHANDLER) pfnHandlerRC, RTRCPTR pvUserRC,
1235 R3PTRTYPE(const char *) pszDesc)
1236{
1237 /*
1238 * Assert on some assumption.
1239 */
1240 VM_ASSERT_EMT(pVM);
1241 AssertReturn(!(cb & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
1242 AssertReturn(!(GCPhys & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
1243 AssertPtrReturn(pszDesc, VERR_INVALID_POINTER);
1244 AssertReturn(*pszDesc, VERR_INVALID_PARAMETER);
1245
1246 /*
1247 * Make sure there's a RAM range structure for the region.
1248 */
1249 int rc;
1250 RTGCPHYS GCPhysLast = GCPhys + (cb - 1);
1251 bool fRamExists = false;
1252 PPGMRAMRANGE pRamPrev = NULL;
1253 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
1254 while (pRam && GCPhysLast >= pRam->GCPhys)
1255 {
1256 if ( GCPhysLast >= pRam->GCPhys
1257 && GCPhys <= pRam->GCPhysLast)
1258 {
1259 /* Simplification: all within the same range. */
1260 AssertLogRelMsgReturn( GCPhys >= pRam->GCPhys
1261 && GCPhysLast <= pRam->GCPhysLast,
1262 ("%RGp-%RGp (MMIO/%s) falls partly outside %RGp-%RGp (%s)\n",
1263 GCPhys, GCPhysLast, pszDesc,
1264 pRam->GCPhys, pRam->GCPhysLast, pRam->pszDesc),
1265 VERR_PGM_RAM_CONFLICT);
1266
1267 /* Check that it's all RAM or MMIO pages. */
1268 PCPGMPAGE pPage = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
1269 uint32_t cLeft = cb >> PAGE_SHIFT;
1270 while (cLeft-- > 0)
1271 {
1272 AssertLogRelMsgReturn( PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_RAM
1273 || PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_MMIO,
1274 ("%RGp-%RGp (MMIO/%s): %RGp is not a RAM or MMIO page - type=%d desc=%s\n",
1275 GCPhys, GCPhysLast, pszDesc, PGM_PAGE_GET_TYPE(pPage), pRam->pszDesc),
1276 VERR_PGM_RAM_CONFLICT);
1277 pPage++;
1278 }
1279
1280 /* Looks good. */
1281 fRamExists = true;
1282 break;
1283 }
1284
1285 /* next */
1286 pRamPrev = pRam;
1287 pRam = pRam->pNextR3;
1288 }
1289 PPGMRAMRANGE pNew;
1290 if (fRamExists)
1291 {
1292 pNew = NULL;
1293
1294 /*
1295 * Make all the pages in the range MMIO/ZERO pages, freeing any
1296 * RAM pages currently mapped here. This might not be 100% correct
1297 * for PCI memory, but we're doing the same thing for MMIO2 pages.
1298 */
1299 rc = pgmLock(pVM);
1300 if (RT_SUCCESS(rc))
1301 {
1302 rc = pgmR3PhysFreePageRange(pVM, pRam, GCPhys, GCPhysLast, PGMPAGETYPE_MMIO);
1303 pgmUnlock(pVM);
1304 }
1305 AssertRCReturn(rc, rc);
1306 }
1307 else
1308 {
1309 /*
1310 * No RAM range, insert an ad-hoc one.
1311 *
1312 * Note that we don't have to tell REM about this range because
1313 * PGMHandlerPhysicalRegisterEx will do that for us.
1314 */
1315 Log(("PGMR3PhysMMIORegister: Adding ad-hoc MMIO range for %RGp-%RGp %s\n", GCPhys, GCPhysLast, pszDesc));
1316
1317 const uint32_t cPages = cb >> PAGE_SHIFT;
1318 const size_t cbRamRange = RT_OFFSETOF(PGMRAMRANGE, aPages[cPages]);
1319 rc = MMHyperAlloc(pVM, RT_OFFSETOF(PGMRAMRANGE, aPages[cPages]), 16, MM_TAG_PGM_PHYS, (void **)&pNew);
1320 AssertLogRelMsgRCReturn(rc, ("cbRamRange=%zu\n", cbRamRange), rc);
1321
1322 /* Initialize the range. */
1323 pNew->pSelfR0 = MMHyperCCToR0(pVM, pNew);
1324 pNew->pSelfRC = MMHyperCCToRC(pVM, pNew);
1325 pNew->GCPhys = GCPhys;
1326 pNew->GCPhysLast = GCPhysLast;
1327 pNew->cb = cb;
1328 pNew->pszDesc = pszDesc;
1329 pNew->fFlags = 0; /** @todo add some kind of ad-hoc flag? */
1330
1331 pNew->pvR3 = NULL;
1332
1333 uint32_t iPage = cPages;
1334 while (iPage-- > 0)
1335 PGM_PAGE_INIT_ZERO_REAL(&pNew->aPages[iPage], pVM, PGMPAGETYPE_MMIO);
1336 Assert(PGM_PAGE_GET_TYPE(&pNew->aPages[0]) == PGMPAGETYPE_MMIO);
1337
1338 /* update the page count stats. */
1339 pVM->pgm.s.cZeroPages += cPages;
1340 pVM->pgm.s.cAllPages += cPages;
1341
1342 /* link it */
1343 pgmR3PhysLinkRamRange(pVM, pNew, pRamPrev);
1344 }
1345
1346 /*
1347 * Register the access handler.
1348 */
1349 rc = PGMHandlerPhysicalRegisterEx(pVM, PGMPHYSHANDLERTYPE_MMIO, GCPhys, GCPhysLast,
1350 pfnHandlerR3, pvUserR3,
1351 pfnHandlerR0, pvUserR0,
1352 pfnHandlerRC, pvUserRC, pszDesc);
1353 if ( RT_FAILURE(rc)
1354 && !fRamExists)
1355 {
1356 pVM->pgm.s.cZeroPages -= cb >> PAGE_SHIFT;
1357 pVM->pgm.s.cAllPages -= cb >> PAGE_SHIFT;
1358
1359 /* remove the ad-hoc range. */
1360 pgmR3PhysUnlinkRamRange2(pVM, pNew, pRamPrev);
1361 pNew->cb = pNew->GCPhys = pNew->GCPhysLast = NIL_RTGCPHYS;
1362 MMHyperFree(pVM, pRam);
1363 }
1364
1365 return rc;
1366}
1367
1368
1369/**
1370 * This is the interface IOM is using to register an MMIO region.
1371 *
1372 * It will take care of calling PGMHandlerPhysicalDeregister and clean up
1373 * any ad-hoc PGMRAMRANGE left behind.
1374 *
1375 * @returns VBox status code.
1376 * @param pVM Pointer to the shared VM structure.
1377 * @param GCPhys The start of the MMIO region.
1378 * @param cb The size of the MMIO region.
1379 */
1380VMMR3DECL(int) PGMR3PhysMMIODeregister(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb)
1381{
1382 VM_ASSERT_EMT(pVM);
1383
1384 /*
1385 * First deregister the handler, then check if we should remove the ram range.
1386 */
1387 int rc = PGMHandlerPhysicalDeregister(pVM, GCPhys);
1388 if (RT_SUCCESS(rc))
1389 {
1390 RTGCPHYS GCPhysLast = GCPhys + (cb - 1);
1391 PPGMRAMRANGE pRamPrev = NULL;
1392 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
1393 while (pRam && GCPhysLast >= pRam->GCPhys)
1394 {
1395 /** @todo We're being a bit too careful here. rewrite. */
1396 if ( GCPhysLast == pRam->GCPhysLast
1397 && GCPhys == pRam->GCPhys)
1398 {
1399 Assert(pRam->cb == cb);
1400
1401 /*
1402 * See if all the pages are dead MMIO pages.
1403 */
1404 uint32_t const cPages = cb >> PAGE_SHIFT;
1405 bool fAllMMIO = true;
1406 uint32_t iPage = 0;
1407 uint32_t cLeft = cPages;
1408 while (cLeft-- > 0)
1409 {
1410 PPGMPAGE pPage = &pRam->aPages[iPage];
1411 if ( PGM_PAGE_GET_TYPE(pPage) != PGMPAGETYPE_MMIO
1412 /*|| not-out-of-action later */)
1413 {
1414 fAllMMIO = false;
1415 Assert(PGM_PAGE_GET_TYPE(pPage) != PGMPAGETYPE_MMIO2_ALIAS_MMIO);
1416 AssertMsgFailed(("%RGp %R[pgmpage]\n", pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT), pPage));
1417 break;
1418 }
1419 Assert(PGM_PAGE_IS_ZERO(pPage));
1420 pPage++;
1421 }
1422 if (fAllMMIO)
1423 {
1424 /*
1425 * Ad-hoc range, unlink and free it.
1426 */
1427 Log(("PGMR3PhysMMIODeregister: Freeing ad-hoc MMIO range for %RGp-%RGp %s\n",
1428 GCPhys, GCPhysLast, pRam->pszDesc));
1429
1430 pVM->pgm.s.cAllPages -= cPages;
1431 pVM->pgm.s.cZeroPages -= cPages;
1432
1433 pgmR3PhysUnlinkRamRange2(pVM, pRam, pRamPrev);
1434 pRam->cb = pRam->GCPhys = pRam->GCPhysLast = NIL_RTGCPHYS;
1435 MMHyperFree(pVM, pRam);
1436 break;
1437 }
1438 }
1439
1440 /*
1441 * Range match? It will all be within one range (see PGMAllHandler.cpp).
1442 */
1443 if ( GCPhysLast >= pRam->GCPhys
1444 && GCPhys <= pRam->GCPhysLast)
1445 {
1446 Assert(GCPhys >= pRam->GCPhys);
1447 Assert(GCPhysLast <= pRam->GCPhysLast);
1448
1449 /*
1450 * Turn the pages back into RAM pages.
1451 */
1452 uint32_t iPage = (GCPhys - pRam->GCPhys) >> PAGE_SHIFT;
1453 uint32_t cLeft = cb >> PAGE_SHIFT;
1454 while (cLeft--)
1455 {
1456 PPGMPAGE pPage = &pRam->aPages[iPage];
1457 AssertMsg(PGM_PAGE_IS_MMIO(pPage), ("%RGp %R[pgmpage]\n", pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT), pPage));
1458 AssertMsg(PGM_PAGE_IS_ZERO(pPage), ("%RGp %R[pgmpage]\n", pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT), pPage));
1459 if (PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_MMIO)
1460 PGM_PAGE_SET_TYPE(pPage, PGMPAGETYPE_RAM);
1461 }
1462 break;
1463 }
1464
1465 /* next */
1466 pRamPrev = pRam;
1467 pRam = pRam->pNextR3;
1468 }
1469 }
1470
1471 return rc;
1472}
1473
1474
1475/**
1476 * Locate a MMIO2 range.
1477 *
1478 * @returns Pointer to the MMIO2 range.
1479 * @param pVM Pointer to the shared VM structure.
1480 * @param pDevIns The device instance owning the region.
1481 * @param iRegion The region.
1482 */
1483DECLINLINE(PPGMMMIO2RANGE) pgmR3PhysMMIO2Find(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion)
1484{
1485 /*
1486 * Search the list.
1487 */
1488 for (PPGMMMIO2RANGE pCur = pVM->pgm.s.pMmio2RangesR3; pCur; pCur = pCur->pNextR3)
1489 if ( pCur->pDevInsR3 == pDevIns
1490 && pCur->iRegion == iRegion)
1491 return pCur;
1492 return NULL;
1493}
1494
1495
1496/**
1497 * Allocate and register an MMIO2 region.
1498 *
1499 * As mentioned elsewhere, MMIO2 is just RAM spelled differently. It's
1500 * RAM associated with a device. It is also non-shared memory with a
1501 * permanent ring-3 mapping and page backing (presently).
1502 *
1503 * A MMIO2 range may overlap with base memory if a lot of RAM
1504 * is configured for the VM, in which case we'll drop the base
1505 * memory pages. Presently we will make no attempt to preserve
1506 * anything that happens to be present in the base memory that
1507 * is replaced, this is of course incorrectly but it's too much
1508 * effort.
1509 *
1510 * @returns VBox status code.
1511 * @retval VINF_SUCCESS on success, *ppv pointing to the R3 mapping of the memory.
1512 * @retval VERR_ALREADY_EXISTS if the region already exists.
1513 *
1514 * @param pVM Pointer to the shared VM structure.
1515 * @param pDevIns The device instance owning the region.
1516 * @param iRegion The region number. If the MMIO2 memory is a PCI I/O region
1517 * this number has to be the number of that region. Otherwise
1518 * it can be any number safe UINT8_MAX.
1519 * @param cb The size of the region. Must be page aligned.
1520 * @param fFlags Reserved for future use, must be zero.
1521 * @param ppv Where to store the pointer to the ring-3 mapping of the memory.
1522 * @param pszDesc The description.
1523 */
1524VMMR3DECL(int) PGMR3PhysMMIO2Register(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS cb, uint32_t fFlags, void **ppv, const char *pszDesc)
1525{
1526 /*
1527 * Validate input.
1528 */
1529 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
1530 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
1531 AssertReturn(iRegion <= UINT8_MAX, VERR_INVALID_PARAMETER);
1532 AssertPtrReturn(ppv, VERR_INVALID_POINTER);
1533 AssertPtrReturn(pszDesc, VERR_INVALID_POINTER);
1534 AssertReturn(*pszDesc, VERR_INVALID_PARAMETER);
1535 AssertReturn(pgmR3PhysMMIO2Find(pVM, pDevIns, iRegion) == NULL, VERR_ALREADY_EXISTS);
1536 AssertReturn(!(cb & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
1537 AssertReturn(cb, VERR_INVALID_PARAMETER);
1538 AssertReturn(!fFlags, VERR_INVALID_PARAMETER);
1539
1540 const uint32_t cPages = cb >> PAGE_SHIFT;
1541 AssertLogRelReturn(((RTGCPHYS)cPages << PAGE_SHIFT) == cb, VERR_INVALID_PARAMETER);
1542 AssertLogRelReturn(cPages <= INT32_MAX / 2, VERR_NO_MEMORY);
1543
1544 /*
1545 * For the 2nd+ instance, mangle the description string so it's unique.
1546 */
1547 if (pDevIns->iInstance > 0)
1548 {
1549 pszDesc = MMR3HeapAPrintf(pVM, MM_TAG_PGM_PHYS, "%s [%u]", pszDesc, pDevIns->iInstance);
1550 if (!pszDesc)
1551 return VERR_NO_MEMORY;
1552 }
1553
1554 /*
1555 * Try reserve and allocate the backing memory first as this is what is
1556 * most likely to fail.
1557 */
1558 int rc = MMR3AdjustFixedReservation(pVM, cPages, pszDesc);
1559 if (RT_SUCCESS(rc))
1560 {
1561 void *pvPages;
1562 PSUPPAGE paPages = (PSUPPAGE)RTMemTmpAlloc(cPages * sizeof(SUPPAGE));
1563 if (RT_SUCCESS(rc))
1564 rc = SUPR3PageAllocEx(cPages, 0 /*fFlags*/, &pvPages, NULL /*pR0Ptr*/, paPages);
1565 if (RT_SUCCESS(rc))
1566 {
1567 memset(pvPages, 0, cPages * PAGE_SIZE);
1568
1569 /*
1570 * Create the MMIO2 range record for it.
1571 */
1572 const size_t cbRange = RT_OFFSETOF(PGMMMIO2RANGE, RamRange.aPages[cPages]);
1573 PPGMMMIO2RANGE pNew;
1574 rc = MMR3HyperAllocOnceNoRel(pVM, cbRange, 0, MM_TAG_PGM_PHYS, (void **)&pNew);
1575 AssertLogRelMsgRC(rc, ("cbRamRange=%zu\n", cbRange));
1576 if (RT_SUCCESS(rc))
1577 {
1578 pNew->pDevInsR3 = pDevIns;
1579 pNew->pvR3 = pvPages;
1580 //pNew->pNext = NULL;
1581 //pNew->fMapped = false;
1582 //pNew->fOverlapping = false;
1583 pNew->iRegion = iRegion;
1584 pNew->RamRange.pSelfR0 = MMHyperCCToR0(pVM, &pNew->RamRange);
1585 pNew->RamRange.pSelfRC = MMHyperCCToRC(pVM, &pNew->RamRange);
1586 pNew->RamRange.GCPhys = NIL_RTGCPHYS;
1587 pNew->RamRange.GCPhysLast = NIL_RTGCPHYS;
1588 pNew->RamRange.pszDesc = pszDesc;
1589 pNew->RamRange.cb = cb;
1590 //pNew->RamRange.fFlags = 0; /// @todo MMIO2 flag?
1591
1592 pNew->RamRange.pvR3 = pvPages;
1593
1594 uint32_t iPage = cPages;
1595 while (iPage-- > 0)
1596 {
1597 PGM_PAGE_INIT(&pNew->RamRange.aPages[iPage],
1598 paPages[iPage].Phys & X86_PTE_PAE_PG_MASK, NIL_GMM_PAGEID,
1599 PGMPAGETYPE_MMIO2, PGM_PAGE_STATE_ALLOCATED);
1600 }
1601
1602 /* update page count stats */
1603 pVM->pgm.s.cAllPages += cPages;
1604 pVM->pgm.s.cPrivatePages += cPages;
1605
1606 /*
1607 * Link it into the list.
1608 * Since there is no particular order, just push it.
1609 */
1610 pNew->pNextR3 = pVM->pgm.s.pMmio2RangesR3;
1611 pVM->pgm.s.pMmio2RangesR3 = pNew;
1612
1613 *ppv = pvPages;
1614 RTMemTmpFree(paPages);
1615 return VINF_SUCCESS;
1616 }
1617
1618 SUPR3PageFreeEx(pvPages, cPages);
1619 }
1620 RTMemTmpFree(paPages);
1621 MMR3AdjustFixedReservation(pVM, -(int32_t)cPages, pszDesc);
1622 }
1623 if (pDevIns->iInstance > 0)
1624 MMR3HeapFree((void *)pszDesc);
1625 return rc;
1626}
1627
1628
1629/**
1630 * Deregisters and frees an MMIO2 region.
1631 *
1632 * Any physical (and virtual) access handlers registered for the region must
1633 * be deregistered before calling this function.
1634 *
1635 * @returns VBox status code.
1636 * @param pVM Pointer to the shared VM structure.
1637 * @param pDevIns The device instance owning the region.
1638 * @param iRegion The region. If it's UINT32_MAX it'll be a wildcard match.
1639 */
1640VMMR3DECL(int) PGMR3PhysMMIO2Deregister(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion)
1641{
1642 /*
1643 * Validate input.
1644 */
1645 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
1646 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
1647 AssertReturn(iRegion <= UINT8_MAX || iRegion == UINT32_MAX, VERR_INVALID_PARAMETER);
1648
1649 int rc = VINF_SUCCESS;
1650 unsigned cFound = 0;
1651 PPGMMMIO2RANGE pPrev = NULL;
1652 PPGMMMIO2RANGE pCur = pVM->pgm.s.pMmio2RangesR3;
1653 while (pCur)
1654 {
1655 if ( pCur->pDevInsR3 == pDevIns
1656 && ( iRegion == UINT32_MAX
1657 || pCur->iRegion == iRegion))
1658 {
1659 cFound++;
1660
1661 /*
1662 * Unmap it if it's mapped.
1663 */
1664 if (pCur->fMapped)
1665 {
1666 int rc2 = PGMR3PhysMMIO2Unmap(pVM, pCur->pDevInsR3, pCur->iRegion, pCur->RamRange.GCPhys);
1667 AssertRC(rc2);
1668 if (RT_FAILURE(rc2) && RT_SUCCESS(rc))
1669 rc = rc2;
1670 }
1671
1672 /*
1673 * Unlink it
1674 */
1675 PPGMMMIO2RANGE pNext = pCur->pNextR3;
1676 if (pPrev)
1677 pPrev->pNextR3 = pNext;
1678 else
1679 pVM->pgm.s.pMmio2RangesR3 = pNext;
1680 pCur->pNextR3 = NULL;
1681
1682 /*
1683 * Free the memory.
1684 */
1685 int rc2 = SUPR3PageFreeEx(pCur->pvR3, pCur->RamRange.cb >> PAGE_SHIFT);
1686 AssertRC(rc2);
1687 if (RT_FAILURE(rc2) && RT_SUCCESS(rc))
1688 rc = rc2;
1689
1690 uint32_t const cPages = pCur->RamRange.cb >> PAGE_SHIFT;
1691 rc2 = MMR3AdjustFixedReservation(pVM, -(int32_t)cPages, pCur->RamRange.pszDesc);
1692 AssertRC(rc2);
1693 if (RT_FAILURE(rc2) && RT_SUCCESS(rc))
1694 rc = rc2;
1695
1696 /* we're leaking hyper memory here if done at runtime. */
1697 Assert( VMR3GetState(pVM) == VMSTATE_OFF
1698 || VMR3GetState(pVM) == VMSTATE_DESTROYING
1699 || VMR3GetState(pVM) == VMSTATE_TERMINATED
1700 || VMR3GetState(pVM) == VMSTATE_CREATING);
1701 /*rc = MMHyperFree(pVM, pCur);
1702 AssertRCReturn(rc, rc); - not safe, see the alloc call. */
1703
1704
1705 /* update page count stats */
1706 pVM->pgm.s.cAllPages -= cPages;
1707 pVM->pgm.s.cPrivatePages -= cPages;
1708
1709 /* next */
1710 pCur = pNext;
1711 }
1712 else
1713 {
1714 pPrev = pCur;
1715 pCur = pCur->pNextR3;
1716 }
1717 }
1718
1719 return !cFound && iRegion != UINT32_MAX ? VERR_NOT_FOUND : rc;
1720}
1721
1722
1723/**
1724 * Maps a MMIO2 region.
1725 *
1726 * This is done when a guest / the bios / state loading changes the
1727 * PCI config. The replacing of base memory has the same restrictions
1728 * as during registration, of course.
1729 *
1730 * @returns VBox status code.
1731 *
1732 * @param pVM Pointer to the shared VM structure.
1733 * @param pDevIns The
1734 */
1735VMMR3DECL(int) PGMR3PhysMMIO2Map(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys)
1736{
1737 /*
1738 * Validate input
1739 */
1740 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
1741 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
1742 AssertReturn(iRegion <= UINT8_MAX, VERR_INVALID_PARAMETER);
1743 AssertReturn(GCPhys != NIL_RTGCPHYS, VERR_INVALID_PARAMETER);
1744 AssertReturn(GCPhys != 0, VERR_INVALID_PARAMETER);
1745 AssertReturn(!(GCPhys & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
1746
1747 PPGMMMIO2RANGE pCur = pgmR3PhysMMIO2Find(pVM, pDevIns, iRegion);
1748 AssertReturn(pCur, VERR_NOT_FOUND);
1749 AssertReturn(!pCur->fMapped, VERR_WRONG_ORDER);
1750 Assert(pCur->RamRange.GCPhys == NIL_RTGCPHYS);
1751 Assert(pCur->RamRange.GCPhysLast == NIL_RTGCPHYS);
1752
1753 const RTGCPHYS GCPhysLast = GCPhys + pCur->RamRange.cb - 1;
1754 AssertReturn(GCPhysLast > GCPhys, VERR_INVALID_PARAMETER);
1755
1756 /*
1757 * Find our location in the ram range list, checking for
1758 * restriction we don't bother implementing yet (partially overlapping).
1759 */
1760 bool fRamExists = false;
1761 PPGMRAMRANGE pRamPrev = NULL;
1762 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
1763 while (pRam && GCPhysLast >= pRam->GCPhys)
1764 {
1765 if ( GCPhys <= pRam->GCPhysLast
1766 && GCPhysLast >= pRam->GCPhys)
1767 {
1768 /* completely within? */
1769 AssertLogRelMsgReturn( GCPhys >= pRam->GCPhys
1770 && GCPhysLast <= pRam->GCPhysLast,
1771 ("%RGp-%RGp (MMIO2/%s) falls partly outside %RGp-%RGp (%s)\n",
1772 GCPhys, GCPhysLast, pCur->RamRange.pszDesc,
1773 pRam->GCPhys, pRam->GCPhysLast, pRam->pszDesc),
1774 VERR_PGM_RAM_CONFLICT);
1775 fRamExists = true;
1776 break;
1777 }
1778
1779 /* next */
1780 pRamPrev = pRam;
1781 pRam = pRam->pNextR3;
1782 }
1783 if (fRamExists)
1784 {
1785 PPGMPAGE pPage = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
1786 uint32_t cPagesLeft = pCur->RamRange.cb >> PAGE_SHIFT;
1787 while (cPagesLeft-- > 0)
1788 {
1789 AssertLogRelMsgReturn(PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_RAM,
1790 ("%RGp isn't a RAM page (%d) - mapping %RGp-%RGp (MMIO2/%s).\n",
1791 GCPhys, PGM_PAGE_GET_TYPE(pPage), GCPhys, GCPhysLast, pCur->RamRange.pszDesc),
1792 VERR_PGM_RAM_CONFLICT);
1793 pPage++;
1794 }
1795 }
1796 Log(("PGMR3PhysMMIO2Map: %RGp-%RGp fRamExists=%RTbool %s\n",
1797 GCPhys, GCPhysLast, fRamExists, pCur->RamRange.pszDesc));
1798
1799 /*
1800 * Make the changes.
1801 */
1802 pgmLock(pVM);
1803
1804 pCur->RamRange.GCPhys = GCPhys;
1805 pCur->RamRange.GCPhysLast = GCPhysLast;
1806 pCur->fMapped = true;
1807 pCur->fOverlapping = fRamExists;
1808
1809 if (fRamExists)
1810 {
1811/** @todo use pgmR3PhysFreePageRange here. */
1812 uint32_t cPendingPages = 0;
1813 PGMMFREEPAGESREQ pReq;
1814 int rc = GMMR3FreePagesPrepare(pVM, &pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE, GMMACCOUNT_BASE);
1815 AssertLogRelRCReturn(rc, rc);
1816
1817 /* replace the pages, freeing all present RAM pages. */
1818 PPGMPAGE pPageSrc = &pCur->RamRange.aPages[0];
1819 PPGMPAGE pPageDst = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
1820 uint32_t cPagesLeft = pCur->RamRange.cb >> PAGE_SHIFT;
1821 while (cPagesLeft-- > 0)
1822 {
1823 rc = pgmPhysFreePage(pVM, pReq, &cPendingPages, pPageDst, GCPhys);
1824 AssertLogRelRCReturn(rc, rc); /* We're done for if this goes wrong. */
1825
1826 RTHCPHYS const HCPhys = PGM_PAGE_GET_HCPHYS(pPageSrc);
1827 PGM_PAGE_SET_HCPHYS(pPageDst, HCPhys);
1828 PGM_PAGE_SET_TYPE(pPageDst, PGMPAGETYPE_MMIO2);
1829 PGM_PAGE_SET_STATE(pPageDst, PGM_PAGE_STATE_ALLOCATED);
1830
1831 pVM->pgm.s.cZeroPages--;
1832 GCPhys += PAGE_SIZE;
1833 pPageSrc++;
1834 pPageDst++;
1835 }
1836
1837 if (cPendingPages)
1838 {
1839 rc = GMMR3FreePagesPerform(pVM, pReq, cPendingPages);
1840 AssertLogRelRCReturn(rc, rc);
1841 }
1842 GMMR3FreePagesCleanup(pReq);
1843 pgmUnlock(pVM);
1844 }
1845 else
1846 {
1847 /* link in the ram range */
1848 pgmR3PhysLinkRamRange(pVM, &pCur->RamRange, pRamPrev);
1849 pgmUnlock(pVM);
1850 REMR3NotifyPhysRamRegister(pVM, GCPhys, pCur->RamRange.cb, REM_NOTIFY_PHYS_RAM_FLAGS_MMIO2);
1851 }
1852
1853
1854 return VINF_SUCCESS;
1855}
1856
1857
1858/**
1859 * Unmaps a MMIO2 region.
1860 *
1861 * This is done when a guest / the bios / state loading changes the
1862 * PCI config. The replacing of base memory has the same restrictions
1863 * as during registration, of course.
1864 */
1865VMMR3DECL(int) PGMR3PhysMMIO2Unmap(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS GCPhys)
1866{
1867 /*
1868 * Validate input
1869 */
1870 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
1871 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
1872 AssertReturn(iRegion <= UINT8_MAX, VERR_INVALID_PARAMETER);
1873 AssertReturn(GCPhys != NIL_RTGCPHYS, VERR_INVALID_PARAMETER);
1874 AssertReturn(GCPhys != 0, VERR_INVALID_PARAMETER);
1875 AssertReturn(!(GCPhys & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
1876
1877 PPGMMMIO2RANGE pCur = pgmR3PhysMMIO2Find(pVM, pDevIns, iRegion);
1878 AssertReturn(pCur, VERR_NOT_FOUND);
1879 AssertReturn(pCur->fMapped, VERR_WRONG_ORDER);
1880 AssertReturn(pCur->RamRange.GCPhys == GCPhys, VERR_INVALID_PARAMETER);
1881 Assert(pCur->RamRange.GCPhysLast != NIL_RTGCPHYS);
1882
1883 Log(("PGMR3PhysMMIO2Unmap: %RGp-%RGp %s\n",
1884 pCur->RamRange.GCPhys, pCur->RamRange.GCPhysLast, pCur->RamRange.pszDesc));
1885
1886 /*
1887 * Unmap it.
1888 */
1889 pgmLock(pVM);
1890
1891 if (pCur->fOverlapping)
1892 {
1893 /* Restore the RAM pages we've replaced. */
1894 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
1895 while (pRam->GCPhys > pCur->RamRange.GCPhysLast)
1896 pRam = pRam->pNextR3;
1897
1898 RTHCPHYS const HCPhysZeroPg = pVM->pgm.s.HCPhysZeroPg;
1899 Assert(HCPhysZeroPg != 0 && HCPhysZeroPg != NIL_RTHCPHYS);
1900 PPGMPAGE pPageDst = &pRam->aPages[(pCur->RamRange.GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
1901 uint32_t cPagesLeft = pCur->RamRange.cb >> PAGE_SHIFT;
1902 while (cPagesLeft-- > 0)
1903 {
1904 PGM_PAGE_SET_HCPHYS(pPageDst, HCPhysZeroPg);
1905 PGM_PAGE_SET_TYPE(pPageDst, PGMPAGETYPE_RAM);
1906 PGM_PAGE_SET_STATE(pPageDst, PGM_PAGE_STATE_ZERO);
1907 PGM_PAGE_SET_PAGEID(pPageDst, NIL_GMM_PAGEID);
1908
1909 pVM->pgm.s.cZeroPages++;
1910 pPageDst++;
1911 }
1912 }
1913 else
1914 {
1915 REMR3NotifyPhysRamDeregister(pVM, pCur->RamRange.GCPhys, pCur->RamRange.cb);
1916 pgmR3PhysUnlinkRamRange(pVM, &pCur->RamRange);
1917 }
1918
1919 pCur->RamRange.GCPhys = NIL_RTGCPHYS;
1920 pCur->RamRange.GCPhysLast = NIL_RTGCPHYS;
1921 pCur->fOverlapping = false;
1922 pCur->fMapped = false;
1923
1924 pgmUnlock(pVM);
1925
1926 return VINF_SUCCESS;
1927}
1928
1929
1930/**
1931 * Checks if the given address is an MMIO2 base address or not.
1932 *
1933 * @returns true/false accordingly.
1934 * @param pVM Pointer to the shared VM structure.
1935 * @param pDevIns The owner of the memory, optional.
1936 * @param GCPhys The address to check.
1937 */
1938VMMR3DECL(bool) PGMR3PhysMMIO2IsBase(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhys)
1939{
1940 /*
1941 * Validate input
1942 */
1943 VM_ASSERT_EMT_RETURN(pVM, false);
1944 AssertPtrReturn(pDevIns, false);
1945 AssertReturn(GCPhys != NIL_RTGCPHYS, false);
1946 AssertReturn(GCPhys != 0, false);
1947 AssertReturn(!(GCPhys & PAGE_OFFSET_MASK), false);
1948
1949 /*
1950 * Search the list.
1951 */
1952 for (PPGMMMIO2RANGE pCur = pVM->pgm.s.pMmio2RangesR3; pCur; pCur = pCur->pNextR3)
1953 if (pCur->RamRange.GCPhys == GCPhys)
1954 {
1955 Assert(pCur->fMapped);
1956 return true;
1957 }
1958 return false;
1959}
1960
1961
1962/**
1963 * Gets the HC physical address of a page in the MMIO2 region.
1964 *
1965 * This is API is intended for MMHyper and shouldn't be called
1966 * by anyone else...
1967 *
1968 * @returns VBox status code.
1969 * @param pVM Pointer to the shared VM structure.
1970 * @param pDevIns The owner of the memory, optional.
1971 * @param iRegion The region.
1972 * @param off The page expressed an offset into the MMIO2 region.
1973 * @param pHCPhys Where to store the result.
1974 */
1975VMMR3DECL(int) PGMR3PhysMMIO2GetHCPhys(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, PRTHCPHYS pHCPhys)
1976{
1977 /*
1978 * Validate input
1979 */
1980 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
1981 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
1982 AssertReturn(iRegion <= UINT8_MAX, VERR_INVALID_PARAMETER);
1983
1984 PPGMMMIO2RANGE pCur = pgmR3PhysMMIO2Find(pVM, pDevIns, iRegion);
1985 AssertReturn(pCur, VERR_NOT_FOUND);
1986 AssertReturn(off < pCur->RamRange.cb, VERR_INVALID_PARAMETER);
1987
1988 PCPGMPAGE pPage = &pCur->RamRange.aPages[off >> PAGE_SHIFT];
1989 *pHCPhys = PGM_PAGE_GET_HCPHYS(pPage);
1990 return VINF_SUCCESS;
1991}
1992
1993
1994/**
1995 * Maps a portion of an MMIO2 region into kernel space (host).
1996 *
1997 * The kernel mapping will become invalid when the MMIO2 memory is deregistered
1998 * or the VM is terminated.
1999 *
2000 * @return VBox status code.
2001 *
2002 * @param pVM Pointer to the shared VM structure.
2003 * @param pDevIns The device owning the MMIO2 memory.
2004 * @param iRegion The region.
2005 * @param off The offset into the region. Must be page aligned.
2006 * @param cb The number of bytes to map. Must be page aligned.
2007 * @param pszDesc Mapping description.
2008 * @param pR0Ptr Where to store the R0 address.
2009 */
2010VMMR3DECL(int) PGMR3PhysMMIO2MapKernel(PVM pVM, PPDMDEVINS pDevIns, uint32_t iRegion, RTGCPHYS off, RTGCPHYS cb,
2011 const char *pszDesc, PRTR0PTR pR0Ptr)
2012{
2013 /*
2014 * Validate input.
2015 */
2016 VM_ASSERT_EMT_RETURN(pVM, VERR_VM_THREAD_NOT_EMT);
2017 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
2018 AssertReturn(iRegion <= UINT8_MAX, VERR_INVALID_PARAMETER);
2019
2020 PPGMMMIO2RANGE pCur = pgmR3PhysMMIO2Find(pVM, pDevIns, iRegion);
2021 AssertReturn(pCur, VERR_NOT_FOUND);
2022 AssertReturn(off < pCur->RamRange.cb, VERR_INVALID_PARAMETER);
2023 AssertReturn(cb <= pCur->RamRange.cb, VERR_INVALID_PARAMETER);
2024 AssertReturn(off + cb <= pCur->RamRange.cb, VERR_INVALID_PARAMETER);
2025
2026 /*
2027 * Pass the request on to the support library/driver.
2028 */
2029 int rc = SUPR3PageMapKernel(pCur->pvR3, off, cb, 0, pR0Ptr);
2030
2031 return rc;
2032}
2033
2034
2035/**
2036 * Registers a ROM image.
2037 *
2038 * Shadowed ROM images requires double the amount of backing memory, so,
2039 * don't use that unless you have to. Shadowing of ROM images is process
2040 * where we can select where the reads go and where the writes go. On real
2041 * hardware the chipset provides means to configure this. We provide
2042 * PGMR3PhysProtectROM() for this purpose.
2043 *
2044 * A read-only copy of the ROM image will always be kept around while we
2045 * will allocate RAM pages for the changes on demand (unless all memory
2046 * is configured to be preallocated).
2047 *
2048 * @returns VBox status.
2049 * @param pVM VM Handle.
2050 * @param pDevIns The device instance owning the ROM.
2051 * @param GCPhys First physical address in the range.
2052 * Must be page aligned!
2053 * @param cbRange The size of the range (in bytes).
2054 * Must be page aligned!
2055 * @param pvBinary Pointer to the binary data backing the ROM image.
2056 * This must be exactly \a cbRange in size.
2057 * @param fFlags Mask of flags. PGMPHYS_ROM_FLAGS_SHADOWED
2058 * and/or PGMPHYS_ROM_FLAGS_PERMANENT_BINARY.
2059 * @param pszDesc Pointer to description string. This must not be freed.
2060 *
2061 * @remark There is no way to remove the rom, automatically on device cleanup or
2062 * manually from the device yet. This isn't difficult in any way, it's
2063 * just not something we expect to be necessary for a while.
2064 */
2065VMMR3DECL(int) PGMR3PhysRomRegister(PVM pVM, PPDMDEVINS pDevIns, RTGCPHYS GCPhys, RTGCPHYS cb,
2066 const void *pvBinary, uint32_t fFlags, const char *pszDesc)
2067{
2068 Log(("PGMR3PhysRomRegister: pDevIns=%p GCPhys=%RGp(-%RGp) cb=%RGp pvBinary=%p fFlags=%#x pszDesc=%s\n",
2069 pDevIns, GCPhys, GCPhys + cb, cb, pvBinary, fFlags, pszDesc));
2070
2071 /*
2072 * Validate input.
2073 */
2074 AssertPtrReturn(pDevIns, VERR_INVALID_PARAMETER);
2075 AssertReturn(RT_ALIGN_T(GCPhys, PAGE_SIZE, RTGCPHYS) == GCPhys, VERR_INVALID_PARAMETER);
2076 AssertReturn(RT_ALIGN_T(cb, PAGE_SIZE, RTGCPHYS) == cb, VERR_INVALID_PARAMETER);
2077 RTGCPHYS GCPhysLast = GCPhys + (cb - 1);
2078 AssertReturn(GCPhysLast > GCPhys, VERR_INVALID_PARAMETER);
2079 AssertPtrReturn(pvBinary, VERR_INVALID_PARAMETER);
2080 AssertPtrReturn(pszDesc, VERR_INVALID_POINTER);
2081 AssertReturn(!(fFlags & ~(PGMPHYS_ROM_FLAGS_SHADOWED | PGMPHYS_ROM_FLAGS_PERMANENT_BINARY)), VERR_INVALID_PARAMETER);
2082 VM_ASSERT_STATE_RETURN(pVM, VMSTATE_CREATING, VERR_VM_INVALID_VM_STATE);
2083
2084 const uint32_t cPages = cb >> PAGE_SHIFT;
2085
2086 /*
2087 * Find the ROM location in the ROM list first.
2088 */
2089 PPGMROMRANGE pRomPrev = NULL;
2090 PPGMROMRANGE pRom = pVM->pgm.s.pRomRangesR3;
2091 while (pRom && GCPhysLast >= pRom->GCPhys)
2092 {
2093 if ( GCPhys <= pRom->GCPhysLast
2094 && GCPhysLast >= pRom->GCPhys)
2095 AssertLogRelMsgFailedReturn(("%RGp-%RGp (%s) conflicts with existing %RGp-%RGp (%s)\n",
2096 GCPhys, GCPhysLast, pszDesc,
2097 pRom->GCPhys, pRom->GCPhysLast, pRom->pszDesc),
2098 VERR_PGM_RAM_CONFLICT);
2099 /* next */
2100 pRomPrev = pRom;
2101 pRom = pRom->pNextR3;
2102 }
2103
2104 /*
2105 * Find the RAM location and check for conflicts.
2106 *
2107 * Conflict detection is a bit different than for RAM
2108 * registration since a ROM can be located within a RAM
2109 * range. So, what we have to check for is other memory
2110 * types (other than RAM that is) and that we don't span
2111 * more than one RAM range (layz).
2112 */
2113 bool fRamExists = false;
2114 PPGMRAMRANGE pRamPrev = NULL;
2115 PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
2116 while (pRam && GCPhysLast >= pRam->GCPhys)
2117 {
2118 if ( GCPhys <= pRam->GCPhysLast
2119 && GCPhysLast >= pRam->GCPhys)
2120 {
2121 /* completely within? */
2122 AssertLogRelMsgReturn( GCPhys >= pRam->GCPhys
2123 && GCPhysLast <= pRam->GCPhysLast,
2124 ("%RGp-%RGp (%s) falls partly outside %RGp-%RGp (%s)\n",
2125 GCPhys, GCPhysLast, pszDesc,
2126 pRam->GCPhys, pRam->GCPhysLast, pRam->pszDesc),
2127 VERR_PGM_RAM_CONFLICT);
2128 fRamExists = true;
2129 break;
2130 }
2131
2132 /* next */
2133 pRamPrev = pRam;
2134 pRam = pRam->pNextR3;
2135 }
2136 if (fRamExists)
2137 {
2138 PPGMPAGE pPage = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
2139 uint32_t cPagesLeft = cPages;
2140 while (cPagesLeft-- > 0)
2141 {
2142 AssertLogRelMsgReturn(PGM_PAGE_GET_TYPE(pPage) == PGMPAGETYPE_RAM,
2143 ("%RGp (%R[pgmpage]) isn't a RAM page - registering %RGp-%RGp (%s).\n",
2144 pRam->GCPhys + ((RTGCPHYS)(uintptr_t)(pPage - &pRam->aPages[0]) << PAGE_SHIFT),
2145 pPage, GCPhys, GCPhysLast, pszDesc), VERR_PGM_RAM_CONFLICT);
2146 Assert(PGM_PAGE_IS_ZERO(pPage));
2147 pPage++;
2148 }
2149 }
2150
2151 /*
2152 * Update the base memory reservation if necessary.
2153 */
2154 uint32_t cExtraBaseCost = fRamExists ? cPages : 0;
2155 if (fFlags & PGMPHYS_ROM_FLAGS_SHADOWED)
2156 cExtraBaseCost += cPages;
2157 if (cExtraBaseCost)
2158 {
2159 int rc = MMR3IncreaseBaseReservation(pVM, cExtraBaseCost);
2160 if (RT_FAILURE(rc))
2161 return rc;
2162 }
2163
2164 /*
2165 * Allocate memory for the virgin copy of the RAM.
2166 */
2167 PGMMALLOCATEPAGESREQ pReq;
2168 int rc = GMMR3AllocatePagesPrepare(pVM, &pReq, cPages, GMMACCOUNT_BASE);
2169 AssertRCReturn(rc, rc);
2170
2171 for (uint32_t iPage = 0; iPage < cPages; iPage++)
2172 {
2173 pReq->aPages[iPage].HCPhysGCPhys = GCPhys + (iPage << PAGE_SHIFT);
2174 pReq->aPages[iPage].idPage = NIL_GMM_PAGEID;
2175 pReq->aPages[iPage].idSharedPage = NIL_GMM_PAGEID;
2176 }
2177
2178 pgmLock(pVM);
2179 rc = GMMR3AllocatePagesPerform(pVM, pReq);
2180 pgmUnlock(pVM);
2181 if (RT_FAILURE(rc))
2182 {
2183 GMMR3AllocatePagesCleanup(pReq);
2184 return rc;
2185 }
2186
2187 /*
2188 * Allocate the new ROM range and RAM range (if necessary).
2189 */
2190 PPGMROMRANGE pRomNew;
2191 rc = MMHyperAlloc(pVM, RT_OFFSETOF(PGMROMRANGE, aPages[cPages]), 0, MM_TAG_PGM_PHYS, (void **)&pRomNew);
2192 if (RT_SUCCESS(rc))
2193 {
2194 PPGMRAMRANGE pRamNew = NULL;
2195 if (!fRamExists)
2196 rc = MMHyperAlloc(pVM, RT_OFFSETOF(PGMRAMRANGE, aPages[cPages]), sizeof(PGMPAGE), MM_TAG_PGM_PHYS, (void **)&pRamNew);
2197 if (RT_SUCCESS(rc))
2198 {
2199 pgmLock(pVM);
2200
2201 /*
2202 * Initialize and insert the RAM range (if required).
2203 */
2204 PPGMROMPAGE pRomPage = &pRomNew->aPages[0];
2205 if (!fRamExists)
2206 {
2207 pRamNew->pSelfR0 = MMHyperCCToR0(pVM, pRamNew);
2208 pRamNew->pSelfRC = MMHyperCCToRC(pVM, pRamNew);
2209 pRamNew->GCPhys = GCPhys;
2210 pRamNew->GCPhysLast = GCPhysLast;
2211 pRamNew->cb = cb;
2212 pRamNew->pszDesc = pszDesc;
2213 pRamNew->fFlags = 0;
2214 pRamNew->pvR3 = NULL;
2215
2216 PPGMPAGE pPage = &pRamNew->aPages[0];
2217 for (uint32_t iPage = 0; iPage < cPages; iPage++, pPage++, pRomPage++)
2218 {
2219 PGM_PAGE_INIT(pPage,
2220 pReq->aPages[iPage].HCPhysGCPhys,
2221 pReq->aPages[iPage].idPage,
2222 PGMPAGETYPE_ROM,
2223 PGM_PAGE_STATE_ALLOCATED);
2224
2225 pRomPage->Virgin = *pPage;
2226 }
2227
2228 pVM->pgm.s.cAllPages += cPages;
2229 pgmR3PhysLinkRamRange(pVM, pRamNew, pRamPrev);
2230 }
2231 else
2232 {
2233 PPGMPAGE pPage = &pRam->aPages[(GCPhys - pRam->GCPhys) >> PAGE_SHIFT];
2234 for (uint32_t iPage = 0; iPage < cPages; iPage++, pPage++, pRomPage++)
2235 {
2236 PGM_PAGE_SET_TYPE(pPage, PGMPAGETYPE_ROM);
2237 PGM_PAGE_SET_HCPHYS(pPage, pReq->aPages[iPage].HCPhysGCPhys);
2238 PGM_PAGE_SET_STATE(pPage, PGM_PAGE_STATE_ALLOCATED);
2239 PGM_PAGE_SET_PAGEID(pPage, pReq->aPages[iPage].idPage);
2240
2241 pRomPage->Virgin = *pPage;
2242 }
2243
2244 pRamNew = pRam;
2245
2246 pVM->pgm.s.cZeroPages -= cPages;
2247 }
2248 pVM->pgm.s.cPrivatePages += cPages;
2249
2250 pgmUnlock(pVM);
2251
2252
2253 /*
2254 * !HACK ALERT! REM + (Shadowed) ROM ==> mess.
2255 *
2256 * If it's shadowed we'll register the handler after the ROM notification
2257 * so we get the access handler callbacks that we should. If it isn't
2258 * shadowed we'll do it the other way around to make REM use the built-in
2259 * ROM behavior and not the handler behavior (which is to route all access
2260 * to PGM atm).
2261 */
2262 if (fFlags & PGMPHYS_ROM_FLAGS_SHADOWED)
2263 {
2264 REMR3NotifyPhysRomRegister(pVM, GCPhys, cb, NULL, true /* fShadowed */);
2265 rc = PGMR3HandlerPhysicalRegister(pVM,
2266 fFlags & PGMPHYS_ROM_FLAGS_SHADOWED
2267 ? PGMPHYSHANDLERTYPE_PHYSICAL_ALL
2268 : PGMPHYSHANDLERTYPE_PHYSICAL_WRITE,
2269 GCPhys, GCPhysLast,
2270 pgmR3PhysRomWriteHandler, pRomNew,
2271 NULL, "pgmPhysRomWriteHandler", MMHyperCCToR0(pVM, pRomNew),
2272 NULL, "pgmPhysRomWriteHandler", MMHyperCCToRC(pVM, pRomNew), pszDesc);
2273 }
2274 else
2275 {
2276 rc = PGMR3HandlerPhysicalRegister(pVM,
2277 fFlags & PGMPHYS_ROM_FLAGS_SHADOWED
2278 ? PGMPHYSHANDLERTYPE_PHYSICAL_ALL
2279 : PGMPHYSHANDLERTYPE_PHYSICAL_WRITE,
2280 GCPhys, GCPhysLast,
2281 pgmR3PhysRomWriteHandler, pRomNew,
2282 NULL, "pgmPhysRomWriteHandler", MMHyperCCToR0(pVM, pRomNew),
2283 NULL, "pgmPhysRomWriteHandler", MMHyperCCToRC(pVM, pRomNew), pszDesc);
2284 REMR3NotifyPhysRomRegister(pVM, GCPhys, cb, NULL, false /* fShadowed */);
2285 }
2286 if (RT_SUCCESS(rc))
2287 {
2288 pgmLock(pVM);
2289
2290 /*
2291 * Copy the image over to the virgin pages.
2292 * This must be done after linking in the RAM range.
2293 */
2294 PPGMPAGE pRamPage = &pRamNew->aPages[(GCPhys - pRamNew->GCPhys) >> PAGE_SHIFT];
2295 for (uint32_t iPage = 0; iPage < cPages; iPage++, pRamPage++)
2296 {
2297 void *pvDstPage;
2298 PPGMPAGEMAP pMapIgnored;
2299 rc = pgmPhysPageMap(pVM, pRamPage, GCPhys + (iPage << PAGE_SHIFT), &pMapIgnored, &pvDstPage);
2300 if (RT_FAILURE(rc))
2301 {
2302 VMSetError(pVM, rc, RT_SRC_POS, "Failed to map virgin ROM page at %RGp", GCPhys);
2303 break;
2304 }
2305 memcpy(pvDstPage, (const uint8_t *)pvBinary + (iPage << PAGE_SHIFT), PAGE_SIZE);
2306 }
2307 if (RT_SUCCESS(rc))
2308 {
2309 /*
2310 * Initialize the ROM range.
2311 * Note that the Virgin member of the pages has already been initialized above.
2312 */
2313 pRomNew->GCPhys = GCPhys;
2314 pRomNew->GCPhysLast = GCPhysLast;
2315 pRomNew->cb = cb;
2316 pRomNew->fFlags = fFlags;
2317 pRomNew->pvOriginal = fFlags & PGMPHYS_ROM_FLAGS_PERMANENT_BINARY ? pvBinary : NULL;
2318 pRomNew->pszDesc = pszDesc;
2319
2320 for (unsigned iPage = 0; iPage < cPages; iPage++)
2321 {
2322 PPGMROMPAGE pPage = &pRomNew->aPages[iPage];
2323 pPage->enmProt = PGMROMPROT_READ_ROM_WRITE_IGNORE;
2324 PGM_PAGE_INIT_ZERO_REAL(&pPage->Shadow, pVM, PGMPAGETYPE_ROM_SHADOW);
2325 }
2326
2327 /* update the page count stats */
2328 pVM->pgm.s.cZeroPages += cPages;
2329 pVM->pgm.s.cAllPages += cPages;
2330
2331 /*
2332 * Insert the ROM range, tell REM and return successfully.
2333 */
2334 pRomNew->pNextR3 = pRom;
2335 pRomNew->pNextR0 = pRom ? MMHyperCCToR0(pVM, pRom) : NIL_RTR0PTR;
2336 pRomNew->pNextRC = pRom ? MMHyperCCToRC(pVM, pRom) : NIL_RTRCPTR;
2337
2338 if (pRomPrev)
2339 {
2340 pRomPrev->pNextR3 = pRomNew;
2341 pRomPrev->pNextR0 = MMHyperCCToR0(pVM, pRomNew);
2342 pRomPrev->pNextRC = MMHyperCCToRC(pVM, pRomNew);
2343 }
2344 else
2345 {
2346 pVM->pgm.s.pRomRangesR3 = pRomNew;
2347 pVM->pgm.s.pRomRangesR0 = MMHyperCCToR0(pVM, pRomNew);
2348 pVM->pgm.s.pRomRangesRC = MMHyperCCToRC(pVM, pRomNew);
2349 }
2350
2351 GMMR3AllocatePagesCleanup(pReq);
2352 pgmUnlock(pVM);
2353 return VINF_SUCCESS;
2354 }
2355
2356 /* bail out */
2357
2358 pgmUnlock(pVM);
2359 int rc2 = PGMHandlerPhysicalDeregister(pVM, GCPhys);
2360 AssertRC(rc2);
2361 pgmLock(pVM);
2362 }
2363
2364 if (!fRamExists)
2365 {
2366 pgmR3PhysUnlinkRamRange2(pVM, pRamNew, pRamPrev);
2367 MMHyperFree(pVM, pRamNew);
2368 }
2369 }
2370 MMHyperFree(pVM, pRomNew);
2371 }
2372
2373 /** @todo Purge the mapping cache or something... */
2374 GMMR3FreeAllocatedPages(pVM, pReq);
2375 GMMR3AllocatePagesCleanup(pReq);
2376 pgmUnlock(pVM);
2377 return rc;
2378}
2379
2380
2381/**
2382 * \#PF Handler callback for ROM write accesses.
2383 *
2384 * @returns VINF_SUCCESS if the handler have carried out the operation.
2385 * @returns VINF_PGM_HANDLER_DO_DEFAULT if the caller should carry out the access operation.
2386 * @param pVM VM Handle.
2387 * @param GCPhys The physical address the guest is writing to.
2388 * @param pvPhys The HC mapping of that address.
2389 * @param pvBuf What the guest is reading/writing.
2390 * @param cbBuf How much it's reading/writing.
2391 * @param enmAccessType The access type.
2392 * @param pvUser User argument.
2393 */
2394static DECLCALLBACK(int) pgmR3PhysRomWriteHandler(PVM pVM, RTGCPHYS GCPhys, void *pvPhys, void *pvBuf, size_t cbBuf, PGMACCESSTYPE enmAccessType, void *pvUser)
2395{
2396 PPGMROMRANGE pRom = (PPGMROMRANGE)pvUser;
2397 const uint32_t iPage = (GCPhys - pRom->GCPhys) >> PAGE_SHIFT;
2398 Assert(iPage < (pRom->cb >> PAGE_SHIFT));
2399 PPGMROMPAGE pRomPage = &pRom->aPages[iPage];
2400 Log5(("pgmR3PhysRomWriteHandler: %d %c %#08RGp %#04zx\n", pRomPage->enmProt, enmAccessType == PGMACCESSTYPE_READ ? 'R' : 'W', GCPhys, cbBuf));
2401
2402 if (enmAccessType == PGMACCESSTYPE_READ)
2403 {
2404 switch (pRomPage->enmProt)
2405 {
2406 /*
2407 * Take the default action.
2408 */
2409 case PGMROMPROT_READ_ROM_WRITE_IGNORE:
2410 case PGMROMPROT_READ_RAM_WRITE_IGNORE:
2411 case PGMROMPROT_READ_ROM_WRITE_RAM:
2412 case PGMROMPROT_READ_RAM_WRITE_RAM:
2413 return VINF_PGM_HANDLER_DO_DEFAULT;
2414
2415 default:
2416 AssertMsgFailedReturn(("enmProt=%d iPage=%d GCPhys=%RGp\n",
2417 pRom->aPages[iPage].enmProt, iPage, GCPhys),
2418 VERR_INTERNAL_ERROR);
2419 }
2420 }
2421 else
2422 {
2423 Assert(enmAccessType == PGMACCESSTYPE_WRITE);
2424 switch (pRomPage->enmProt)
2425 {
2426 /*
2427 * Ignore writes.
2428 */
2429 case PGMROMPROT_READ_ROM_WRITE_IGNORE:
2430 case PGMROMPROT_READ_RAM_WRITE_IGNORE:
2431 return VINF_SUCCESS;
2432
2433 /*
2434 * Write to the ram page.
2435 */
2436 case PGMROMPROT_READ_ROM_WRITE_RAM:
2437 case PGMROMPROT_READ_RAM_WRITE_RAM: /* yes this will get here too, it's *way* simpler that way. */
2438 {
2439 /* This should be impossible now, pvPhys doesn't work cross page anylonger. */
2440 Assert(((GCPhys - pRom->GCPhys + cbBuf - 1) >> PAGE_SHIFT) == iPage);
2441
2442 /*
2443 * Take the lock, do lazy allocation, map the page and copy the data.
2444 *
2445 * Note that we have to bypass the mapping TLB since it works on
2446 * guest physical addresses and entering the shadow page would
2447 * kind of screw things up...
2448 */
2449 int rc = pgmLock(pVM);
2450 AssertRC(rc);
2451 PPGMPAGE pShadowPage = &pRomPage->Shadow;
2452 if (!PGMROMPROT_IS_ROM(pRomPage->enmProt))
2453 {
2454 pShadowPage = pgmPhysGetPage(&pVM->pgm.s, GCPhys);
2455 AssertLogRelReturn(pShadowPage, VERR_INTERNAL_ERROR);
2456 }
2457
2458 if (RT_UNLIKELY(PGM_PAGE_GET_STATE(pShadowPage) != PGM_PAGE_STATE_ALLOCATED))
2459 {
2460 rc = pgmPhysPageMakeWritable(pVM, pShadowPage, GCPhys);
2461 if (RT_FAILURE(rc))
2462 {
2463 pgmUnlock(pVM);
2464 return rc;
2465 }
2466 AssertMsg(rc == VINF_SUCCESS || rc == VINF_PGM_SYNC_CR3 /* returned */, ("%Rrc\n", rc));
2467 }
2468
2469 void *pvDstPage;
2470 PPGMPAGEMAP pMapIgnored;
2471 int rc2 = pgmPhysPageMap(pVM, pShadowPage, GCPhys & X86_PTE_PG_MASK, &pMapIgnored, &pvDstPage);
2472 if (RT_SUCCESS(rc2))
2473 memcpy((uint8_t *)pvDstPage + (GCPhys & PAGE_OFFSET_MASK), pvBuf, cbBuf);
2474 else
2475 rc = rc2;
2476
2477 pgmUnlock(pVM);
2478 return rc;
2479 }
2480
2481 default:
2482 AssertMsgFailedReturn(("enmProt=%d iPage=%d GCPhys=%RGp\n",
2483 pRom->aPages[iPage].enmProt, iPage, GCPhys),
2484 VERR_INTERNAL_ERROR);
2485 }
2486 }
2487}
2488
2489
2490/**
2491 * Called by PGMR3Reset to reset the shadow, switch to the virgin,
2492 * and verify that the virgin part is untouched.
2493 *
2494 * This is done after the normal memory has been cleared.
2495 *
2496 * ASSUMES that the caller owns the PGM lock.
2497 *
2498 * @param pVM The VM handle.
2499 */
2500int pgmR3PhysRomReset(PVM pVM)
2501{
2502 for (PPGMROMRANGE pRom = pVM->pgm.s.pRomRangesR3; pRom; pRom = pRom->pNextR3)
2503 {
2504 const uint32_t cPages = pRom->cb >> PAGE_SHIFT;
2505
2506 if (pRom->fFlags & PGMPHYS_ROM_FLAGS_SHADOWED)
2507 {
2508 /*
2509 * Reset the physical handler.
2510 */
2511 int rc = PGMR3PhysRomProtect(pVM, pRom->GCPhys, pRom->cb, PGMROMPROT_READ_ROM_WRITE_IGNORE);
2512 AssertRCReturn(rc, rc);
2513
2514 /*
2515 * What we do with the shadow pages depends on the memory
2516 * preallocation option. If not enabled, we'll just throw
2517 * out all the dirty pages and replace them by the zero page.
2518 */
2519 if (!pVM->pgm.s.fRamPreAlloc)
2520 {
2521 /* Free the dirty pages. */
2522 uint32_t cPendingPages = 0;
2523 PGMMFREEPAGESREQ pReq;
2524 rc = GMMR3FreePagesPrepare(pVM, &pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE, GMMACCOUNT_BASE);
2525 AssertRCReturn(rc, rc);
2526
2527 for (uint32_t iPage = 0; iPage < cPages; iPage++)
2528 if (PGM_PAGE_GET_STATE(&pRom->aPages[iPage].Shadow) != PGM_PAGE_STATE_ZERO)
2529 {
2530 Assert(PGM_PAGE_GET_STATE(&pRom->aPages[iPage].Shadow) == PGM_PAGE_STATE_ALLOCATED);
2531 rc = pgmPhysFreePage(pVM, pReq, &cPendingPages, &pRom->aPages[iPage].Shadow, pRom->GCPhys + (iPage << PAGE_SHIFT));
2532 AssertLogRelRCReturn(rc, rc);
2533 }
2534
2535 if (cPendingPages)
2536 {
2537 rc = GMMR3FreePagesPerform(pVM, pReq, cPendingPages);
2538 AssertLogRelRCReturn(rc, rc);
2539 }
2540 GMMR3FreePagesCleanup(pReq);
2541 }
2542 else
2543 {
2544 /* clear all the shadow pages. */
2545 for (uint32_t iPage = 0; iPage < cPages; iPage++)
2546 {
2547 Assert(PGM_PAGE_GET_STATE(&pRom->aPages[iPage].Shadow) != PGM_PAGE_STATE_ZERO);
2548
2549 const RTGCPHYS GCPhys = pRom->GCPhys + (iPage << PAGE_SHIFT);
2550 rc = pgmPhysPageMakeWritable(pVM, &pRom->aPages[iPage].Shadow, GCPhys);
2551 if (RT_FAILURE(rc))
2552 break;
2553
2554 void *pvDstPage;
2555 PPGMPAGEMAP pMapIgnored;
2556 rc = pgmPhysPageMap(pVM, &pRom->aPages[iPage].Shadow, GCPhys, &pMapIgnored, &pvDstPage);
2557 if (RT_FAILURE(rc))
2558 break;
2559 ASMMemZeroPage(pvDstPage);
2560 }
2561 AssertRCReturn(rc, rc);
2562 }
2563 }
2564
2565#ifdef VBOX_STRICT
2566 /*
2567 * Verify that the virgin page is unchanged if possible.
2568 */
2569 if (pRom->pvOriginal)
2570 {
2571 uint8_t const *pbSrcPage = (uint8_t const *)pRom->pvOriginal;
2572 for (uint32_t iPage = 0; iPage < cPages; iPage++, pbSrcPage += PAGE_SIZE)
2573 {
2574 const RTGCPHYS GCPhys = pRom->GCPhys + (iPage << PAGE_SHIFT);
2575 PPGMPAGEMAP pMapIgnored;
2576 void *pvDstPage;
2577 int rc = pgmPhysPageMap(pVM, &pRom->aPages[iPage].Virgin, GCPhys, &pMapIgnored, &pvDstPage);
2578 if (RT_FAILURE(rc))
2579 break;
2580 if (memcmp(pvDstPage, pbSrcPage, PAGE_SIZE))
2581 LogRel(("pgmR3PhysRomReset: %RGp rom page changed (%s) - loaded saved state?\n",
2582 GCPhys, pRom->pszDesc));
2583 }
2584 }
2585#endif
2586 }
2587
2588 return VINF_SUCCESS;
2589}
2590
2591
2592/**
2593 * Change the shadowing of a range of ROM pages.
2594 *
2595 * This is intended for implementing chipset specific memory registers
2596 * and will not be very strict about the input. It will silently ignore
2597 * any pages that are not the part of a shadowed ROM.
2598 *
2599 * @returns VBox status code.
2600 * @retval VINF_PGM_SYNC_CR3
2601 *
2602 * @param pVM Pointer to the shared VM structure.
2603 * @param GCPhys Where to start. Page aligned.
2604 * @param cb How much to change. Page aligned.
2605 * @param enmProt The new ROM protection.
2606 */
2607VMMR3DECL(int) PGMR3PhysRomProtect(PVM pVM, RTGCPHYS GCPhys, RTGCPHYS cb, PGMROMPROT enmProt)
2608{
2609 /*
2610 * Check input
2611 */
2612 if (!cb)
2613 return VINF_SUCCESS;
2614 AssertReturn(!(GCPhys & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
2615 AssertReturn(!(cb & PAGE_OFFSET_MASK), VERR_INVALID_PARAMETER);
2616 RTGCPHYS GCPhysLast = GCPhys + (cb - 1);
2617 AssertReturn(GCPhysLast > GCPhys, VERR_INVALID_PARAMETER);
2618 AssertReturn(enmProt >= PGMROMPROT_INVALID && enmProt <= PGMROMPROT_END, VERR_INVALID_PARAMETER);
2619
2620 /*
2621 * Process the request.
2622 */
2623 pgmLock(pVM);
2624 int rc = VINF_SUCCESS;
2625 bool fFlushTLB = false;
2626 for (PPGMROMRANGE pRom = pVM->pgm.s.pRomRangesR3; pRom; pRom = pRom->pNextR3)
2627 {
2628 if ( GCPhys <= pRom->GCPhysLast
2629 && GCPhysLast >= pRom->GCPhys
2630 && (pRom->fFlags & PGMPHYS_ROM_FLAGS_SHADOWED))
2631 {
2632 /*
2633 * Iterate the relevant pages and make necessary the changes.
2634 */
2635 bool fChanges = false;
2636 uint32_t const cPages = pRom->GCPhysLast <= GCPhysLast
2637 ? pRom->cb >> PAGE_SHIFT
2638 : (GCPhysLast - pRom->GCPhys + 1) >> PAGE_SHIFT;
2639 for (uint32_t iPage = (GCPhys - pRom->GCPhys) >> PAGE_SHIFT;
2640 iPage < cPages;
2641 iPage++)
2642 {
2643 PPGMROMPAGE pRomPage = &pRom->aPages[iPage];
2644 if (PGMROMPROT_IS_ROM(pRomPage->enmProt) != PGMROMPROT_IS_ROM(enmProt))
2645 {
2646 fChanges = true;
2647
2648 /* flush references to the page. */
2649 PPGMPAGE pRamPage = pgmPhysGetPage(&pVM->pgm.s, pRom->GCPhys + (iPage << PAGE_SHIFT));
2650 int rc2 = pgmPoolTrackFlushGCPhys(pVM, pRamPage, &fFlushTLB);
2651 if (rc2 != VINF_SUCCESS && (rc == VINF_SUCCESS || RT_FAILURE(rc2)))
2652 rc = rc2;
2653
2654 PPGMPAGE pOld = PGMROMPROT_IS_ROM(pRomPage->enmProt) ? &pRomPage->Virgin : &pRomPage->Shadow;
2655 PPGMPAGE pNew = PGMROMPROT_IS_ROM(pRomPage->enmProt) ? &pRomPage->Shadow : &pRomPage->Virgin;
2656
2657 *pOld = *pRamPage;
2658 *pRamPage = *pNew;
2659 /** @todo preserve the volatile flags (handlers) when these have been moved out of HCPhys! */
2660 }
2661 pRomPage->enmProt = enmProt;
2662 }
2663
2664 /*
2665 * Reset the access handler if we made changes, no need
2666 * to optimize this.
2667 */
2668 if (fChanges)
2669 {
2670 int rc = PGMHandlerPhysicalReset(pVM, pRom->GCPhys);
2671 if (RT_FAILURE(rc))
2672 {
2673 pgmUnlock(pVM);
2674 AssertRC(rc);
2675 return rc;
2676 }
2677 }
2678
2679 /* Advance - cb isn't updated. */
2680 GCPhys = pRom->GCPhys + (cPages << PAGE_SHIFT);
2681 }
2682 }
2683 pgmUnlock(pVM);
2684 if (fFlushTLB)
2685 PGM_INVL_ALL_VCPU_TLBS(pVM);
2686
2687 return rc;
2688}
2689
2690
2691/**
2692 * Sets the Address Gate 20 state.
2693 *
2694 * @param pVCpu The VCPU to operate on.
2695 * @param fEnable True if the gate should be enabled.
2696 * False if the gate should be disabled.
2697 */
2698VMMDECL(void) PGMR3PhysSetA20(PVMCPU pVCpu, bool fEnable)
2699{
2700 LogFlow(("PGMR3PhysSetA20 %d (was %d)\n", fEnable, pVCpu->pgm.s.fA20Enabled));
2701 if (pVCpu->pgm.s.fA20Enabled != fEnable)
2702 {
2703 pVCpu->pgm.s.fA20Enabled = fEnable;
2704 pVCpu->pgm.s.GCPhysA20Mask = ~(RTGCPHYS)(!fEnable << 20);
2705 REMR3A20Set(pVCpu->pVMR3, pVCpu, fEnable);
2706 /** @todo we're not handling this correctly for VT-x / AMD-V. See #2911 */
2707 }
2708}
2709
2710
2711/**
2712 * Tree enumeration callback for dealing with age rollover.
2713 * It will perform a simple compression of the current age.
2714 */
2715static DECLCALLBACK(int) pgmR3PhysChunkAgeingRolloverCallback(PAVLU32NODECORE pNode, void *pvUser)
2716{
2717 /* Age compression - ASSUMES iNow == 4. */
2718 PPGMCHUNKR3MAP pChunk = (PPGMCHUNKR3MAP)pNode;
2719 if (pChunk->iAge >= UINT32_C(0xffffff00))
2720 pChunk->iAge = 3;
2721 else if (pChunk->iAge >= UINT32_C(0xfffff000))
2722 pChunk->iAge = 2;
2723 else if (pChunk->iAge)
2724 pChunk->iAge = 1;
2725 else /* iAge = 0 */
2726 pChunk->iAge = 4;
2727
2728 /* reinsert */
2729 PVM pVM = (PVM)pvUser;
2730 RTAvllU32Remove(&pVM->pgm.s.ChunkR3Map.pAgeTree, pChunk->AgeCore.Key);
2731 pChunk->AgeCore.Key = pChunk->iAge;
2732 RTAvllU32Insert(&pVM->pgm.s.ChunkR3Map.pAgeTree, &pChunk->AgeCore);
2733 return 0;
2734}
2735
2736
2737/**
2738 * Tree enumeration callback that updates the chunks that have
2739 * been used since the last
2740 */
2741static DECLCALLBACK(int) pgmR3PhysChunkAgeingCallback(PAVLU32NODECORE pNode, void *pvUser)
2742{
2743 PPGMCHUNKR3MAP pChunk = (PPGMCHUNKR3MAP)pNode;
2744 if (!pChunk->iAge)
2745 {
2746 PVM pVM = (PVM)pvUser;
2747 RTAvllU32Remove(&pVM->pgm.s.ChunkR3Map.pAgeTree, pChunk->AgeCore.Key);
2748 pChunk->AgeCore.Key = pChunk->iAge = pVM->pgm.s.ChunkR3Map.iNow;
2749 RTAvllU32Insert(&pVM->pgm.s.ChunkR3Map.pAgeTree, &pChunk->AgeCore);
2750 }
2751
2752 return 0;
2753}
2754
2755
2756/**
2757 * Performs ageing of the ring-3 chunk mappings.
2758 *
2759 * @param pVM The VM handle.
2760 */
2761VMMR3DECL(void) PGMR3PhysChunkAgeing(PVM pVM)
2762{
2763 pVM->pgm.s.ChunkR3Map.AgeingCountdown = RT_MIN(pVM->pgm.s.ChunkR3Map.cMax / 4, 1024);
2764 pVM->pgm.s.ChunkR3Map.iNow++;
2765 if (pVM->pgm.s.ChunkR3Map.iNow == 0)
2766 {
2767 pVM->pgm.s.ChunkR3Map.iNow = 4;
2768 RTAvlU32DoWithAll(&pVM->pgm.s.ChunkR3Map.pTree, true /*fFromLeft*/, pgmR3PhysChunkAgeingRolloverCallback, pVM);
2769 }
2770 else
2771 RTAvlU32DoWithAll(&pVM->pgm.s.ChunkR3Map.pTree, true /*fFromLeft*/, pgmR3PhysChunkAgeingCallback, pVM);
2772}
2773
2774
2775/**
2776 * The structure passed in the pvUser argument of pgmR3PhysChunkUnmapCandidateCallback().
2777 */
2778typedef struct PGMR3PHYSCHUNKUNMAPCB
2779{
2780 PVM pVM; /**< The VM handle. */
2781 PPGMCHUNKR3MAP pChunk; /**< The chunk to unmap. */
2782} PGMR3PHYSCHUNKUNMAPCB, *PPGMR3PHYSCHUNKUNMAPCB;
2783
2784
2785/**
2786 * Callback used to find the mapping that's been unused for
2787 * the longest time.
2788 */
2789static DECLCALLBACK(int) pgmR3PhysChunkUnmapCandidateCallback(PAVLLU32NODECORE pNode, void *pvUser)
2790{
2791 do
2792 {
2793 PPGMCHUNKR3MAP pChunk = (PPGMCHUNKR3MAP)((uint8_t *)pNode - RT_OFFSETOF(PGMCHUNKR3MAP, AgeCore));
2794 if ( pChunk->iAge
2795 && !pChunk->cRefs)
2796 {
2797 /*
2798 * Check that it's not in any of the TLBs.
2799 */
2800 PVM pVM = ((PPGMR3PHYSCHUNKUNMAPCB)pvUser)->pVM;
2801 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.ChunkR3Map.Tlb.aEntries); i++)
2802 if (pVM->pgm.s.ChunkR3Map.Tlb.aEntries[i].pChunk == pChunk)
2803 {
2804 pChunk = NULL;
2805 break;
2806 }
2807 if (pChunk)
2808 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.PhysTlbHC.aEntries); i++)
2809 if (pVM->pgm.s.PhysTlbHC.aEntries[i].pMap == pChunk)
2810 {
2811 pChunk = NULL;
2812 break;
2813 }
2814 if (pChunk)
2815 {
2816 ((PPGMR3PHYSCHUNKUNMAPCB)pvUser)->pChunk = pChunk;
2817 return 1; /* done */
2818 }
2819 }
2820
2821 /* next with the same age - this version of the AVL API doesn't enumerate the list, so we have to do it. */
2822 pNode = pNode->pList;
2823 } while (pNode);
2824 return 0;
2825}
2826
2827
2828/**
2829 * Finds a good candidate for unmapping when the ring-3 mapping cache is full.
2830 *
2831 * The candidate will not be part of any TLBs, so no need to flush
2832 * anything afterwards.
2833 *
2834 * @returns Chunk id.
2835 * @param pVM The VM handle.
2836 */
2837static int32_t pgmR3PhysChunkFindUnmapCandidate(PVM pVM)
2838{
2839 /*
2840 * Do tree ageing first?
2841 */
2842 if (pVM->pgm.s.ChunkR3Map.AgeingCountdown-- == 0)
2843 PGMR3PhysChunkAgeing(pVM);
2844
2845 /*
2846 * Enumerate the age tree starting with the left most node.
2847 */
2848 PGMR3PHYSCHUNKUNMAPCB Args;
2849 Args.pVM = pVM;
2850 Args.pChunk = NULL;
2851 if (RTAvllU32DoWithAll(&pVM->pgm.s.ChunkR3Map.pAgeTree, true /*fFromLeft*/, pgmR3PhysChunkUnmapCandidateCallback, pVM))
2852 return Args.pChunk->Core.Key;
2853 return INT32_MAX;
2854}
2855
2856
2857/**
2858 * Maps the given chunk into the ring-3 mapping cache.
2859 *
2860 * This will call ring-0.
2861 *
2862 * @returns VBox status code.
2863 * @param pVM The VM handle.
2864 * @param idChunk The chunk in question.
2865 * @param ppChunk Where to store the chunk tracking structure.
2866 *
2867 * @remarks Called from within the PGM critical section.
2868 */
2869int pgmR3PhysChunkMap(PVM pVM, uint32_t idChunk, PPPGMCHUNKR3MAP ppChunk)
2870{
2871 int rc;
2872
2873 /*
2874 * Allocate a new tracking structure first.
2875 */
2876#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2877 PPGMCHUNKR3MAP pChunk = (PPGMCHUNKR3MAP)MMR3HeapAlloc(pVM, MM_TAG_PGM_CHUNK_MAPPING, sizeof(*pChunk));
2878#else
2879 PPGMCHUNKR3MAP pChunk = (PPGMCHUNKR3MAP)MMR3UkHeapAlloc(pVM, MM_TAG_PGM_CHUNK_MAPPING, sizeof(*pChunk), NULL);
2880#endif
2881 AssertReturn(pChunk, VERR_NO_MEMORY);
2882 pChunk->Core.Key = idChunk;
2883 pChunk->AgeCore.Key = pVM->pgm.s.ChunkR3Map.iNow;
2884 pChunk->iAge = 0;
2885 pChunk->cRefs = 0;
2886 pChunk->cPermRefs = 0;
2887 pChunk->pv = NULL;
2888
2889 /*
2890 * Request the ring-0 part to map the chunk in question and if
2891 * necessary unmap another one to make space in the mapping cache.
2892 */
2893 GMMMAPUNMAPCHUNKREQ Req;
2894 Req.Hdr.u32Magic = SUPVMMR0REQHDR_MAGIC;
2895 Req.Hdr.cbReq = sizeof(Req);
2896 Req.pvR3 = NULL;
2897 Req.idChunkMap = idChunk;
2898 Req.idChunkUnmap = NIL_GMM_CHUNKID;
2899 if (pVM->pgm.s.ChunkR3Map.c >= pVM->pgm.s.ChunkR3Map.cMax)
2900 Req.idChunkUnmap = pgmR3PhysChunkFindUnmapCandidate(pVM);
2901 rc = VMMR3CallR0(pVM, VMMR0_DO_GMM_MAP_UNMAP_CHUNK, 0, &Req.Hdr);
2902 if (RT_SUCCESS(rc))
2903 {
2904 /*
2905 * Update the tree.
2906 */
2907 /* insert the new one. */
2908 AssertPtr(Req.pvR3);
2909 pChunk->pv = Req.pvR3;
2910 bool fRc = RTAvlU32Insert(&pVM->pgm.s.ChunkR3Map.pTree, &pChunk->Core);
2911 AssertRelease(fRc);
2912 pVM->pgm.s.ChunkR3Map.c++;
2913
2914 fRc = RTAvllU32Insert(&pVM->pgm.s.ChunkR3Map.pAgeTree, &pChunk->AgeCore);
2915 AssertRelease(fRc);
2916
2917 /* remove the unmapped one. */
2918 if (Req.idChunkUnmap != NIL_GMM_CHUNKID)
2919 {
2920 PPGMCHUNKR3MAP pUnmappedChunk = (PPGMCHUNKR3MAP)RTAvlU32Remove(&pVM->pgm.s.ChunkR3Map.pTree, Req.idChunkUnmap);
2921 AssertRelease(pUnmappedChunk);
2922 pUnmappedChunk->pv = NULL;
2923 pUnmappedChunk->Core.Key = UINT32_MAX;
2924#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2925 MMR3HeapFree(pUnmappedChunk);
2926#else
2927 MMR3UkHeapFree(pVM, pUnmappedChunk, MM_TAG_PGM_CHUNK_MAPPING);
2928#endif
2929 pVM->pgm.s.ChunkR3Map.c--;
2930 }
2931 }
2932 else
2933 {
2934 AssertRC(rc);
2935#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
2936 MMR3HeapFree(pChunk);
2937#else
2938 MMR3UkHeapFree(pVM, pChunk, MM_TAG_PGM_CHUNK_MAPPING);
2939#endif
2940 pChunk = NULL;
2941 }
2942
2943 *ppChunk = pChunk;
2944 return rc;
2945}
2946
2947
2948/**
2949 * For VMMCALLHOST_PGM_MAP_CHUNK, considered internal.
2950 *
2951 * @returns see pgmR3PhysChunkMap.
2952 * @param pVM The VM handle.
2953 * @param idChunk The chunk to map.
2954 */
2955VMMR3DECL(int) PGMR3PhysChunkMap(PVM pVM, uint32_t idChunk)
2956{
2957 PPGMCHUNKR3MAP pChunk;
2958 return pgmR3PhysChunkMap(pVM, idChunk, &pChunk);
2959}
2960
2961
2962/**
2963 * Invalidates the TLB for the ring-3 mapping cache.
2964 *
2965 * @param pVM The VM handle.
2966 */
2967VMMR3DECL(void) PGMR3PhysChunkInvalidateTLB(PVM pVM)
2968{
2969 pgmLock(pVM);
2970 for (unsigned i = 0; i < RT_ELEMENTS(pVM->pgm.s.ChunkR3Map.Tlb.aEntries); i++)
2971 {
2972 pVM->pgm.s.ChunkR3Map.Tlb.aEntries[i].idChunk = NIL_GMM_CHUNKID;
2973 pVM->pgm.s.ChunkR3Map.Tlb.aEntries[i].pChunk = NULL;
2974 }
2975 pgmUnlock(pVM);
2976}
2977
2978
2979/**
2980 * Response to VM_FF_PGM_NEED_HANDY_PAGES and VMMCALLHOST_PGM_ALLOCATE_HANDY_PAGES.
2981 *
2982 * This function will also work the VM_FF_PGM_NO_MEMORY force action flag, to
2983 * signal and clear the out of memory condition. When contracted, this API is
2984 * used to try clear the condition when the user wants to resume.
2985 *
2986 * @returns The following VBox status codes.
2987 * @retval VINF_SUCCESS on success. FFs cleared.
2988 * @retval VINF_EM_NO_MEMORY if we're out of memory. The FF is not cleared in
2989 * this case and it gets accompanied by VM_FF_PGM_NO_MEMORY.
2990 *
2991 * @param pVM The VM handle.
2992 *
2993 * @remarks The VINF_EM_NO_MEMORY status is for the benefit of the FF processing
2994 * in EM.cpp and shouldn't be propagated outside TRPM, HWACCM, EM and
2995 * pgmPhysEnsureHandyPage. There is one exception to this in the \#PF
2996 * handler.
2997 */
2998VMMR3DECL(int) PGMR3PhysAllocateHandyPages(PVM pVM)
2999{
3000 pgmLock(pVM);
3001
3002 /*
3003 * Allocate more pages, noting down the index of the first new page.
3004 */
3005 uint32_t iClear = pVM->pgm.s.cHandyPages;
3006 AssertMsgReturn(iClear <= RT_ELEMENTS(pVM->pgm.s.aHandyPages), ("%d", iClear), VERR_INTERNAL_ERROR);
3007 Log(("PGMR3PhysAllocateHandyPages: %d -> %d\n", iClear, RT_ELEMENTS(pVM->pgm.s.aHandyPages)));
3008 int rcAlloc = VINF_SUCCESS;
3009 int rcSeed = VINF_SUCCESS;
3010 int rc = VMMR3CallR0(pVM, VMMR0_DO_PGM_ALLOCATE_HANDY_PAGES, 0, NULL);
3011 while (rc == VERR_GMM_SEED_ME)
3012 {
3013 void *pvChunk;
3014 rcAlloc = rc = SUPPageAlloc(GMM_CHUNK_SIZE >> PAGE_SHIFT, &pvChunk);
3015 if (RT_SUCCESS(rc))
3016 {
3017 rcSeed = rc = VMMR3CallR0(pVM, VMMR0_DO_GMM_SEED_CHUNK, (uintptr_t)pvChunk, NULL);
3018 if (RT_FAILURE(rc))
3019 SUPPageFree(pvChunk, GMM_CHUNK_SIZE >> PAGE_SHIFT);
3020 }
3021 if (RT_SUCCESS(rc))
3022 rc = VMMR3CallR0(pVM, VMMR0_DO_PGM_ALLOCATE_HANDY_PAGES, 0, NULL);
3023 }
3024
3025 if (RT_SUCCESS(rc))
3026 {
3027 AssertMsg(rc == VINF_SUCCESS, ("%Rrc\n", rc));
3028 Assert(pVM->pgm.s.cHandyPages > 0);
3029 VM_FF_CLEAR(pVM, VM_FF_PGM_NEED_HANDY_PAGES);
3030 VM_FF_CLEAR(pVM, VM_FF_PGM_NO_MEMORY);
3031
3032 /*
3033 * Clear the pages.
3034 */
3035 while (iClear < pVM->pgm.s.cHandyPages)
3036 {
3037 PGMMPAGEDESC pPage = &pVM->pgm.s.aHandyPages[iClear];
3038 void *pv;
3039 rc = pgmPhysPageMapByPageID(pVM, pPage->idPage, pPage->HCPhysGCPhys, &pv);
3040 AssertLogRelMsgBreak(RT_SUCCESS(rc), ("idPage=%#x HCPhysGCPhys=%RHp rc=%Rrc", pPage->idPage, pPage->HCPhysGCPhys, rc));
3041 ASMMemZeroPage(pv);
3042 iClear++;
3043 Log3(("PGMR3PhysAllocateHandyPages: idPage=%#x HCPhys=%RGp\n", pPage->idPage, pPage->HCPhysGCPhys));
3044 }
3045 }
3046 else
3047 {
3048 /*
3049 * We should never get here unless there is a genuine shortage of
3050 * memory (or some internal error). Flag the error so the VM can be
3051 * suspended ASAP and the user informed. If we're totally out of
3052 * handy pages we will return failure.
3053 */
3054 /* Report the failure. */
3055 LogRel(("PGM: Failed to procure handy pages; rc=%Rrc rcAlloc=%Rrc rcSeed=%Rrc cHandyPages=%#x\n"
3056 " cAllPages=%#x cPrivatePages=%#x cSharedPages=%#x cZeroPages=%#x\n",
3057 rc, rcSeed, rcAlloc,
3058 pVM->pgm.s.cHandyPages,
3059 pVM->pgm.s.cAllPages,
3060 pVM->pgm.s.cPrivatePages,
3061 pVM->pgm.s.cSharedPages,
3062 pVM->pgm.s.cZeroPages));
3063 if ( rc != VERR_NO_MEMORY
3064 && rc != VERR_LOCK_FAILED)
3065 {
3066 for (uint32_t i = 0; i < RT_ELEMENTS(pVM->pgm.s.aHandyPages); i++)
3067 {
3068 LogRel(("PGM: aHandyPages[#%#04x] = {.HCPhysGCPhys=%RHp, .idPage=%#08x, .idSharedPage=%#08x}\n",
3069 i, pVM->pgm.s.aHandyPages[i].HCPhysGCPhys, pVM->pgm.s.aHandyPages[i].idPage,
3070 pVM->pgm.s.aHandyPages[i].idSharedPage));
3071 uint32_t const idPage = pVM->pgm.s.aHandyPages[i].idPage;
3072 if (idPage != NIL_GMM_PAGEID)
3073 {
3074 for (PPGMRAMRANGE pRam = pVM->pgm.s.pRamRangesR3;
3075 pRam;
3076 pRam = pRam->pNextR3)
3077 {
3078 uint32_t const cPages = pRam->cb >> PAGE_SHIFT;
3079 for (uint32_t iPage = 0; iPage < cPages; iPage++)
3080 if (PGM_PAGE_GET_PAGEID(&pRam->aPages[iPage]) == idPage)
3081 LogRel(("PGM: Used by %RGp %R[pgmpage] (%s)\n",
3082 pRam->GCPhys + ((RTGCPHYS)iPage << PAGE_SHIFT), &pRam->aPages[iPage], pRam->pszDesc));
3083 }
3084 }
3085 }
3086 }
3087
3088 /* Set the FFs and adjust rc. */
3089 VM_FF_SET(pVM, VM_FF_PGM_NEED_HANDY_PAGES);
3090 VM_FF_SET(pVM, VM_FF_PGM_NO_MEMORY);
3091 if ( rc == VERR_NO_MEMORY
3092 || rc == VERR_LOCK_FAILED)
3093 rc = VINF_EM_NO_MEMORY;
3094 }
3095
3096 pgmUnlock(pVM);
3097 return rc;
3098}
3099
3100
3101/**
3102 * Frees the specified RAM page and replaces it with the ZERO page.
3103 *
3104 * This is used by ballooning, remapping MMIO2 and RAM reset.
3105 *
3106 * @param pVM Pointer to the shared VM structure.
3107 * @param pReq Pointer to the request.
3108 * @param pPage Pointer to the page structure.
3109 * @param GCPhys The guest physical address of the page, if applicable.
3110 *
3111 * @remarks The caller must own the PGM lock.
3112 */
3113static int pgmPhysFreePage(PVM pVM, PGMMFREEPAGESREQ pReq, uint32_t *pcPendingPages, PPGMPAGE pPage, RTGCPHYS GCPhys)
3114{
3115 /*
3116 * Assert sanity.
3117 */
3118 Assert(PDMCritSectIsOwner(&pVM->pgm.s.CritSect));
3119 if (RT_UNLIKELY( PGM_PAGE_GET_TYPE(pPage) != PGMPAGETYPE_RAM
3120 && PGM_PAGE_GET_TYPE(pPage) != PGMPAGETYPE_ROM_SHADOW))
3121 {
3122 AssertMsgFailed(("GCPhys=%RGp pPage=%R[pgmpage]\n", GCPhys, pPage));
3123 return VMSetError(pVM, VERR_PGM_PHYS_NOT_RAM, RT_SRC_POS, "GCPhys=%RGp type=%d", GCPhys, PGM_PAGE_GET_TYPE(pPage));
3124 }
3125
3126 if (PGM_PAGE_GET_STATE(pPage) == PGM_PAGE_STATE_ZERO)
3127 return VINF_SUCCESS;
3128
3129 const uint32_t idPage = PGM_PAGE_GET_PAGEID(pPage);
3130 Log3(("pgmPhysFreePage: idPage=%#x HCPhys=%RGp pPage=%R[pgmpage]\n", idPage, pPage));
3131 if (RT_UNLIKELY( idPage == NIL_GMM_PAGEID
3132 || idPage > GMM_PAGEID_LAST
3133 || PGM_PAGE_GET_CHUNKID(pPage) == NIL_GMM_CHUNKID))
3134 {
3135 AssertMsgFailed(("GCPhys=%RGp pPage=%R[pgmpage]\n", GCPhys, pPage));
3136 return VMSetError(pVM, VERR_PGM_PHYS_INVALID_PAGE_ID, RT_SRC_POS, "GCPhys=%RGp idPage=%#x", GCPhys, pPage);
3137 }
3138
3139 /* update page count stats. */
3140 if (PGM_PAGE_IS_SHARED(pPage))
3141 pVM->pgm.s.cSharedPages--;
3142 else
3143 pVM->pgm.s.cPrivatePages--;
3144 pVM->pgm.s.cZeroPages++;
3145
3146 /*
3147 * pPage = ZERO page.
3148 */
3149 PGM_PAGE_SET_HCPHYS(pPage, pVM->pgm.s.HCPhysZeroPg);
3150 PGM_PAGE_SET_STATE(pPage, PGM_PAGE_STATE_ZERO);
3151 PGM_PAGE_SET_PAGEID(pPage, NIL_GMM_PAGEID);
3152
3153 /*
3154 * Make sure it's not in the handy page array.
3155 */
3156 for (uint32_t i = pVM->pgm.s.cHandyPages; i < RT_ELEMENTS(pVM->pgm.s.aHandyPages); i++)
3157 {
3158 if (pVM->pgm.s.aHandyPages[i].idPage == idPage)
3159 {
3160 pVM->pgm.s.aHandyPages[i].idPage = NIL_GMM_PAGEID;
3161 break;
3162 }
3163 if (pVM->pgm.s.aHandyPages[i].idSharedPage == idPage)
3164 {
3165 pVM->pgm.s.aHandyPages[i].idSharedPage = NIL_GMM_PAGEID;
3166 break;
3167 }
3168 }
3169
3170 /*
3171 * Push it onto the page array.
3172 */
3173 uint32_t iPage = *pcPendingPages;
3174 Assert(iPage < PGMPHYS_FREE_PAGE_BATCH_SIZE);
3175 *pcPendingPages += 1;
3176
3177 pReq->aPages[iPage].idPage = idPage;
3178
3179 if (iPage + 1 < PGMPHYS_FREE_PAGE_BATCH_SIZE)
3180 return VINF_SUCCESS;
3181
3182 /*
3183 * Flush the pages.
3184 */
3185 int rc = GMMR3FreePagesPerform(pVM, pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE);
3186 if (RT_SUCCESS(rc))
3187 {
3188 GMMR3FreePagesRePrep(pVM, pReq, PGMPHYS_FREE_PAGE_BATCH_SIZE, GMMACCOUNT_BASE);
3189 *pcPendingPages = 0;
3190 }
3191 return rc;
3192}
3193
3194
3195/**
3196 * Converts a GC physical address to a HC ring-3 pointer, with some
3197 * additional checks.
3198 *
3199 * @returns VBox status code.
3200 * @retval VINF_SUCCESS on success.
3201 * @retval VINF_PGM_PHYS_TLB_CATCH_WRITE and *ppv set if the page has a write
3202 * access handler of some kind.
3203 * @retval VERR_PGM_PHYS_TLB_CATCH_ALL if the page has a handler catching all
3204 * accesses or is odd in any way.
3205 * @retval VERR_PGM_PHYS_TLB_UNASSIGNED if the page doesn't exist.
3206 *
3207 * @param pVM The VM handle.
3208 * @param GCPhys The GC physical address to convert.
3209 * @param fWritable Whether write access is required.
3210 * @param ppv Where to store the pointer corresponding to GCPhys on
3211 * success.
3212 */
3213VMMR3DECL(int) PGMR3PhysTlbGCPhys2Ptr(PVM pVM, RTGCPHYS GCPhys, bool fWritable, void **ppv)
3214{
3215 pgmLock(pVM);
3216
3217 PPGMRAMRANGE pRam;
3218 PPGMPAGE pPage;
3219 int rc = pgmPhysGetPageAndRangeEx(&pVM->pgm.s, GCPhys, &pPage, &pRam);
3220 if (RT_SUCCESS(rc))
3221 {
3222 if (!PGM_PAGE_HAS_ANY_HANDLERS(pPage))
3223 rc = VINF_SUCCESS;
3224 else
3225 {
3226 if (PGM_PAGE_HAS_ACTIVE_ALL_HANDLERS(pPage)) /* catches MMIO */
3227 rc = VERR_PGM_PHYS_TLB_CATCH_ALL;
3228 else if (PGM_PAGE_HAS_ACTIVE_HANDLERS(pPage))
3229 {
3230 /** @todo Handle TLB loads of virtual handlers so ./test.sh can be made to work
3231 * in -norawr0 mode. */
3232 if (fWritable)
3233 rc = VINF_PGM_PHYS_TLB_CATCH_WRITE;
3234 }
3235 else
3236 {
3237 /* Temporariliy disabled phycial handler(s), since the recompiler
3238 doesn't get notified when it's reset we'll have to pretend its
3239 operating normally. */
3240 if (pgmHandlerPhysicalIsAll(pVM, GCPhys))
3241 rc = VERR_PGM_PHYS_TLB_CATCH_ALL;
3242 else
3243 rc = VINF_PGM_PHYS_TLB_CATCH_WRITE;
3244 }
3245 }
3246 if (RT_SUCCESS(rc))
3247 {
3248 int rc2;
3249
3250 /* Make sure what we return is writable. */
3251 if (fWritable && rc != VINF_PGM_PHYS_TLB_CATCH_WRITE)
3252 switch (PGM_PAGE_GET_STATE(pPage))
3253 {
3254 case PGM_PAGE_STATE_ALLOCATED:
3255 break;
3256 case PGM_PAGE_STATE_ZERO:
3257 case PGM_PAGE_STATE_SHARED:
3258 case PGM_PAGE_STATE_WRITE_MONITORED:
3259 rc2 = pgmPhysPageMakeWritable(pVM, pPage, GCPhys & ~(RTGCPHYS)PAGE_OFFSET_MASK);
3260 AssertLogRelRCReturn(rc2, rc2);
3261 break;
3262 }
3263
3264 /* Get a ring-3 mapping of the address. */
3265 PPGMPAGER3MAPTLBE pTlbe;
3266 rc2 = pgmPhysPageQueryTlbe(&pVM->pgm.s, GCPhys, &pTlbe);
3267 AssertLogRelRCReturn(rc2, rc2);
3268 *ppv = (void *)((uintptr_t)pTlbe->pv | (GCPhys & PAGE_OFFSET_MASK));
3269 /** @todo mapping/locking hell; this isn't horribly efficient since
3270 * pgmPhysPageLoadIntoTlb will repeate the lookup we've done here. */
3271
3272 Log6(("PGMR3PhysTlbGCPhys2Ptr: GCPhys=%RGp rc=%Rrc pPage=%R[pgmpage] *ppv=%p\n", GCPhys, rc, pPage, *ppv));
3273 }
3274 else
3275 Log6(("PGMR3PhysTlbGCPhys2Ptr: GCPhys=%RGp rc=%Rrc pPage=%R[pgmpage]\n", GCPhys, rc, pPage));
3276
3277 /* else: handler catching all access, no pointer returned. */
3278 }
3279 else
3280 rc = VERR_PGM_PHYS_TLB_UNASSIGNED;
3281
3282 pgmUnlock(pVM);
3283 return rc;
3284}
3285
3286
3287
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette