VirtualBox

source: vbox/trunk/src/VBox/VMM/VMM.cpp@ 22480

Last change on this file since 22480 was 22480, checked in by vboxsync, 15 years ago

SSM,VMM,Devices,Main,VBoxBFE: Live snapshot/migration SSM API adjustments.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 75.0 KB
Line 
1/* $Id: VMM.cpp 22480 2009-08-26 17:14:13Z vboxsync $ */
2/** @file
3 * VMM - The Virtual Machine Monitor Core.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22//#define NO_SUPCALLR0VMM
23
24/** @page pg_vmm VMM - The Virtual Machine Monitor
25 *
26 * The VMM component is two things at the moment, it's a component doing a few
27 * management and routing tasks, and it's the whole virtual machine monitor
28 * thing. For hysterical reasons, it is not doing all the management that one
29 * would expect, this is instead done by @ref pg_vm. We'll address this
30 * misdesign eventually.
31 *
32 * @see grp_vmm, grp_vm
33 *
34 *
35 * @section sec_vmmstate VMM State
36 *
37 * @image html VM_Statechart_Diagram.gif
38 *
39 * To be written.
40 *
41 *
42 * @subsection subsec_vmm_init VMM Initialization
43 *
44 * To be written.
45 *
46 *
47 * @subsection subsec_vmm_term VMM Termination
48 *
49 * To be written.
50 *
51 */
52
53/*******************************************************************************
54* Header Files *
55*******************************************************************************/
56#define LOG_GROUP LOG_GROUP_VMM
57#include <VBox/vmm.h>
58#include <VBox/vmapi.h>
59#include <VBox/pgm.h>
60#include <VBox/cfgm.h>
61#include <VBox/pdmqueue.h>
62#include <VBox/pdmcritsect.h>
63#include <VBox/pdmapi.h>
64#include <VBox/cpum.h>
65#include <VBox/mm.h>
66#include <VBox/iom.h>
67#include <VBox/trpm.h>
68#include <VBox/selm.h>
69#include <VBox/em.h>
70#include <VBox/sup.h>
71#include <VBox/dbgf.h>
72#include <VBox/csam.h>
73#include <VBox/patm.h>
74#include <VBox/rem.h>
75#include <VBox/ssm.h>
76#include <VBox/tm.h>
77#include "VMMInternal.h"
78#include "VMMSwitcher/VMMSwitcher.h"
79#include <VBox/vm.h>
80
81#include <VBox/err.h>
82#include <VBox/param.h>
83#include <VBox/version.h>
84#include <VBox/x86.h>
85#include <VBox/hwaccm.h>
86#include <iprt/assert.h>
87#include <iprt/alloc.h>
88#include <iprt/asm.h>
89#include <iprt/time.h>
90#include <iprt/semaphore.h>
91#include <iprt/stream.h>
92#include <iprt/string.h>
93#include <iprt/stdarg.h>
94#include <iprt/ctype.h>
95
96
97
98/*******************************************************************************
99* Defined Constants And Macros *
100*******************************************************************************/
101/** The saved state version. */
102#define VMM_SAVED_STATE_VERSION 3
103
104
105/*******************************************************************************
106* Internal Functions *
107*******************************************************************************/
108static int vmmR3InitStacks(PVM pVM);
109static int vmmR3InitLoggers(PVM pVM);
110static void vmmR3InitRegisterStats(PVM pVM);
111static DECLCALLBACK(int) vmmR3Save(PVM pVM, PSSMHANDLE pSSM);
112static DECLCALLBACK(int) vmmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPhase);
113static DECLCALLBACK(void) vmmR3YieldEMT(PVM pVM, PTMTIMER pTimer, void *pvUser);
114static int vmmR3ServiceCallRing3Request(PVM pVM, PVMCPU pVCpu);
115static DECLCALLBACK(void) vmmR3InfoFF(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
116
117
118/**
119 * Initializes the VMM.
120 *
121 * @returns VBox status code.
122 * @param pVM The VM to operate on.
123 */
124VMMR3DECL(int) VMMR3Init(PVM pVM)
125{
126 LogFlow(("VMMR3Init\n"));
127
128 /*
129 * Assert alignment, sizes and order.
130 */
131 AssertMsg(pVM->vmm.s.offVM == 0, ("Already initialized!\n"));
132 AssertCompile(sizeof(pVM->vmm.s) <= sizeof(pVM->vmm.padding));
133 AssertCompile(sizeof(pVM->aCpus[0].vmm.s) <= sizeof(pVM->aCpus[0].vmm.padding));
134
135 /*
136 * Init basic VM VMM members.
137 */
138 pVM->vmm.s.offVM = RT_OFFSETOF(VM, vmm);
139 pVM->vmm.s.hEvtRendezvousEnterOneByOne = NIL_RTSEMEVENT;
140 pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce = NIL_RTSEMEVENTMULTI;
141 pVM->vmm.s.hEvtMulRendezvousDone = NIL_RTSEMEVENTMULTI;
142 pVM->vmm.s.hEvtRendezvousDoneCaller = NIL_RTSEMEVENT;
143 int rc = CFGMR3QueryU32(CFGMR3GetRoot(pVM), "YieldEMTInterval", &pVM->vmm.s.cYieldEveryMillies);
144 if (rc == VERR_CFGM_VALUE_NOT_FOUND)
145 pVM->vmm.s.cYieldEveryMillies = 23; /* Value arrived at after experimenting with the grub boot prompt. */
146 //pVM->vmm.s.cYieldEveryMillies = 8; //debugging
147 else
148 AssertMsgRCReturn(rc, ("Configuration error. Failed to query \"YieldEMTInterval\", rc=%Rrc\n", rc), rc);
149
150 /*
151 * Initialize the VMM sync critical section and semaphores.
152 */
153 rc = RTCritSectInit(&pVM->vmm.s.CritSectSync);
154 AssertRCReturn(rc, rc);
155 rc = RTSemEventCreate(&pVM->vmm.s.hEvtRendezvousEnterOneByOne);
156 AssertRCReturn(rc, rc);
157 rc = RTSemEventMultiCreate(&pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
158 AssertRCReturn(rc, rc);
159 rc = RTSemEventMultiCreate(&pVM->vmm.s.hEvtMulRendezvousDone);
160 AssertRCReturn(rc, rc);
161 rc = RTSemEventCreate(&pVM->vmm.s.hEvtRendezvousDoneCaller);
162 AssertRCReturn(rc, rc);
163
164 /* GC switchers are enabled by default. Turned off by HWACCM. */
165 pVM->vmm.s.fSwitcherDisabled = false;
166
167 /*
168 * Register the saved state data unit.
169 */
170 rc = SSMR3RegisterInternal(pVM, "vmm", 1, VMM_SAVED_STATE_VERSION, VMM_STACK_SIZE + sizeof(RTGCPTR),
171 NULL, NULL, NULL,
172 NULL, vmmR3Save, NULL,
173 NULL, vmmR3Load, NULL);
174 if (RT_FAILURE(rc))
175 return rc;
176
177 /*
178 * Register the Ring-0 VM handle with the session for fast ioctl calls.
179 */
180 rc = SUPR3SetVMForFastIOCtl(pVM->pVMR0);
181 if (RT_FAILURE(rc))
182 return rc;
183
184 /*
185 * Init various sub-components.
186 */
187 rc = vmmR3SwitcherInit(pVM);
188 if (RT_SUCCESS(rc))
189 {
190 rc = vmmR3InitStacks(pVM);
191 if (RT_SUCCESS(rc))
192 {
193 rc = vmmR3InitLoggers(pVM);
194
195#ifdef VBOX_WITH_NMI
196 /*
197 * Allocate mapping for the host APIC.
198 */
199 if (RT_SUCCESS(rc))
200 {
201 rc = MMR3HyperReserve(pVM, PAGE_SIZE, "Host APIC", &pVM->vmm.s.GCPtrApicBase);
202 AssertRC(rc);
203 }
204#endif
205 if (RT_SUCCESS(rc))
206 {
207 /*
208 * Debug info and statistics.
209 */
210 DBGFR3InfoRegisterInternal(pVM, "ff", "Displays the current Forced actions Flags.", vmmR3InfoFF);
211 vmmR3InitRegisterStats(pVM);
212
213 return VINF_SUCCESS;
214 }
215 }
216 /** @todo: Need failure cleanup. */
217
218 //more todo in here?
219 //if (RT_SUCCESS(rc))
220 //{
221 //}
222 //int rc2 = vmmR3TermCoreCode(pVM);
223 //AssertRC(rc2));
224 }
225
226 return rc;
227}
228
229
230/**
231 * Allocate & setup the VMM RC stack(s) (for EMTs).
232 *
233 * The stacks are also used for long jumps in Ring-0.
234 *
235 * @returns VBox status code.
236 * @param pVM Pointer to the shared VM structure.
237 *
238 * @remarks The optional guard page gets it protection setup up during R3 init
239 * completion because of init order issues.
240 */
241static int vmmR3InitStacks(PVM pVM)
242{
243 int rc = VINF_SUCCESS;
244#ifdef VMM_R0_SWITCH_STACK
245 uint32_t fFlags = MMHYPER_AONR_FLAGS_KERNEL_MAPPING;
246#else
247 uint32_t fFlags = 0;
248#endif
249
250 for (VMCPUID idCpu = 0; idCpu < pVM->cCPUs; idCpu++)
251 {
252 PVMCPU pVCpu = &pVM->aCpus[idCpu];
253
254#ifdef VBOX_STRICT_VMM_STACK
255 rc = MMR3HyperAllocOnceNoRelEx(pVM, PAGE_SIZE + VMM_STACK_SIZE + PAGE_SIZE,
256#else
257 rc = MMR3HyperAllocOnceNoRelEx(pVM, VMM_STACK_SIZE,
258#endif
259 PAGE_SIZE, MM_TAG_VMM, fFlags, (void **)&pVCpu->vmm.s.pbEMTStackR3);
260 if (RT_SUCCESS(rc))
261 {
262#ifdef VBOX_STRICT_VMM_STACK
263 pVCpu->vmm.s.pbEMTStackR3 += PAGE_SIZE;
264#endif
265#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
266 /* MMHyperR3ToR0 returns R3 when not doing hardware assisted virtualization. */
267 if (!VMMIsHwVirtExtForced(pVM))
268 pVCpu->vmm.s.CallRing3JmpBufR0.pvSavedStack = NIL_RTR0PTR;
269 else
270#endif
271 pVCpu->vmm.s.CallRing3JmpBufR0.pvSavedStack = MMHyperR3ToR0(pVM, pVCpu->vmm.s.pbEMTStackR3);
272 pVCpu->vmm.s.pbEMTStackRC = MMHyperR3ToRC(pVM, pVCpu->vmm.s.pbEMTStackR3);
273 pVCpu->vmm.s.pbEMTStackBottomRC = pVCpu->vmm.s.pbEMTStackRC + VMM_STACK_SIZE;
274 AssertRelease(pVCpu->vmm.s.pbEMTStackRC);
275
276 CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC);
277 }
278 }
279
280 return rc;
281}
282
283
284/**
285 * Initialize the loggers.
286 *
287 * @returns VBox status code.
288 * @param pVM Pointer to the shared VM structure.
289 */
290static int vmmR3InitLoggers(PVM pVM)
291{
292 int rc;
293
294 /*
295 * Allocate RC & R0 Logger instances (they are finalized in the relocator).
296 */
297#ifdef LOG_ENABLED
298 PRTLOGGER pLogger = RTLogDefaultInstance();
299 if (pLogger)
300 {
301 pVM->vmm.s.cbRCLogger = RT_OFFSETOF(RTLOGGERRC, afGroups[pLogger->cGroups]);
302 rc = MMR3HyperAllocOnceNoRel(pVM, pVM->vmm.s.cbRCLogger, 0, MM_TAG_VMM, (void **)&pVM->vmm.s.pRCLoggerR3);
303 if (RT_FAILURE(rc))
304 return rc;
305 pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
306
307# ifdef VBOX_WITH_R0_LOGGING
308 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
309 {
310 PVMCPU pVCpu = &pVM->aCpus[i];
311
312 rc = MMR3HyperAllocOnceNoRelEx(pVM, RT_OFFSETOF(VMMR0LOGGER, Logger.afGroups[pLogger->cGroups]),
313 0, MM_TAG_VMM, MMHYPER_AONR_FLAGS_KERNEL_MAPPING,
314 (void **)&pVCpu->vmm.s.pR0LoggerR3);
315 if (RT_FAILURE(rc))
316 return rc;
317 pVCpu->vmm.s.pR0LoggerR3->pVM = pVM->pVMR0;
318 //pVCpu->vmm.s.pR0LoggerR3->fCreated = false;
319 pVCpu->vmm.s.pR0LoggerR3->cbLogger = RT_OFFSETOF(RTLOGGER, afGroups[pLogger->cGroups]);
320 pVCpu->vmm.s.pR0LoggerR0 = MMHyperR3ToR0(pVM, pVCpu->vmm.s.pR0LoggerR3);
321 }
322# endif
323 }
324#endif /* LOG_ENABLED */
325
326#ifdef VBOX_WITH_RC_RELEASE_LOGGING
327 /*
328 * Allocate RC release logger instances (finalized in the relocator).
329 */
330 PRTLOGGER pRelLogger = RTLogRelDefaultInstance();
331 if (pRelLogger)
332 {
333 pVM->vmm.s.cbRCRelLogger = RT_OFFSETOF(RTLOGGERRC, afGroups[pRelLogger->cGroups]);
334 rc = MMR3HyperAllocOnceNoRel(pVM, pVM->vmm.s.cbRCRelLogger, 0, MM_TAG_VMM, (void **)&pVM->vmm.s.pRCRelLoggerR3);
335 if (RT_FAILURE(rc))
336 return rc;
337 pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
338 }
339#endif /* VBOX_WITH_RC_RELEASE_LOGGING */
340 return VINF_SUCCESS;
341}
342
343
344/**
345 * VMMR3Init worker that register the statistics with STAM.
346 *
347 * @param pVM The shared VM structure.
348 */
349static void vmmR3InitRegisterStats(PVM pVM)
350{
351 /*
352 * Statistics.
353 */
354 STAM_REG(pVM, &pVM->vmm.s.StatRunRC, STAMTYPE_COUNTER, "/VMM/RunRC", STAMUNIT_OCCURENCES, "Number of context switches.");
355 STAM_REG(pVM, &pVM->vmm.s.StatRZRetNormal, STAMTYPE_COUNTER, "/VMM/RZRet/Normal", STAMUNIT_OCCURENCES, "Number of VINF_SUCCESS returns.");
356 STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterrupt, STAMTYPE_COUNTER, "/VMM/RZRet/Interrupt", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT returns.");
357 STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterruptHyper, STAMTYPE_COUNTER, "/VMM/RZRet/InterruptHyper", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT_HYPER returns.");
358 STAM_REG(pVM, &pVM->vmm.s.StatRZRetGuestTrap, STAMTYPE_COUNTER, "/VMM/RZRet/GuestTrap", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_GUEST_TRAP returns.");
359 STAM_REG(pVM, &pVM->vmm.s.StatRZRetRingSwitch, STAMTYPE_COUNTER, "/VMM/RZRet/RingSwitch", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_RING_SWITCH returns.");
360 STAM_REG(pVM, &pVM->vmm.s.StatRZRetRingSwitchInt, STAMTYPE_COUNTER, "/VMM/RZRet/RingSwitchInt", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_RING_SWITCH_INT returns.");
361 STAM_REG(pVM, &pVM->vmm.s.StatRZRetStaleSelector, STAMTYPE_COUNTER, "/VMM/RZRet/StaleSelector", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_STALE_SELECTOR returns.");
362 STAM_REG(pVM, &pVM->vmm.s.StatRZRetIRETTrap, STAMTYPE_COUNTER, "/VMM/RZRet/IRETTrap", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_IRET_TRAP returns.");
363 STAM_REG(pVM, &pVM->vmm.s.StatRZRetEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/Emulate", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION returns.");
364 STAM_REG(pVM, &pVM->vmm.s.StatRZRetIOBlockEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/EmulateIOBlock", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_EMULATE_IO_BLOCK returns.");
365 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/PatchEmulate", STAMUNIT_OCCURENCES, "Number of VINF_PATCH_EMULATE_INSTR returns.");
366 STAM_REG(pVM, &pVM->vmm.s.StatRZRetIORead, STAMTYPE_COUNTER, "/VMM/RZRet/IORead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_IOPORT_READ returns.");
367 STAM_REG(pVM, &pVM->vmm.s.StatRZRetIOWrite, STAMTYPE_COUNTER, "/VMM/RZRet/IOWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_IOPORT_WRITE returns.");
368 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIORead, STAMTYPE_COUNTER, "/VMM/RZRet/MMIORead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_READ returns.");
369 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_WRITE returns.");
370 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOReadWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOReadWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_READ_WRITE returns.");
371 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOPatchRead, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOPatchRead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_PATCH_READ returns.");
372 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOPatchWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOPatchWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_PATCH_WRITE returns.");
373 STAM_REG(pVM, &pVM->vmm.s.StatRZRetLDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/LDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_GDT_FAULT returns.");
374 STAM_REG(pVM, &pVM->vmm.s.StatRZRetGDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/GDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_LDT_FAULT returns.");
375 STAM_REG(pVM, &pVM->vmm.s.StatRZRetIDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/IDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_IDT_FAULT returns.");
376 STAM_REG(pVM, &pVM->vmm.s.StatRZRetTSSFault, STAMTYPE_COUNTER, "/VMM/RZRet/TSSFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_TSS_FAULT returns.");
377 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPDFault, STAMTYPE_COUNTER, "/VMM/RZRet/PDFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_PD_FAULT returns.");
378 STAM_REG(pVM, &pVM->vmm.s.StatRZRetCSAMTask, STAMTYPE_COUNTER, "/VMM/RZRet/CSAMTask", STAMUNIT_OCCURENCES, "Number of VINF_CSAM_PENDING_ACTION returns.");
379 STAM_REG(pVM, &pVM->vmm.s.StatRZRetSyncCR3, STAMTYPE_COUNTER, "/VMM/RZRet/SyncCR", STAMUNIT_OCCURENCES, "Number of VINF_PGM_SYNC_CR3 returns.");
380 STAM_REG(pVM, &pVM->vmm.s.StatRZRetMisc, STAMTYPE_COUNTER, "/VMM/RZRet/Misc", STAMUNIT_OCCURENCES, "Number of misc returns.");
381 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchInt3, STAMTYPE_COUNTER, "/VMM/RZRet/PatchInt3", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_INT3 returns.");
382 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchPF, STAMTYPE_COUNTER, "/VMM/RZRet/PatchPF", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_TRAP_PF returns.");
383 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchGP, STAMTYPE_COUNTER, "/VMM/RZRet/PatchGP", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_TRAP_GP returns.");
384 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchIretIRQ, STAMTYPE_COUNTER, "/VMM/RZRet/PatchIret", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PENDING_IRQ_AFTER_IRET returns.");
385 STAM_REG(pVM, &pVM->vmm.s.StatRZRetRescheduleREM, STAMTYPE_COUNTER, "/VMM/RZRet/ScheduleREM", STAMUNIT_OCCURENCES, "Number of VINF_EM_RESCHEDULE_REM returns.");
386 STAM_REG(pVM, &pVM->vmm.s.StatRZRetToR3, STAMTYPE_COUNTER, "/VMM/RZRet/ToR3", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_TO_R3 returns.");
387 STAM_REG(pVM, &pVM->vmm.s.StatRZRetTimerPending, STAMTYPE_COUNTER, "/VMM/RZRet/TimerPending", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_TIMER_PENDING returns.");
388 STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterruptPending, STAMTYPE_COUNTER, "/VMM/RZRet/InterruptPending", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT_PENDING returns.");
389 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPATMDuplicateFn, STAMTYPE_COUNTER, "/VMM/RZRet/PATMDuplicateFn", STAMUNIT_OCCURENCES, "Number of VINF_PATM_DUPLICATE_FUNCTION returns.");
390 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPGMChangeMode, STAMTYPE_COUNTER, "/VMM/RZRet/PGMChangeMode", STAMUNIT_OCCURENCES, "Number of VINF_PGM_CHANGE_MODE returns.");
391 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPendingRequest, STAMTYPE_COUNTER, "/VMM/RZRet/PendingRequest", STAMUNIT_OCCURENCES, "Number of VINF_EM_PENDING_REQUEST returns.");
392 STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchTPR, STAMTYPE_COUNTER, "/VMM/RZRet/PatchTPR", STAMUNIT_OCCURENCES, "Number of VINF_EM_HWACCM_PATCH_TPR_INSTR returns.");
393 STAM_REG(pVM, &pVM->vmm.s.StatRZRetCallRing3, STAMTYPE_COUNTER, "/VMM/RZCallR3/Misc", STAMUNIT_OCCURENCES, "Number of Other ring-3 calls.");
394 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPDMLock, STAMTYPE_COUNTER, "/VMM/RZCallR3/PDMLock", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PDM_LOCK calls.");
395 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPDMQueueFlush, STAMTYPE_COUNTER, "/VMM/RZCallR3/PDMQueueFlush", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PDM_QUEUE_FLUSH calls.");
396 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMLock, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMLock", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_LOCK calls.");
397 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMPoolGrow, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMPoolGrow", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_POOL_GROW calls.");
398 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMMapChunk, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMMapChunk", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_MAP_CHUNK calls.");
399 STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMAllocHandy, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMAllocHandy", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_ALLOCATE_HANDY_PAGES calls.");
400 STAM_REG(pVM, &pVM->vmm.s.StatRZCallRemReplay, STAMTYPE_COUNTER, "/VMM/RZCallR3/REMReplay", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_REM_REPLAY_HANDLER_NOTIFICATIONS calls.");
401 STAM_REG(pVM, &pVM->vmm.s.StatRZCallLogFlush, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMMLogFlush", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VMM_LOGGER_FLUSH calls.");
402 STAM_REG(pVM, &pVM->vmm.s.StatRZCallVMSetError, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMSetError", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VM_SET_ERROR calls.");
403 STAM_REG(pVM, &pVM->vmm.s.StatRZCallVMSetRuntimeError, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMRuntimeError", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VM_SET_RUNTIME_ERROR calls.");
404
405#ifdef VBOX_WITH_STATISTICS
406 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
407 {
408 STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cbUsedMax, STAMTYPE_U32_RESET, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Max amount of stack used.", "/VMM/Stack/CPU%u/Max", i);
409 STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cbUsedAvg, STAMTYPE_U32, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Average stack usage.", "/VMM/Stack/CPU%u/Avg", i);
410 STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cUsedTotal, STAMTYPE_U64, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Number of stack usages.", "/VMM/Stack/CPU%u/Uses", i);
411 }
412#endif
413}
414
415
416/**
417 * Initializes the per-VCPU VMM.
418 *
419 * @returns VBox status code.
420 * @param pVM The VM to operate on.
421 */
422VMMR3DECL(int) VMMR3InitCPU(PVM pVM)
423{
424 LogFlow(("VMMR3InitCPU\n"));
425 return VINF_SUCCESS;
426}
427
428
429/**
430 * Ring-3 init finalizing.
431 *
432 * @returns VBox status code.
433 * @param pVM The VM handle.
434 */
435VMMR3DECL(int) VMMR3InitFinalize(PVM pVM)
436{
437 int rc = VINF_SUCCESS;
438
439 for (VMCPUID idCpu = 0; idCpu < pVM->cCPUs; idCpu++)
440 {
441 PVMCPU pVCpu = &pVM->aCpus[idCpu];
442
443#ifdef VBOX_STRICT_VMM_STACK
444 /*
445 * Two inaccessible pages at each sides of the stack to catch over/under-flows.
446 */
447 memset(pVCpu->vmm.s.pbEMTStackR3 - PAGE_SIZE, 0xcc, PAGE_SIZE);
448 MMR3HyperSetGuard(pVM, pVCpu->vmm.s.pbEMTStackR3 - PAGE_SIZE, PAGE_SIZE, true /*fSet*/);
449
450 memset(pVCpu->vmm.s.pbEMTStackR3 + VMM_STACK_SIZE, 0xcc, PAGE_SIZE);
451 MMR3HyperSetGuard(pVM, pVCpu->vmm.s.pbEMTStackR3 + VMM_STACK_SIZE, PAGE_SIZE, true /*fSet*/);
452#endif
453
454 /*
455 * Set page attributes to r/w for stack pages.
456 */
457 rc = PGMMapSetPage(pVM, pVCpu->vmm.s.pbEMTStackRC, VMM_STACK_SIZE, X86_PTE_P | X86_PTE_A | X86_PTE_D | X86_PTE_RW);
458 AssertRC(rc);
459 if (RT_FAILURE(rc))
460 break;
461 }
462 if (RT_SUCCESS(rc))
463 {
464 /*
465 * Create the EMT yield timer.
466 */
467 rc = TMR3TimerCreateInternal(pVM, TMCLOCK_REAL, vmmR3YieldEMT, NULL, "EMT Yielder", &pVM->vmm.s.pYieldTimer);
468 if (RT_SUCCESS(rc))
469 rc = TMTimerSetMillies(pVM->vmm.s.pYieldTimer, pVM->vmm.s.cYieldEveryMillies);
470 }
471
472#ifdef VBOX_WITH_NMI
473 /*
474 * Map the host APIC into GC - This is AMD/Intel + Host OS specific!
475 */
476 if (RT_SUCCESS(rc))
477 rc = PGMMap(pVM, pVM->vmm.s.GCPtrApicBase, 0xfee00000, PAGE_SIZE,
478 X86_PTE_P | X86_PTE_RW | X86_PTE_PWT | X86_PTE_PCD | X86_PTE_A | X86_PTE_D);
479#endif
480 return rc;
481}
482
483
484/**
485 * Initializes the R0 VMM.
486 *
487 * @returns VBox status code.
488 * @param pVM The VM to operate on.
489 */
490VMMR3DECL(int) VMMR3InitR0(PVM pVM)
491{
492 int rc;
493 PVMCPU pVCpu = VMMGetCpu(pVM);
494 Assert(pVCpu && pVCpu->idCpu == 0);
495
496#ifdef LOG_ENABLED
497 /*
498 * Initialize the ring-0 logger if we haven't done so yet.
499 */
500 if ( pVCpu->vmm.s.pR0LoggerR3
501 && !pVCpu->vmm.s.pR0LoggerR3->fCreated)
502 {
503 rc = VMMR3UpdateLoggers(pVM);
504 if (RT_FAILURE(rc))
505 return rc;
506 }
507#endif
508
509 /*
510 * Call Ring-0 entry with init code.
511 */
512 for (;;)
513 {
514#ifdef NO_SUPCALLR0VMM
515 //rc = VERR_GENERAL_FAILURE;
516 rc = VINF_SUCCESS;
517#else
518 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_VMMR0_INIT, VMMGetSvnRev(), NULL);
519#endif
520 /*
521 * Flush the logs.
522 */
523#ifdef LOG_ENABLED
524 if ( pVCpu->vmm.s.pR0LoggerR3
525 && pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
526 RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
527#endif
528 if (rc != VINF_VMM_CALL_HOST)
529 break;
530 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
531 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
532 break;
533 /* Resume R0 */
534 }
535
536 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
537 {
538 LogRel(("R0 init failed, rc=%Rra\n", rc));
539 if (RT_SUCCESS(rc))
540 rc = VERR_INTERNAL_ERROR;
541 }
542 return rc;
543}
544
545
546/**
547 * Initializes the RC VMM.
548 *
549 * @returns VBox status code.
550 * @param pVM The VM to operate on.
551 */
552VMMR3DECL(int) VMMR3InitRC(PVM pVM)
553{
554 PVMCPU pVCpu = VMMGetCpu(pVM);
555 Assert(pVCpu && pVCpu->idCpu == 0);
556
557 /* In VMX mode, there's no need to init RC. */
558 if (pVM->vmm.s.fSwitcherDisabled)
559 return VINF_SUCCESS;
560
561 AssertReturn(pVM->cCPUs == 1, VERR_RAW_MODE_INVALID_SMP);
562
563 /*
564 * Call VMMGCInit():
565 * -# resolve the address.
566 * -# setup stackframe and EIP to use the trampoline.
567 * -# do a generic hypervisor call.
568 */
569 RTRCPTR RCPtrEP;
570 int rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "VMMGCEntry", &RCPtrEP);
571 if (RT_SUCCESS(rc))
572 {
573 CPUMHyperSetCtxCore(pVCpu, NULL);
574 CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC); /* Clear the stack. */
575 uint64_t u64TS = RTTimeProgramStartNanoTS();
576 CPUMPushHyper(pVCpu, (uint32_t)(u64TS >> 32)); /* Param 3: The program startup TS - Hi. */
577 CPUMPushHyper(pVCpu, (uint32_t)u64TS); /* Param 3: The program startup TS - Lo. */
578 CPUMPushHyper(pVCpu, VMMGetSvnRev()); /* Param 2: Version argument. */
579 CPUMPushHyper(pVCpu, VMMGC_DO_VMMGC_INIT); /* Param 1: Operation. */
580 CPUMPushHyper(pVCpu, pVM->pVMRC); /* Param 0: pVM */
581 CPUMPushHyper(pVCpu, 5 * sizeof(RTRCPTR)); /* trampoline param: stacksize. */
582 CPUMPushHyper(pVCpu, RCPtrEP); /* Call EIP. */
583 CPUMSetHyperEIP(pVCpu, pVM->vmm.s.pfnCallTrampolineRC);
584 Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
585
586 for (;;)
587 {
588#ifdef NO_SUPCALLR0VMM
589 //rc = VERR_GENERAL_FAILURE;
590 rc = VINF_SUCCESS;
591#else
592 rc = SUPR3CallVMMR0(pVM->pVMR0, 0 /* VCPU 0 */, VMMR0_DO_CALL_HYPERVISOR, NULL);
593#endif
594#ifdef LOG_ENABLED
595 PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
596 if ( pLogger
597 && pLogger->offScratch > 0)
598 RTLogFlushRC(NULL, pLogger);
599#endif
600#ifdef VBOX_WITH_RC_RELEASE_LOGGING
601 PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
602 if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
603 RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
604#endif
605 if (rc != VINF_VMM_CALL_HOST)
606 break;
607 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
608 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
609 break;
610 }
611
612 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
613 {
614 VMMR3FatalDump(pVM, pVCpu, rc);
615 if (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST)
616 rc = VERR_INTERNAL_ERROR;
617 }
618 AssertRC(rc);
619 }
620 return rc;
621}
622
623
624/**
625 * Terminate the VMM bits.
626 *
627 * @returns VINF_SUCCESS.
628 * @param pVM The VM handle.
629 */
630VMMR3DECL(int) VMMR3Term(PVM pVM)
631{
632 PVMCPU pVCpu = VMMGetCpu(pVM);
633 Assert(pVCpu && pVCpu->idCpu == 0);
634
635 /*
636 * Call Ring-0 entry with termination code.
637 */
638 int rc;
639 for (;;)
640 {
641#ifdef NO_SUPCALLR0VMM
642 //rc = VERR_GENERAL_FAILURE;
643 rc = VINF_SUCCESS;
644#else
645 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /*idCpu*/, VMMR0_DO_VMMR0_TERM, 0, NULL);
646#endif
647 /*
648 * Flush the logs.
649 */
650#ifdef LOG_ENABLED
651 if ( pVCpu->vmm.s.pR0LoggerR3
652 && pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
653 RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
654#endif
655 if (rc != VINF_VMM_CALL_HOST)
656 break;
657 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
658 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
659 break;
660 /* Resume R0 */
661 }
662 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
663 {
664 LogRel(("VMMR3Term: R0 term failed, rc=%Rra. (warning)\n", rc));
665 if (RT_SUCCESS(rc))
666 rc = VERR_INTERNAL_ERROR;
667 }
668
669 RTCritSectDelete(&pVM->vmm.s.CritSectSync);
670 RTSemEventDestroy(pVM->vmm.s.hEvtRendezvousEnterOneByOne);
671 pVM->vmm.s.hEvtRendezvousEnterOneByOne = NIL_RTSEMEVENT;
672 RTSemEventMultiDestroy(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
673 pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce = NIL_RTSEMEVENTMULTI;
674 RTSemEventMultiDestroy(pVM->vmm.s.hEvtMulRendezvousDone);
675 pVM->vmm.s.hEvtMulRendezvousDone = NIL_RTSEMEVENTMULTI;
676 RTSemEventDestroy(pVM->vmm.s.hEvtRendezvousDoneCaller);
677 pVM->vmm.s.hEvtRendezvousDoneCaller = NIL_RTSEMEVENT;
678
679#ifdef VBOX_STRICT_VMM_STACK
680 /*
681 * Make the two stack guard pages present again.
682 */
683 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
684 {
685 MMR3HyperSetGuard(pVM, pVM->aCpus[i].vmm.s.pbEMTStackR3 - PAGE_SIZE, PAGE_SIZE, false /*fSet*/);
686 MMR3HyperSetGuard(pVM, pVM->aCpus[i].vmm.s.pbEMTStackR3 + VMM_STACK_SIZE, PAGE_SIZE, false /*fSet*/);
687 }
688#endif
689 return rc;
690}
691
692
693/**
694 * Terminates the per-VCPU VMM.
695 *
696 * Termination means cleaning up and freeing all resources,
697 * the VM it self is at this point powered off or suspended.
698 *
699 * @returns VBox status code.
700 * @param pVM The VM to operate on.
701 */
702VMMR3DECL(int) VMMR3TermCPU(PVM pVM)
703{
704 return VINF_SUCCESS;
705}
706
707
708/**
709 * Applies relocations to data and code managed by this
710 * component. This function will be called at init and
711 * whenever the VMM need to relocate it self inside the GC.
712 *
713 * The VMM will need to apply relocations to the core code.
714 *
715 * @param pVM The VM handle.
716 * @param offDelta The relocation delta.
717 */
718VMMR3DECL(void) VMMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
719{
720 LogFlow(("VMMR3Relocate: offDelta=%RGv\n", offDelta));
721
722 /*
723 * Recalc the RC address.
724 */
725 pVM->vmm.s.pvCoreCodeRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pvCoreCodeR3);
726
727 /*
728 * The stack.
729 */
730 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
731 {
732 PVMCPU pVCpu = &pVM->aCpus[i];
733
734 CPUMSetHyperESP(pVCpu, CPUMGetHyperESP(pVCpu) + offDelta);
735
736 pVCpu->vmm.s.pbEMTStackRC = MMHyperR3ToRC(pVM, pVCpu->vmm.s.pbEMTStackR3);
737 pVCpu->vmm.s.pbEMTStackBottomRC = pVCpu->vmm.s.pbEMTStackRC + VMM_STACK_SIZE;
738 }
739
740 /*
741 * All the switchers.
742 */
743 vmmR3SwitcherRelocate(pVM, offDelta);
744
745 /*
746 * Get other RC entry points.
747 */
748 int rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "CPUMGCResumeGuest", &pVM->vmm.s.pfnCPUMRCResumeGuest);
749 AssertReleaseMsgRC(rc, ("CPUMGCResumeGuest not found! rc=%Rra\n", rc));
750
751 rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "CPUMGCResumeGuestV86", &pVM->vmm.s.pfnCPUMRCResumeGuestV86);
752 AssertReleaseMsgRC(rc, ("CPUMGCResumeGuestV86 not found! rc=%Rra\n", rc));
753
754 /*
755 * Update the logger.
756 */
757 VMMR3UpdateLoggers(pVM);
758}
759
760
761/**
762 * Updates the settings for the RC and R0 loggers.
763 *
764 * @returns VBox status code.
765 * @param pVM The VM handle.
766 */
767VMMR3DECL(int) VMMR3UpdateLoggers(PVM pVM)
768{
769 /*
770 * Simply clone the logger instance (for RC).
771 */
772 int rc = VINF_SUCCESS;
773 RTRCPTR RCPtrLoggerFlush = 0;
774
775 if (pVM->vmm.s.pRCLoggerR3
776#ifdef VBOX_WITH_RC_RELEASE_LOGGING
777 || pVM->vmm.s.pRCRelLoggerR3
778#endif
779 )
780 {
781 rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCLoggerFlush", &RCPtrLoggerFlush);
782 AssertReleaseMsgRC(rc, ("vmmGCLoggerFlush not found! rc=%Rra\n", rc));
783 }
784
785 if (pVM->vmm.s.pRCLoggerR3)
786 {
787 RTRCPTR RCPtrLoggerWrapper = 0;
788 rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCLoggerWrapper", &RCPtrLoggerWrapper);
789 AssertReleaseMsgRC(rc, ("vmmGCLoggerWrapper not found! rc=%Rra\n", rc));
790
791 pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
792 rc = RTLogCloneRC(NULL /* default */, pVM->vmm.s.pRCLoggerR3, pVM->vmm.s.cbRCLogger,
793 RCPtrLoggerWrapper, RCPtrLoggerFlush, RTLOGFLAGS_BUFFERED);
794 AssertReleaseMsgRC(rc, ("RTLogCloneRC failed! rc=%Rra\n", rc));
795 }
796
797#ifdef VBOX_WITH_RC_RELEASE_LOGGING
798 if (pVM->vmm.s.pRCRelLoggerR3)
799 {
800 RTRCPTR RCPtrLoggerWrapper = 0;
801 rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCRelLoggerWrapper", &RCPtrLoggerWrapper);
802 AssertReleaseMsgRC(rc, ("vmmGCRelLoggerWrapper not found! rc=%Rra\n", rc));
803
804 pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
805 rc = RTLogCloneRC(RTLogRelDefaultInstance(), pVM->vmm.s.pRCRelLoggerR3, pVM->vmm.s.cbRCRelLogger,
806 RCPtrLoggerWrapper, RCPtrLoggerFlush, RTLOGFLAGS_BUFFERED);
807 AssertReleaseMsgRC(rc, ("RTLogCloneRC failed! rc=%Rra\n", rc));
808 }
809#endif /* VBOX_WITH_RC_RELEASE_LOGGING */
810
811#ifdef LOG_ENABLED
812 /*
813 * For the ring-0 EMT logger, we use a per-thread logger instance
814 * in ring-0. Only initialize it once.
815 */
816 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
817 {
818 PVMCPU pVCpu = &pVM->aCpus[i];
819 PVMMR0LOGGER pR0LoggerR3 = pVCpu->vmm.s.pR0LoggerR3;
820 if (pR0LoggerR3)
821 {
822 if (!pR0LoggerR3->fCreated)
823 {
824 RTR0PTR pfnLoggerWrapper = NIL_RTR0PTR;
825 rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerWrapper", &pfnLoggerWrapper);
826 AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerWrapper not found! rc=%Rra\n", rc), rc);
827
828 RTR0PTR pfnLoggerFlush = NIL_RTR0PTR;
829 rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerFlush", &pfnLoggerFlush);
830 AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerFlush not found! rc=%Rra\n", rc), rc);
831
832 rc = RTLogCreateForR0(&pR0LoggerR3->Logger, pR0LoggerR3->cbLogger,
833 *(PFNRTLOGGER *)&pfnLoggerWrapper, *(PFNRTLOGFLUSH *)&pfnLoggerFlush,
834 RTLOGFLAGS_BUFFERED, RTLOGDEST_DUMMY);
835 AssertReleaseMsgRCReturn(rc, ("RTLogCreateForR0 failed! rc=%Rra\n", rc), rc);
836
837 RTR0PTR pfnLoggerPrefix = NIL_RTR0PTR;
838 rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerPrefix", &pfnLoggerPrefix);
839 AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerPrefix not found! rc=%Rra\n", rc), rc);
840 rc = RTLogSetCustomPrefixCallback(&pR0LoggerR3->Logger, *(PFNRTLOGPREFIX *)&pfnLoggerPrefix, NULL);
841 AssertReleaseMsgRCReturn(rc, ("RTLogSetCustomPrefixCallback failed! rc=%Rra\n", rc), rc);
842
843 pR0LoggerR3->idCpu = i;
844 pR0LoggerR3->fCreated = true;
845 pR0LoggerR3->fFlushingDisabled = false;
846
847 }
848
849 rc = RTLogCopyGroupsAndFlags(&pR0LoggerR3->Logger, NULL /* default */, pVM->vmm.s.pRCLoggerR3->fFlags, RTLOGFLAGS_BUFFERED);
850 AssertRC(rc);
851 }
852 }
853#endif
854 return rc;
855}
856
857
858/**
859 * Gets the pointer to a buffer containing the R0/RC AssertMsg1 output.
860 *
861 * @returns Pointer to the buffer.
862 * @param pVM The VM handle.
863 */
864VMMR3DECL(const char *) VMMR3GetRZAssertMsg1(PVM pVM)
865{
866 if (HWACCMIsEnabled(pVM))
867 return pVM->vmm.s.szRing0AssertMsg1;
868
869 RTRCPTR RCPtr;
870 int rc = PDMR3LdrGetSymbolRC(pVM, NULL, "g_szRTAssertMsg1", &RCPtr);
871 if (RT_SUCCESS(rc))
872 return (const char *)MMHyperRCToR3(pVM, RCPtr);
873
874 return NULL;
875}
876
877
878/**
879 * Gets the pointer to a buffer containing the R0/RC AssertMsg2 output.
880 *
881 * @returns Pointer to the buffer.
882 * @param pVM The VM handle.
883 */
884VMMR3DECL(const char *) VMMR3GetRZAssertMsg2(PVM pVM)
885{
886 if (HWACCMIsEnabled(pVM))
887 return pVM->vmm.s.szRing0AssertMsg2;
888
889 RTRCPTR RCPtr;
890 int rc = PDMR3LdrGetSymbolRC(pVM, NULL, "g_szRTAssertMsg2", &RCPtr);
891 if (RT_SUCCESS(rc))
892 return (const char *)MMHyperRCToR3(pVM, RCPtr);
893
894 return NULL;
895}
896
897
898/**
899 * Execute state save operation.
900 *
901 * @returns VBox status code.
902 * @param pVM VM Handle.
903 * @param pSSM SSM operation handle.
904 */
905static DECLCALLBACK(int) vmmR3Save(PVM pVM, PSSMHANDLE pSSM)
906{
907 LogFlow(("vmmR3Save:\n"));
908
909 /*
910 * The hypervisor stack.
911 * Note! See note in vmmR3Load (remove this on version change).
912 */
913 PVMCPU pVCpu0 = &pVM->aCpus[0];
914 SSMR3PutRCPtr(pSSM, pVCpu0->vmm.s.pbEMTStackBottomRC);
915 RTRCPTR RCPtrESP = CPUMGetHyperESP(pVCpu0);
916 AssertMsg(pVCpu0->vmm.s.pbEMTStackBottomRC - RCPtrESP <= VMM_STACK_SIZE, ("Bottom %RRv ESP=%RRv\n", pVCpu0->vmm.s.pbEMTStackBottomRC, RCPtrESP));
917 SSMR3PutRCPtr(pSSM, RCPtrESP);
918 SSMR3PutMem(pSSM, pVCpu0->vmm.s.pbEMTStackR3, VMM_STACK_SIZE);
919
920 /*
921 * Save the started/stopped state of all CPUs except 0 as it will always
922 * be running. This avoids breaking the saved state version. :-)
923 */
924 for (VMCPUID i = 1; i < pVM->cCPUs; i++)
925 SSMR3PutBool(pSSM, VMCPUSTATE_IS_STARTED(VMCPU_GET_STATE(&pVM->aCpus[i])));
926
927 return SSMR3PutU32(pSSM, ~0); /* terminator */
928}
929
930
931/**
932 * Execute state load operation.
933 *
934 * @returns VBox status code.
935 * @param pVM VM Handle.
936 * @param pSSM SSM operation handle.
937 * @param uVersion Data layout version.
938 * @param uPhase The data phase.
939 */
940static DECLCALLBACK(int) vmmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPhase)
941{
942 LogFlow(("vmmR3Load:\n"));
943 Assert(uPhase == SSM_PHASE_FINAL); NOREF(uPhase);
944
945 /*
946 * Validate version.
947 */
948 if (uVersion != VMM_SAVED_STATE_VERSION)
949 {
950 AssertMsgFailed(("vmmR3Load: Invalid version uVersion=%d!\n", uVersion));
951 return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
952 }
953
954 /*
955 * Check that the stack is in the same place, or that it's fearly empty.
956 *
957 * Note! This can be skipped next time we update saved state as we will
958 * never be in a R0/RC -> ring-3 call when saving the state. The
959 * stack and the two associated pointers are not required.
960 */
961 RTRCPTR RCPtrStackBottom;
962 SSMR3GetRCPtr(pSSM, &RCPtrStackBottom);
963 RTRCPTR RCPtrESP;
964 int rc = SSMR3GetRCPtr(pSSM, &RCPtrESP);
965 if (RT_FAILURE(rc))
966 return rc;
967 SSMR3GetMem(pSSM, pVM->aCpus[0].vmm.s.pbEMTStackR3, VMM_STACK_SIZE);
968
969 /* Restore the VMCPU states. VCPU 0 is always started. */
970 VMCPU_SET_STATE(&pVM->aCpus[0], VMCPUSTATE_STARTED);
971 for (VMCPUID i = 1; i < pVM->cCPUs; i++)
972 {
973 bool fStarted;
974 rc = SSMR3GetBool(pSSM, &fStarted);
975 if (RT_FAILURE(rc))
976 return rc;
977 VMCPU_SET_STATE(&pVM->aCpus[i], fStarted ? VMCPUSTATE_STARTED : VMCPUSTATE_STOPPED);
978 }
979
980 /* terminator */
981 uint32_t u32;
982 rc = SSMR3GetU32(pSSM, &u32);
983 if (RT_FAILURE(rc))
984 return rc;
985 if (u32 != ~0U)
986 {
987 AssertMsgFailed(("u32=%#x\n", u32));
988 return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
989 }
990 return VINF_SUCCESS;
991}
992
993
994/**
995 * Resolve a builtin RC symbol.
996 *
997 * Called by PDM when loading or relocating RC modules.
998 *
999 * @returns VBox status
1000 * @param pVM VM Handle.
1001 * @param pszSymbol Symbol to resolv
1002 * @param pRCPtrValue Where to store the symbol value.
1003 *
1004 * @remark This has to work before VMMR3Relocate() is called.
1005 */
1006VMMR3DECL(int) VMMR3GetImportRC(PVM pVM, const char *pszSymbol, PRTRCPTR pRCPtrValue)
1007{
1008 if (!strcmp(pszSymbol, "g_Logger"))
1009 {
1010 if (pVM->vmm.s.pRCLoggerR3)
1011 pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
1012 *pRCPtrValue = pVM->vmm.s.pRCLoggerRC;
1013 }
1014 else if (!strcmp(pszSymbol, "g_RelLogger"))
1015 {
1016#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1017 if (pVM->vmm.s.pRCRelLoggerR3)
1018 pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
1019 *pRCPtrValue = pVM->vmm.s.pRCRelLoggerRC;
1020#else
1021 *pRCPtrValue = NIL_RTRCPTR;
1022#endif
1023 }
1024 else
1025 return VERR_SYMBOL_NOT_FOUND;
1026 return VINF_SUCCESS;
1027}
1028
1029
1030/**
1031 * Suspends the CPU yielder.
1032 *
1033 * @param pVM The VM handle.
1034 */
1035VMMR3DECL(void) VMMR3YieldSuspend(PVM pVM)
1036{
1037 VMCPU_ASSERT_EMT(&pVM->aCpus[0]);
1038 if (!pVM->vmm.s.cYieldResumeMillies)
1039 {
1040 uint64_t u64Now = TMTimerGet(pVM->vmm.s.pYieldTimer);
1041 uint64_t u64Expire = TMTimerGetExpire(pVM->vmm.s.pYieldTimer);
1042 if (u64Now >= u64Expire || u64Expire == ~(uint64_t)0)
1043 pVM->vmm.s.cYieldResumeMillies = pVM->vmm.s.cYieldEveryMillies;
1044 else
1045 pVM->vmm.s.cYieldResumeMillies = TMTimerToMilli(pVM->vmm.s.pYieldTimer, u64Expire - u64Now);
1046 TMTimerStop(pVM->vmm.s.pYieldTimer);
1047 }
1048 pVM->vmm.s.u64LastYield = RTTimeNanoTS();
1049}
1050
1051
1052/**
1053 * Stops the CPU yielder.
1054 *
1055 * @param pVM The VM handle.
1056 */
1057VMMR3DECL(void) VMMR3YieldStop(PVM pVM)
1058{
1059 if (!pVM->vmm.s.cYieldResumeMillies)
1060 TMTimerStop(pVM->vmm.s.pYieldTimer);
1061 pVM->vmm.s.cYieldResumeMillies = pVM->vmm.s.cYieldEveryMillies;
1062 pVM->vmm.s.u64LastYield = RTTimeNanoTS();
1063}
1064
1065
1066/**
1067 * Resumes the CPU yielder when it has been a suspended or stopped.
1068 *
1069 * @param pVM The VM handle.
1070 */
1071VMMR3DECL(void) VMMR3YieldResume(PVM pVM)
1072{
1073 if (pVM->vmm.s.cYieldResumeMillies)
1074 {
1075 TMTimerSetMillies(pVM->vmm.s.pYieldTimer, pVM->vmm.s.cYieldResumeMillies);
1076 pVM->vmm.s.cYieldResumeMillies = 0;
1077 }
1078}
1079
1080
1081/**
1082 * Internal timer callback function.
1083 *
1084 * @param pVM The VM.
1085 * @param pTimer The timer handle.
1086 * @param pvUser User argument specified upon timer creation.
1087 */
1088static DECLCALLBACK(void) vmmR3YieldEMT(PVM pVM, PTMTIMER pTimer, void *pvUser)
1089{
1090 /*
1091 * This really needs some careful tuning. While we shouldn't be too greedy since
1092 * that'll cause the rest of the system to stop up, we shouldn't be too nice either
1093 * because that'll cause us to stop up.
1094 *
1095 * The current logic is to use the default interval when there is no lag worth
1096 * mentioning, but when we start accumulating lag we don't bother yielding at all.
1097 *
1098 * (This depends on the TMCLOCK_VIRTUAL_SYNC to be scheduled before TMCLOCK_REAL
1099 * so the lag is up to date.)
1100 */
1101 const uint64_t u64Lag = TMVirtualSyncGetLag(pVM);
1102 if ( u64Lag < 50000000 /* 50ms */
1103 || ( u64Lag < 1000000000 /* 1s */
1104 && RTTimeNanoTS() - pVM->vmm.s.u64LastYield < 500000000 /* 500 ms */)
1105 )
1106 {
1107 uint64_t u64Elapsed = RTTimeNanoTS();
1108 pVM->vmm.s.u64LastYield = u64Elapsed;
1109
1110 RTThreadYield();
1111
1112#ifdef LOG_ENABLED
1113 u64Elapsed = RTTimeNanoTS() - u64Elapsed;
1114 Log(("vmmR3YieldEMT: %RI64 ns\n", u64Elapsed));
1115#endif
1116 }
1117 TMTimerSetMillies(pTimer, pVM->vmm.s.cYieldEveryMillies);
1118}
1119
1120
1121/**
1122 * Executes guest code in the raw-mode context.
1123 *
1124 * @param pVM VM handle.
1125 * @param pVCpu The VMCPU to operate on.
1126 */
1127VMMR3DECL(int) VMMR3RawRunGC(PVM pVM, PVMCPU pVCpu)
1128{
1129 Log2(("VMMR3RawRunGC: (cs:eip=%04x:%08x)\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1130
1131 AssertReturn(pVM->cCPUs == 1, VERR_RAW_MODE_INVALID_SMP);
1132
1133 /*
1134 * Set the EIP and ESP.
1135 */
1136 CPUMSetHyperEIP(pVCpu, CPUMGetGuestEFlags(pVCpu) & X86_EFL_VM
1137 ? pVM->vmm.s.pfnCPUMRCResumeGuestV86
1138 : pVM->vmm.s.pfnCPUMRCResumeGuest);
1139 CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC);
1140
1141 /*
1142 * We hide log flushes (outer) and hypervisor interrupts (inner).
1143 */
1144 for (;;)
1145 {
1146#ifdef VBOX_STRICT
1147 if (RT_UNLIKELY(!CPUMGetHyperCR3(pVCpu) || CPUMGetHyperCR3(pVCpu) != PGMGetHyperCR3(pVCpu)))
1148 EMR3FatalError(pVCpu, VERR_VMM_HYPER_CR3_MISMATCH);
1149 PGMMapCheck(pVM);
1150#endif
1151 int rc;
1152 do
1153 {
1154#ifdef NO_SUPCALLR0VMM
1155 rc = VERR_GENERAL_FAILURE;
1156#else
1157 rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1158 if (RT_LIKELY(rc == VINF_SUCCESS))
1159 rc = pVCpu->vmm.s.iLastGZRc;
1160#endif
1161 } while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1162
1163 /*
1164 * Flush the logs.
1165 */
1166#ifdef LOG_ENABLED
1167 PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1168 if ( pLogger
1169 && pLogger->offScratch > 0)
1170 RTLogFlushRC(NULL, pLogger);
1171#endif
1172#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1173 PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1174 if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1175 RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1176#endif
1177 if (rc != VINF_VMM_CALL_HOST)
1178 {
1179 Log2(("VMMR3RawRunGC: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1180 return rc;
1181 }
1182 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1183 if (RT_FAILURE(rc))
1184 return rc;
1185 /* Resume GC */
1186 }
1187}
1188
1189
1190/**
1191 * Executes guest code (Intel VT-x and AMD-V).
1192 *
1193 * @param pVM VM handle.
1194 * @param pVCpu The VMCPU to operate on.
1195 */
1196VMMR3DECL(int) VMMR3HwAccRunGC(PVM pVM, PVMCPU pVCpu)
1197{
1198 Log2(("VMMR3HwAccRunGC: (cs:eip=%04x:%08x)\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1199
1200 for (;;)
1201 {
1202 int rc;
1203 do
1204 {
1205#ifdef NO_SUPCALLR0VMM
1206 rc = VERR_GENERAL_FAILURE;
1207#else
1208 rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_HWACC_RUN, pVCpu->idCpu);
1209 if (RT_LIKELY(rc == VINF_SUCCESS))
1210 rc = pVCpu->vmm.s.iLastGZRc;
1211#endif
1212 } while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1213
1214#ifdef LOG_ENABLED
1215 /*
1216 * Flush the log
1217 */
1218 PVMMR0LOGGER pR0LoggerR3 = pVCpu->vmm.s.pR0LoggerR3;
1219 if ( pR0LoggerR3
1220 && pR0LoggerR3->Logger.offScratch > 0)
1221 RTLogFlushToLogger(&pR0LoggerR3->Logger, NULL);
1222#endif /* !LOG_ENABLED */
1223 if (rc != VINF_VMM_CALL_HOST)
1224 {
1225 Log2(("VMMR3HwAccRunGC: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1226 return rc;
1227 }
1228 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1229 if (RT_FAILURE(rc))
1230 return rc;
1231 /* Resume R0 */
1232 }
1233}
1234
1235/**
1236 * VCPU worker for VMMSendSipi.
1237 *
1238 * @param pVM The VM to operate on.
1239 * @param idCpu Virtual CPU to perform SIPI on
1240 * @param uVector SIPI vector
1241 */
1242DECLCALLBACK(int) vmmR3SendSipi(PVM pVM, VMCPUID idCpu, uint32_t uVector)
1243{
1244 PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1245 VMCPU_ASSERT_EMT(pVCpu);
1246
1247 /** @todo what are we supposed to do if the processor is already running? */
1248 if (EMGetState(pVCpu) != EMSTATE_WAIT_SIPI)
1249 return VERR_ACCESS_DENIED;
1250
1251
1252 PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1253
1254 pCtx->cs = uVector << 8;
1255 pCtx->csHid.u64Base = uVector << 12;
1256 pCtx->csHid.u32Limit = 0x0000ffff;
1257 pCtx->rip = 0;
1258
1259 Log(("vmmR3SendSipi for VCPU %d with vector %x\n", uVector));
1260
1261# if 1 /* If we keep the EMSTATE_WAIT_SIPI method, then move this to EM.cpp. */
1262 EMSetState(pVCpu, EMSTATE_HALTED);
1263 return VINF_EM_RESCHEDULE;
1264# else /* And if we go the VMCPU::enmState way it can stay here. */
1265 VMCPU_ASSERT_STATE(pVCpu, VMCPUSTATE_STOPPED);
1266 VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED);
1267 return VINF_SUCCESS;
1268# endif
1269}
1270
1271DECLCALLBACK(int) vmmR3SendInitIpi(PVM pVM, VMCPUID idCpu)
1272{
1273 PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1274 VMCPU_ASSERT_EMT(pVCpu);
1275
1276 Log(("vmmR3SendInitIpi for VCPU %d\n", idCpu));
1277 CPUMR3ResetCpu(pVCpu);
1278 return VINF_EM_WAIT_SIPI;
1279}
1280
1281/**
1282 * Sends SIPI to the virtual CPU by setting CS:EIP into vector-dependent state
1283 * and unhalting processor
1284 *
1285 * @param pVM The VM to operate on.
1286 * @param idCpu Virtual CPU to perform SIPI on
1287 * @param uVector SIPI vector
1288 */
1289VMMR3DECL(void) VMMR3SendSipi(PVM pVM, VMCPUID idCpu, uint32_t uVector)
1290{
1291 AssertReturnVoid(idCpu < pVM->cCPUs);
1292
1293 PVMREQ pReq;
1294 int rc = VMR3ReqCallU(pVM->pUVM, idCpu, &pReq, 0, VMREQFLAGS_NO_WAIT,
1295 (PFNRT)vmmR3SendSipi, 3, pVM, idCpu, uVector);
1296 AssertRC(rc);
1297}
1298
1299/**
1300 * Sends init IPI to the virtual CPU.
1301 *
1302 * @param pVM The VM to operate on.
1303 * @param idCpu Virtual CPU to perform int IPI on
1304 */
1305VMMR3DECL(void) VMMR3SendInitIpi(PVM pVM, VMCPUID idCpu)
1306{
1307 AssertReturnVoid(idCpu < pVM->cCPUs);
1308
1309 PVMREQ pReq;
1310 int rc = VMR3ReqCallU(pVM->pUVM, idCpu, &pReq, 0, VMREQFLAGS_NO_WAIT,
1311 (PFNRT)vmmR3SendInitIpi, 2, pVM, idCpu);
1312 AssertRC(rc);
1313}
1314
1315/**
1316 * Registers the guest memory range that can be used for patching
1317 *
1318 * @returns VBox status code.
1319 * @param pVM The VM to operate on.
1320 * @param pPatchMem Patch memory range
1321 * @param cbPatchMem Size of the memory range
1322 */
1323VMMR3DECL(int) VMMR3RegisterPatchMemory(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1324{
1325 if (HWACCMIsEnabled(pVM))
1326 return HWACMMR3EnablePatching(pVM, pPatchMem, cbPatchMem);
1327
1328 return VERR_NOT_SUPPORTED;
1329}
1330
1331/**
1332 * Deregisters the guest memory range that can be used for patching
1333 *
1334 * @returns VBox status code.
1335 * @param pVM The VM to operate on.
1336 * @param pPatchMem Patch memory range
1337 * @param cbPatchMem Size of the memory range
1338 */
1339VMMR3DECL(int) VMMR3DeregisterPatchMemory(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1340{
1341 if (HWACCMIsEnabled(pVM))
1342 return HWACMMR3DisablePatching(pVM, pPatchMem, cbPatchMem);
1343
1344 return VINF_SUCCESS;
1345}
1346
1347
1348/**
1349 * VCPU worker for VMMR3SynchronizeAllVCpus.
1350 *
1351 * @param pVM The VM to operate on.
1352 * @param idCpu Virtual CPU to perform SIPI on
1353 * @param uVector SIPI vector
1354 */
1355DECLCALLBACK(int) vmmR3SyncVCpu(PVM pVM)
1356{
1357 /* Block until the job in the caller has finished. */
1358 RTCritSectEnter(&pVM->vmm.s.CritSectSync);
1359 RTCritSectLeave(&pVM->vmm.s.CritSectSync);
1360 return VINF_SUCCESS;
1361}
1362
1363
1364/**
1365 * Atomically execute a callback handler
1366 * Note: This is very expensive; avoid using it frequently!
1367 *
1368 * @param pVM The VM to operate on.
1369 * @param pfnHandler Callback handler
1370 * @param pvUser User specified parameter
1371 *
1372 * @thread EMT
1373 */
1374VMMR3DECL(int) VMMR3AtomicExecuteHandler(PVM pVM, PFNATOMICHANDLER pfnHandler, void *pvUser)
1375{
1376 int rc;
1377 PVMCPU pVCpu = VMMGetCpu(pVM);
1378 AssertReturn(pVCpu, VERR_VM_THREAD_NOT_EMT);
1379
1380 /* Shortcut for the uniprocessor case. */
1381 if (pVM->cCPUs == 1)
1382 return pfnHandler(pVM, pvUser);
1383
1384 RTCritSectEnter(&pVM->vmm.s.CritSectSync);
1385 for (VMCPUID idCpu = 0; idCpu < pVM->cCPUs; idCpu++)
1386 {
1387 if (idCpu != pVCpu->idCpu)
1388 {
1389 rc = VMR3ReqCallU(pVM->pUVM, idCpu, NULL, 0, VMREQFLAGS_NO_WAIT,
1390 (PFNRT)vmmR3SyncVCpu, 1, pVM);
1391 AssertRC(rc);
1392 }
1393 }
1394 /* Wait until all other VCPUs are waiting for us. */
1395 while (RTCritSectGetWaiters(&pVM->vmm.s.CritSectSync) != (int32_t)(pVM->cCPUs - 1))
1396 RTThreadSleep(1);
1397
1398 rc = pfnHandler(pVM, pvUser);
1399 RTCritSectLeave(&pVM->vmm.s.CritSectSync);
1400 return rc;
1401}
1402
1403
1404/**
1405 * Count returns and have the last non-caller EMT wake up the caller.
1406 *
1407 * @param pVM The VM handle.
1408 */
1409DECL_FORCE_INLINE(void) vmmR3EmtRendezvousNonCallerReturn(PVM pVM)
1410{
1411 uint32_t cReturned = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsReturned);
1412 if (cReturned == pVM->cCPUs - 1U)
1413 {
1414 int rc = RTSemEventSignal(pVM->vmm.s.hEvtRendezvousDoneCaller);
1415 AssertLogRelRC(rc);
1416 }
1417}
1418
1419
1420/**
1421 * Common worker for VMMR3EmtRendezvous and VMMR3EmtRendezvousFF.
1422 *
1423 * @param pVM The VM handle.
1424 * @param pVCpu The VMCPU structure for the calling EMT.
1425 * @param fIsCaller Whether we're the VMMR3EmtRendezvous caller or
1426 * not.
1427 * @param fFlags The flags.
1428 * @param pfnRendezvous The callback.
1429 * @param pvUser The user argument for the callback.
1430 */
1431static void vmmR3EmtRendezvousCommon(PVM pVM, PVMCPU pVCpu, bool fIsCaller,
1432 uint32_t fFlags, PFNVMMEMTRENDEZVOUS pfnRendezvous, void *pvUser)
1433{
1434 int rc;
1435
1436 /*
1437 * Enter, the last EMT triggers the next callback phase.
1438 */
1439 uint32_t cEntered = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsEntered);
1440 if (cEntered != pVM->cCPUs)
1441 {
1442 if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE)
1443 {
1444 /* Wait for our turn. */
1445 rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousEnterOneByOne, RT_INDEFINITE_WAIT);
1446 AssertLogRelRC(rc);
1447 }
1448 else if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE)
1449 {
1450 /* Wait for the last EMT to arrive and wake everyone up. */
1451 rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce, RT_INDEFINITE_WAIT);
1452 AssertLogRelRC(rc);
1453 }
1454 else
1455 {
1456 Assert((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE);
1457
1458 /*
1459 * The execute once is handled specially to optimize the code flow.
1460 *
1461 * The last EMT to arrive will perform the callback and the other
1462 * EMTs will wait on the Done/DoneCaller semaphores (instead of
1463 * the EnterOneByOne/AllAtOnce) in the meanwhile. When the callback
1464 * returns, that EMT will initiate the normal return sequence.
1465 */
1466 if (!fIsCaller)
1467 {
1468 rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousDone, RT_INDEFINITE_WAIT);
1469 AssertLogRelRC(rc);
1470
1471 vmmR3EmtRendezvousNonCallerReturn(pVM);
1472 }
1473 return;
1474 }
1475 }
1476 else
1477 {
1478 /*
1479 * All EMTs are waiting, clear the FF and take action according to the
1480 * execution method.
1481 */
1482 VM_FF_CLEAR(pVM, VM_FF_EMT_RENDEZVOUS);
1483
1484 if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE)
1485 {
1486 /* Wake up everyone. */
1487 rc = RTSemEventMultiSignal(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
1488 AssertLogRelRC(rc);
1489 }
1490 /* else: execute the handler on the current EMT and wake up one or more threads afterwards. */
1491 }
1492
1493
1494 /*
1495 * Do the callback and update the status if necessary.
1496 */
1497 rc = pfnRendezvous(pVM, pVCpu, pvUser);
1498 if (rc != VINF_SUCCESS)
1499 {
1500 int32_t i32RendezvousStatus;
1501 do
1502 {
1503 i32RendezvousStatus = ASMAtomicUoReadS32(&pVM->vmm.s.i32RendezvousStatus);
1504 if ( RT_FAILURE(i32RendezvousStatus)
1505 || ( i32RendezvousStatus != VINF_SUCCESS
1506 && RT_SUCCESS(rc)))
1507 break;
1508 } while (!ASMAtomicCmpXchgS32(&pVM->vmm.s.i32RendezvousStatus, rc, i32RendezvousStatus));
1509 }
1510
1511 /*
1512 * Increment the done counter and take action depending on whether we're
1513 * the last to finish callback execution.
1514 */
1515 uint32_t cDone = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsDone);
1516 if ( cDone != pVM->cCPUs
1517 && (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE)
1518 {
1519 /* Signal the next EMT? */
1520 if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE)
1521 {
1522 rc = RTSemEventSignal(pVM->vmm.s.hEvtRendezvousEnterOneByOne);
1523 AssertLogRelRC(rc);
1524 }
1525
1526 /* Wait for the rest to finish (the caller waits on hEvtRendezvousDoneCaller). */
1527 if (!fIsCaller)
1528 {
1529 rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousDone, RT_INDEFINITE_WAIT);
1530 AssertLogRelRC(rc);
1531 }
1532 }
1533 else
1534 {
1535 /* Callback execution is all done, tell the rest to return. */
1536 rc = RTSemEventMultiSignal(pVM->vmm.s.hEvtMulRendezvousDone);
1537 AssertLogRelRC(rc);
1538 }
1539
1540 if (!fIsCaller)
1541 vmmR3EmtRendezvousNonCallerReturn(pVM);
1542}
1543
1544
1545/**
1546 * Called in response to VM_FF_EMT_RENDEZVOUS.
1547 *
1548 * @param pVM The VM handle
1549 * @param pVCpu The handle of the calling EMT.
1550 *
1551 * @thread EMT
1552 */
1553VMMR3DECL(void) VMMR3EmtRendezvousFF(PVM pVM, PVMCPU pVCpu)
1554{
1555 vmmR3EmtRendezvousCommon(pVM, pVCpu, false /* fIsCaller */, pVM->vmm.s.fRendezvousFlags,
1556 pVM->vmm.s.pfnRendezvous, pVM->vmm.s.pvRendezvousUser);
1557}
1558
1559
1560/**
1561 * EMT rendezvous.
1562 *
1563 * Gathers all the EMTs and execute some code on each of them, either in a one
1564 * by one fashion or all at once.
1565 *
1566 * @returns VBox status code. This will be the first error or, if all succeed,
1567 * the first informational status code.
1568 * @retval VERR_VM_THREAD_NOT_EMT if the caller is not an EMT.
1569 *
1570 * @param pVM The VM handle.
1571 * @param fFlags Flags indicating execution methods. See
1572 * grp_VMMR3EmtRendezvous_fFlags.
1573 * @param pfnRendezvous The callback.
1574 * @param pvUser User argument for the callback.
1575 *
1576 * @thread EMT
1577 */
1578VMMR3DECL(int) VMMR3EmtRendezvous(PVM pVM, uint32_t fFlags, PFNVMMEMTRENDEZVOUS pfnRendezvous, void *pvUser)
1579{
1580 /*
1581 * Validate input.
1582 */
1583 PVMCPU pVCpu = VMMGetCpu(pVM);
1584 AssertReturn(pVCpu, VERR_VM_THREAD_NOT_EMT);
1585 AssertMsg( (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_INVALID
1586 && !(fFlags & ~VMMEMTRENDEZVOUS_FLAGS_VALID_MASK), ("%#x\n", fFlags));
1587
1588 int rc;
1589 if (pVM->cCPUs == 1)
1590 /*
1591 * Shortcut for the single EMT case.
1592 */
1593 rc = pfnRendezvous(pVM, pVCpu, pvUser);
1594 else
1595 {
1596 /*
1597 * Spin lock. If busy, wait for the other EMT to finish while keeping a
1598 * lookout of the RENDEZVOUS FF.
1599 */
1600 while (!ASMAtomicCmpXchgU32(&pVM->vmm.s.u32RendezvousLock, 0x77778888, 0))
1601 {
1602 if (VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS))
1603 VMMR3EmtRendezvousFF(pVM, pVCpu);
1604 }
1605 Assert(!VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS));
1606
1607 /*
1608 * Clear the slate. This is a semaphore ping-pong orgy. :-)
1609 */
1610 rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousEnterOneByOne, 0); AssertLogRelMsg(rc == VERR_TIMEOUT || rc == VINF_SUCCESS, ("%Rrc\n", rc));
1611 rc = RTSemEventMultiReset(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce); AssertLogRelRC(rc);
1612 rc = RTSemEventMultiReset(pVM->vmm.s.hEvtMulRendezvousDone); AssertLogRelRC(rc);
1613 rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousDoneCaller, 0); AssertLogRelMsg(rc == VERR_TIMEOUT || rc == VINF_SUCCESS, ("%Rrc\n", rc));
1614 ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsEntered, 0);
1615 ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsDone, 0);
1616 ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsReturned, 0);
1617 ASMAtomicWriteS32(&pVM->vmm.s.i32RendezvousStatus, VINF_SUCCESS);
1618 ASMAtomicWritePtr((void * volatile *)&pVM->vmm.s.pfnRendezvous, (void *)(uintptr_t)pfnRendezvous);
1619 ASMAtomicWritePtr(&pVM->vmm.s.pvRendezvousUser, pvUser);
1620 ASMAtomicWriteU32(&pVM->vmm.s.fRendezvousFlags, fFlags);
1621
1622 /*
1623 * Set the FF and poke the other EMTs.
1624 */
1625 VM_FF_SET(pVM, VM_FF_EMT_RENDEZVOUS);
1626 VMR3NotifyGlobalFFU(pVM->pUVM, VMNOTIFYFF_FLAGS_POKE);
1627
1628 /*
1629 * Do the same ourselves.
1630 */
1631 vmmR3EmtRendezvousCommon(pVM, pVCpu, true /* fIsCaller */, fFlags, pfnRendezvous, pvUser);
1632
1633 /*
1634 * The caller waits for the other EMTs to be done and return before doing
1635 * the cleanup. This makes away with wakeup / reset races we would otherwise
1636 * risk in the multiple release event semaphore code (hEvtRendezvousDoneCaller).
1637 */
1638 rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousDoneCaller, RT_INDEFINITE_WAIT);
1639 AssertLogRelRC(rc);
1640
1641 /*
1642 * Get the return code and clean up a little bit.
1643 */
1644 rc = pVM->vmm.s.i32RendezvousStatus;
1645 ASMAtomicWritePtr((void * volatile *)&pVM->vmm.s.pfnRendezvous, NULL);
1646
1647 ASMAtomicWriteU32(&pVM->vmm.s.u32RendezvousLock, 0);
1648 }
1649
1650 return rc;
1651}
1652
1653
1654/**
1655 * Read from the ring 0 jump buffer stack
1656 *
1657 * @returns VBox status code.
1658 *
1659 * @param pVM Pointer to the shared VM structure.
1660 * @param idCpu The ID of the source CPU context (for the address).
1661 * @param pAddress Where to start reading.
1662 * @param pvBuf Where to store the data we've read.
1663 * @param cbRead The number of bytes to read.
1664 */
1665VMMR3DECL(int) VMMR3ReadR0Stack(PVM pVM, VMCPUID idCpu, RTHCUINTPTR pAddress, void *pvBuf, size_t cbRead)
1666{
1667 PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1668 AssertReturn(pVCpu, VERR_INVALID_PARAMETER);
1669
1670 RTHCUINTPTR offset = pVCpu->vmm.s.CallRing3JmpBufR0.SpCheck - pAddress;
1671 if (offset >= pVCpu->vmm.s.CallRing3JmpBufR0.cbSavedStack)
1672 return VERR_INVALID_POINTER;
1673
1674 memcpy(pvBuf, pVCpu->vmm.s.pbEMTStackR3 + pVCpu->vmm.s.CallRing3JmpBufR0.cbSavedStack - offset, cbRead);
1675 return VINF_SUCCESS;
1676}
1677
1678
1679/**
1680 * Calls a RC function.
1681 *
1682 * @param pVM The VM handle.
1683 * @param RCPtrEntry The address of the RC function.
1684 * @param cArgs The number of arguments in the ....
1685 * @param ... Arguments to the function.
1686 */
1687VMMR3DECL(int) VMMR3CallRC(PVM pVM, RTRCPTR RCPtrEntry, unsigned cArgs, ...)
1688{
1689 va_list args;
1690 va_start(args, cArgs);
1691 int rc = VMMR3CallRCV(pVM, RCPtrEntry, cArgs, args);
1692 va_end(args);
1693 return rc;
1694}
1695
1696
1697/**
1698 * Calls a RC function.
1699 *
1700 * @param pVM The VM handle.
1701 * @param RCPtrEntry The address of the RC function.
1702 * @param cArgs The number of arguments in the ....
1703 * @param args Arguments to the function.
1704 */
1705VMMR3DECL(int) VMMR3CallRCV(PVM pVM, RTRCPTR RCPtrEntry, unsigned cArgs, va_list args)
1706{
1707 /* Raw mode implies 1 VCPU. */
1708 AssertReturn(pVM->cCPUs == 1, VERR_RAW_MODE_INVALID_SMP);
1709 PVMCPU pVCpu = &pVM->aCpus[0];
1710
1711 Log2(("VMMR3CallGCV: RCPtrEntry=%RRv cArgs=%d\n", RCPtrEntry, cArgs));
1712
1713 /*
1714 * Setup the call frame using the trampoline.
1715 */
1716 CPUMHyperSetCtxCore(pVCpu, NULL);
1717 memset(pVCpu->vmm.s.pbEMTStackR3, 0xaa, VMM_STACK_SIZE); /* Clear the stack. */
1718 CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC - cArgs * sizeof(RTGCUINTPTR32));
1719 PRTGCUINTPTR32 pFrame = (PRTGCUINTPTR32)(pVCpu->vmm.s.pbEMTStackR3 + VMM_STACK_SIZE) - cArgs;
1720 int i = cArgs;
1721 while (i-- > 0)
1722 *pFrame++ = va_arg(args, RTGCUINTPTR32);
1723
1724 CPUMPushHyper(pVCpu, cArgs * sizeof(RTGCUINTPTR32)); /* stack frame size */
1725 CPUMPushHyper(pVCpu, RCPtrEntry); /* what to call */
1726 CPUMSetHyperEIP(pVCpu, pVM->vmm.s.pfnCallTrampolineRC);
1727
1728 /*
1729 * We hide log flushes (outer) and hypervisor interrupts (inner).
1730 */
1731 for (;;)
1732 {
1733 int rc;
1734 Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
1735 do
1736 {
1737#ifdef NO_SUPCALLR0VMM
1738 rc = VERR_GENERAL_FAILURE;
1739#else
1740 rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1741 if (RT_LIKELY(rc == VINF_SUCCESS))
1742 rc = pVCpu->vmm.s.iLastGZRc;
1743#endif
1744 } while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1745
1746 /*
1747 * Flush the logs.
1748 */
1749#ifdef LOG_ENABLED
1750 PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1751 if ( pLogger
1752 && pLogger->offScratch > 0)
1753 RTLogFlushRC(NULL, pLogger);
1754#endif
1755#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1756 PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1757 if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1758 RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1759#endif
1760 if (rc == VERR_TRPM_PANIC || rc == VERR_TRPM_DONT_PANIC)
1761 VMMR3FatalDump(pVM, pVCpu, rc);
1762 if (rc != VINF_VMM_CALL_HOST)
1763 {
1764 Log2(("VMMR3CallGCV: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1765 return rc;
1766 }
1767 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1768 if (RT_FAILURE(rc))
1769 return rc;
1770 }
1771}
1772
1773
1774/**
1775 * Wrapper for SUPR3CallVMMR0Ex which will deal with VINF_VMM_CALL_HOST returns.
1776 *
1777 * @returns VBox status code.
1778 * @param pVM The VM to operate on.
1779 * @param uOperation Operation to execute.
1780 * @param u64Arg Constant argument.
1781 * @param pReqHdr Pointer to a request header. See SUPR3CallVMMR0Ex for
1782 * details.
1783 */
1784VMMR3DECL(int) VMMR3CallR0(PVM pVM, uint32_t uOperation, uint64_t u64Arg, PSUPVMMR0REQHDR pReqHdr)
1785{
1786 PVMCPU pVCpu = VMMGetCpu(pVM);
1787 AssertReturn(pVCpu, VERR_VM_THREAD_NOT_EMT);
1788
1789 /*
1790 * Call Ring-0 entry with init code.
1791 */
1792 int rc;
1793 for (;;)
1794 {
1795#ifdef NO_SUPCALLR0VMM
1796 rc = VERR_GENERAL_FAILURE;
1797#else
1798 rc = SUPR3CallVMMR0Ex(pVM->pVMR0, pVCpu->idCpu, uOperation, u64Arg, pReqHdr);
1799#endif
1800 /*
1801 * Flush the logs.
1802 */
1803#ifdef LOG_ENABLED
1804 if ( pVCpu->vmm.s.pR0LoggerR3
1805 && pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
1806 RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
1807#endif
1808 if (rc != VINF_VMM_CALL_HOST)
1809 break;
1810 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1811 if (RT_FAILURE(rc) || (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
1812 break;
1813 /* Resume R0 */
1814 }
1815
1816 AssertLogRelMsgReturn(rc == VINF_SUCCESS || VBOX_FAILURE(rc),
1817 ("uOperation=%u rc=%Rrc\n", uOperation, rc),
1818 VERR_INTERNAL_ERROR);
1819 return rc;
1820}
1821
1822
1823/**
1824 * Resumes executing hypervisor code when interrupted by a queue flush or a
1825 * debug event.
1826 *
1827 * @returns VBox status code.
1828 * @param pVM VM handle.
1829 * @param pVCpu VMCPU handle.
1830 */
1831VMMR3DECL(int) VMMR3ResumeHyper(PVM pVM, PVMCPU pVCpu)
1832{
1833 Log(("VMMR3ResumeHyper: eip=%RRv esp=%RRv\n", CPUMGetHyperEIP(pVCpu), CPUMGetHyperESP(pVCpu)));
1834 AssertReturn(pVM->cCPUs == 1, VERR_RAW_MODE_INVALID_SMP);
1835
1836 /*
1837 * We hide log flushes (outer) and hypervisor interrupts (inner).
1838 */
1839 for (;;)
1840 {
1841 int rc;
1842 Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
1843 do
1844 {
1845#ifdef NO_SUPCALLR0VMM
1846 rc = VERR_GENERAL_FAILURE;
1847#else
1848 rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1849 if (RT_LIKELY(rc == VINF_SUCCESS))
1850 rc = pVCpu->vmm.s.iLastGZRc;
1851#endif
1852 } while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1853
1854 /*
1855 * Flush the loggers,
1856 */
1857#ifdef LOG_ENABLED
1858 PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1859 if ( pLogger
1860 && pLogger->offScratch > 0)
1861 RTLogFlushRC(NULL, pLogger);
1862#endif
1863#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1864 PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1865 if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1866 RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1867#endif
1868 if (rc == VERR_TRPM_PANIC || rc == VERR_TRPM_DONT_PANIC)
1869 VMMR3FatalDump(pVM, pVCpu, rc);
1870 if (rc != VINF_VMM_CALL_HOST)
1871 {
1872 Log(("VMMR3ResumeHyper: returns %Rrc\n", rc));
1873 return rc;
1874 }
1875 rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1876 if (RT_FAILURE(rc))
1877 return rc;
1878 }
1879}
1880
1881
1882/**
1883 * Service a call to the ring-3 host code.
1884 *
1885 * @returns VBox status code.
1886 * @param pVM VM handle.
1887 * @param pVCpu VMCPU handle
1888 * @remark Careful with critsects.
1889 */
1890static int vmmR3ServiceCallRing3Request(PVM pVM, PVMCPU pVCpu)
1891{
1892 /*
1893 * We must also check for pending critsect exits or else we can deadlock
1894 * when entering other critsects here.
1895 */
1896 if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PDM_CRITSECT))
1897 PDMCritSectFF(pVCpu);
1898
1899 switch (pVCpu->vmm.s.enmCallRing3Operation)
1900 {
1901 /*
1902 * Acquire the PDM lock.
1903 */
1904 case VMMCALLRING3_PDM_LOCK:
1905 {
1906 pVCpu->vmm.s.rcCallRing3 = PDMR3LockCall(pVM);
1907 break;
1908 }
1909
1910 /*
1911 * Flush a PDM queue.
1912 */
1913 case VMMCALLRING3_PDM_QUEUE_FLUSH:
1914 {
1915 PDMR3QueueFlushWorker(pVM, NULL);
1916 pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
1917 break;
1918 }
1919
1920 /*
1921 * Grow the PGM pool.
1922 */
1923 case VMMCALLRING3_PGM_POOL_GROW:
1924 {
1925 pVCpu->vmm.s.rcCallRing3 = PGMR3PoolGrow(pVM);
1926 break;
1927 }
1928
1929 /*
1930 * Maps an page allocation chunk into ring-3 so ring-0 can use it.
1931 */
1932 case VMMCALLRING3_PGM_MAP_CHUNK:
1933 {
1934 pVCpu->vmm.s.rcCallRing3 = PGMR3PhysChunkMap(pVM, pVCpu->vmm.s.u64CallRing3Arg);
1935 break;
1936 }
1937
1938 /*
1939 * Allocates more handy pages.
1940 */
1941 case VMMCALLRING3_PGM_ALLOCATE_HANDY_PAGES:
1942 {
1943 pVCpu->vmm.s.rcCallRing3 = PGMR3PhysAllocateHandyPages(pVM);
1944 break;
1945 }
1946
1947 /*
1948 * Acquire the PGM lock.
1949 */
1950 case VMMCALLRING3_PGM_LOCK:
1951 {
1952 pVCpu->vmm.s.rcCallRing3 = PGMR3LockCall(pVM);
1953 break;
1954 }
1955
1956 /*
1957 * Acquire the MM hypervisor heap lock.
1958 */
1959 case VMMCALLRING3_MMHYPER_LOCK:
1960 {
1961 pVCpu->vmm.s.rcCallRing3 = MMR3LockCall(pVM);
1962 break;
1963 }
1964
1965 /*
1966 * Flush REM handler notifications.
1967 */
1968 case VMMCALLRING3_REM_REPLAY_HANDLER_NOTIFICATIONS:
1969 {
1970 REMR3ReplayHandlerNotifications(pVM);
1971 pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
1972 break;
1973 }
1974
1975 /*
1976 * This is a noop. We just take this route to avoid unnecessary
1977 * tests in the loops.
1978 */
1979 case VMMCALLRING3_VMM_LOGGER_FLUSH:
1980 pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
1981 LogAlways(("*FLUSH*\n"));
1982 break;
1983
1984 /*
1985 * Set the VM error message.
1986 */
1987 case VMMCALLRING3_VM_SET_ERROR:
1988 VMR3SetErrorWorker(pVM);
1989 pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
1990 break;
1991
1992 /*
1993 * Set the VM runtime error message.
1994 */
1995 case VMMCALLRING3_VM_SET_RUNTIME_ERROR:
1996 pVCpu->vmm.s.rcCallRing3 = VMR3SetRuntimeErrorWorker(pVM);
1997 break;
1998
1999 /*
2000 * Signal a ring 0 hypervisor assertion.
2001 * Cancel the longjmp operation that's in progress.
2002 */
2003 case VMMCALLRING3_VM_R0_ASSERTION:
2004 pVCpu->vmm.s.enmCallRing3Operation = VMMCALLRING3_INVALID;
2005 pVCpu->vmm.s.CallRing3JmpBufR0.fInRing3Call = false;
2006#ifdef RT_ARCH_X86
2007 pVCpu->vmm.s.CallRing3JmpBufR0.eip = 0;
2008#else
2009 pVCpu->vmm.s.CallRing3JmpBufR0.rip = 0;
2010#endif
2011 LogRel((pVM->vmm.s.szRing0AssertMsg1));
2012 LogRel((pVM->vmm.s.szRing0AssertMsg2));
2013 return VERR_VMM_RING0_ASSERTION;
2014
2015 /*
2016 * A forced switch to ring 0 for preemption purposes.
2017 */
2018 case VMMCALLRING3_VM_R0_PREEMPT:
2019 pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2020 break;
2021
2022 default:
2023 AssertMsgFailed(("enmCallRing3Operation=%d\n", pVCpu->vmm.s.enmCallRing3Operation));
2024 return VERR_INTERNAL_ERROR;
2025 }
2026
2027 pVCpu->vmm.s.enmCallRing3Operation = VMMCALLRING3_INVALID;
2028 return VINF_SUCCESS;
2029}
2030
2031
2032/**
2033 * Displays the Force action Flags.
2034 *
2035 * @param pVM The VM handle.
2036 * @param pHlp The output helpers.
2037 * @param pszArgs The additional arguments (ignored).
2038 */
2039static DECLCALLBACK(void) vmmR3InfoFF(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2040{
2041 int c;
2042 uint32_t f;
2043#define PRINT_FLAG(prf,flag) do { \
2044 if (f & (prf##flag)) \
2045 { \
2046 static const char *s_psz = #flag; \
2047 if (!(c % 6)) \
2048 pHlp->pfnPrintf(pHlp, "%s\n %s", c ? "," : "", s_psz); \
2049 else \
2050 pHlp->pfnPrintf(pHlp, ", %s", s_psz); \
2051 c++; \
2052 f &= ~(prf##flag); \
2053 } \
2054 } while (0)
2055
2056#define PRINT_GROUP(prf,grp,sfx) do { \
2057 if (f & (prf##grp##sfx)) \
2058 { \
2059 static const char *s_psz = #grp; \
2060 if (!(c % 5)) \
2061 pHlp->pfnPrintf(pHlp, "%s %s", c ? ",\n" : " Groups:\n", s_psz); \
2062 else \
2063 pHlp->pfnPrintf(pHlp, ", %s", s_psz); \
2064 c++; \
2065 } \
2066 } while (0)
2067
2068 /*
2069 * The global flags.
2070 */
2071 const uint32_t fGlobalForcedActions = pVM->fGlobalForcedActions;
2072 pHlp->pfnPrintf(pHlp, "Global FFs: %#RX32", fGlobalForcedActions);
2073
2074 /* show the flag mnemonics */
2075 c = 0;
2076 f = fGlobalForcedActions;
2077 PRINT_FLAG(VM_FF_,TM_VIRTUAL_SYNC);
2078 PRINT_FLAG(VM_FF_,PDM_QUEUES);
2079 PRINT_FLAG(VM_FF_,PDM_DMA);
2080 PRINT_FLAG(VM_FF_,DBGF);
2081 PRINT_FLAG(VM_FF_,REQUEST);
2082 PRINT_FLAG(VM_FF_,TERMINATE);
2083 PRINT_FLAG(VM_FF_,RESET);
2084 PRINT_FLAG(VM_FF_,EMT_RENDEZVOUS);
2085 PRINT_FLAG(VM_FF_,PGM_NEED_HANDY_PAGES);
2086 PRINT_FLAG(VM_FF_,PGM_NO_MEMORY);
2087 PRINT_FLAG(VM_FF_,REM_HANDLER_NOTIFY);
2088 PRINT_FLAG(VM_FF_,DEBUG_SUSPEND);
2089 if (f)
2090 pHlp->pfnPrintf(pHlp, "%s\n Unknown bits: %#RX32\n", c ? "," : "", f);
2091 else
2092 pHlp->pfnPrintf(pHlp, "\n");
2093
2094 /* the groups */
2095 c = 0;
2096 f = fGlobalForcedActions;
2097 PRINT_GROUP(VM_FF_,EXTERNAL_SUSPENDED,_MASK);
2098 PRINT_GROUP(VM_FF_,EXTERNAL_HALTED,_MASK);
2099 PRINT_GROUP(VM_FF_,HIGH_PRIORITY_PRE,_MASK);
2100 PRINT_GROUP(VM_FF_,HIGH_PRIORITY_PRE_RAW,_MASK);
2101 PRINT_GROUP(VM_FF_,HIGH_PRIORITY_POST,_MASK);
2102 PRINT_GROUP(VM_FF_,NORMAL_PRIORITY_POST,_MASK);
2103 PRINT_GROUP(VM_FF_,NORMAL_PRIORITY,_MASK);
2104 PRINT_GROUP(VM_FF_,ALL_BUT_RAW,_MASK);
2105 if (c)
2106 pHlp->pfnPrintf(pHlp, "\n");
2107
2108 /*
2109 * Per CPU flags.
2110 */
2111 for (VMCPUID i = 0; i < pVM->cCPUs; i++)
2112 {
2113 const uint32_t fLocalForcedActions = pVM->aCpus[i].fLocalForcedActions;
2114 pHlp->pfnPrintf(pHlp, "CPU %u FFs: %#RX32", i, fLocalForcedActions);
2115
2116 /* show the flag mnemonics */
2117 c = 0;
2118 f = fLocalForcedActions;
2119 PRINT_FLAG(VMCPU_FF_,INTERRUPT_APIC);
2120 PRINT_FLAG(VMCPU_FF_,INTERRUPT_PIC);
2121 PRINT_FLAG(VMCPU_FF_,TIMER);
2122 PRINT_FLAG(VMCPU_FF_,PDM_CRITSECT);
2123 PRINT_FLAG(VMCPU_FF_,PGM_SYNC_CR3);
2124 PRINT_FLAG(VMCPU_FF_,PGM_SYNC_CR3_NON_GLOBAL);
2125 PRINT_FLAG(VMCPU_FF_,TRPM_SYNC_IDT);
2126 PRINT_FLAG(VMCPU_FF_,SELM_SYNC_TSS);
2127 PRINT_FLAG(VMCPU_FF_,SELM_SYNC_GDT);
2128 PRINT_FLAG(VMCPU_FF_,SELM_SYNC_LDT);
2129 PRINT_FLAG(VMCPU_FF_,INHIBIT_INTERRUPTS);
2130 PRINT_FLAG(VMCPU_FF_,CSAM_SCAN_PAGE);
2131 PRINT_FLAG(VMCPU_FF_,CSAM_PENDING_ACTION);
2132 PRINT_FLAG(VMCPU_FF_,TO_R3);
2133 if (f)
2134 pHlp->pfnPrintf(pHlp, "%s\n Unknown bits: %#RX32\n", c ? "," : "", f);
2135 else
2136 pHlp->pfnPrintf(pHlp, "\n");
2137
2138 /* the groups */
2139 c = 0;
2140 f = fLocalForcedActions;
2141 PRINT_GROUP(VMCPU_FF_,EXTERNAL_SUSPENDED,_MASK);
2142 PRINT_GROUP(VMCPU_FF_,EXTERNAL_HALTED,_MASK);
2143 PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_PRE,_MASK);
2144 PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_PRE_RAW,_MASK);
2145 PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_POST,_MASK);
2146 PRINT_GROUP(VMCPU_FF_,NORMAL_PRIORITY_POST,_MASK);
2147 PRINT_GROUP(VMCPU_FF_,NORMAL_PRIORITY,_MASK);
2148 PRINT_GROUP(VMCPU_FF_,RESUME_GUEST,_MASK);
2149 PRINT_GROUP(VMCPU_FF_,HWACCM_TO_R3,_MASK);
2150 PRINT_GROUP(VMCPU_FF_,ALL_BUT_RAW,_MASK);
2151 if (c)
2152 pHlp->pfnPrintf(pHlp, "\n");
2153 }
2154
2155#undef PRINT_FLAG
2156#undef PRINT_GROUP
2157}
2158
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette