VMM.cpp@ 26718

Last change on this file since 26718 was 26616, checked in by vboxsync, 15 years ago
More large page work (disabled)
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 81.3 KB

Line
1	/* $Id: VMM.cpp 26616 2010-02-17 15:44:15Z vboxsync $ */
2	/** @file
3	* VMM - The Virtual Machine Monitor Core.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22	//#define NO_SUPCALLR0VMM
23
24	/** @page pg_vmm VMM - The Virtual Machine Monitor
25	*
26	* The VMM component is two things at the moment, it's a component doing a few
27	* management and routing tasks, and it's the whole virtual machine monitor
28	* thing. For hysterical reasons, it is not doing all the management that one
29	* would expect, this is instead done by @ref pg_vm. We'll address this
30	* misdesign eventually.
31	*
32	* @see grp_vmm, grp_vm
33	*
34	*
35	* @section sec_vmmstate VMM State
36	*
37	* @image html VM_Statechart_Diagram.gif
38	*
39	* To be written.
40	*
41	*
42	* @subsection subsec_vmm_init VMM Initialization
43	*
44	* To be written.
45	*
46	*
47	* @subsection subsec_vmm_term VMM Termination
48	*
49	* To be written.
50	*
51	*/
52
53	/*******************************************************************************
54	* Header Files *
55	*******************************************************************************/
56	#define LOG_GROUP LOG_GROUP_VMM
57	#include <VBox/vmm.h>
58	#include <VBox/vmapi.h>
59	#include <VBox/pgm.h>
60	#include <VBox/cfgm.h>
61	#include <VBox/pdmqueue.h>
62	#include <VBox/pdmcritsect.h>
63	#include <VBox/pdmapi.h>
64	#include <VBox/cpum.h>
65	#include <VBox/mm.h>
66	#include <VBox/iom.h>
67	#include <VBox/trpm.h>
68	#include <VBox/selm.h>
69	#include <VBox/em.h>
70	#include <VBox/sup.h>
71	#include <VBox/dbgf.h>
72	#include <VBox/csam.h>
73	#include <VBox/patm.h>
74	#include <VBox/rem.h>
75	#include <VBox/ssm.h>
76	#include <VBox/tm.h>
77	#include "VMMInternal.h"
78	#include "VMMSwitcher/VMMSwitcher.h"
79	#include <VBox/vm.h>
80
81	#include <VBox/err.h>
82	#include <VBox/param.h>
83	#include <VBox/version.h>
84	#include <VBox/x86.h>
85	#include <VBox/hwaccm.h>
86	#include <iprt/assert.h>
87	#include <iprt/alloc.h>
88	#include <iprt/asm.h>
89	#include <iprt/time.h>
90	#include <iprt/semaphore.h>
91	#include <iprt/stream.h>
92	#include <iprt/string.h>
93	#include <iprt/stdarg.h>
94	#include <iprt/ctype.h>
95
96
97
98	/*******************************************************************************
99	* Defined Constants And Macros *
100	*******************************************************************************/
101	/** The saved state version. */
102	#define VMM_SAVED_STATE_VERSION 4
103	/** The saved state version used by v3.0 and earlier. (Teleportation) */
104	#define VMM_SAVED_STATE_VERSION_3_0 3
105
106
107	/*******************************************************************************
108	* Internal Functions *
109	*******************************************************************************/
110	static int vmmR3InitStacks(PVM pVM);
111	static int vmmR3InitLoggers(PVM pVM);
112	static void vmmR3InitRegisterStats(PVM pVM);
113	static DECLCALLBACK(int) vmmR3Save(PVM pVM, PSSMHANDLE pSSM);
114	static DECLCALLBACK(int) vmmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass);
115	static DECLCALLBACK(void) vmmR3YieldEMT(PVM pVM, PTMTIMER pTimer, void *pvUser);
116	static int vmmR3ServiceCallRing3Request(PVM pVM, PVMCPU pVCpu);
117	static DECLCALLBACK(void) vmmR3InfoFF(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs);
118
119
120	/**
121	* Initializes the VMM.
122	*
123	* @returns VBox status code.
124	* @param pVM The VM to operate on.
125	*/
126	VMMR3DECL(int) VMMR3Init(PVM pVM)
127	{
128	LogFlow(("VMMR3Init\n"));
129
130	/*
131	* Assert alignment, sizes and order.
132	*/
133	AssertMsg(pVM->vmm.s.offVM == 0, ("Already initialized!\n"));
134	AssertCompile(sizeof(pVM->vmm.s) <= sizeof(pVM->vmm.padding));
135	AssertCompile(sizeof(pVM->aCpus[0].vmm.s) <= sizeof(pVM->aCpus[0].vmm.padding));
136
137	/*
138	* Init basic VM VMM members.
139	*/
140	pVM->vmm.s.offVM = RT_OFFSETOF(VM, vmm);
141	pVM->vmm.s.pahEvtRendezvousEnterOrdered = NULL;
142	pVM->vmm.s.hEvtRendezvousEnterOneByOne = NIL_RTSEMEVENT;
143	pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce = NIL_RTSEMEVENTMULTI;
144	pVM->vmm.s.hEvtMulRendezvousDone = NIL_RTSEMEVENTMULTI;
145	pVM->vmm.s.hEvtRendezvousDoneCaller = NIL_RTSEMEVENT;
146	int rc = CFGMR3QueryU32(CFGMR3GetRoot(pVM), "YieldEMTInterval", &pVM->vmm.s.cYieldEveryMillies);
147	if (rc == VERR_CFGM_VALUE_NOT_FOUND)
148	pVM->vmm.s.cYieldEveryMillies = 23; /* Value arrived at after experimenting with the grub boot prompt. */
149	//pVM->vmm.s.cYieldEveryMillies = 8; //debugging
150	else
151	AssertMsgRCReturn(rc, ("Configuration error. Failed to query \"YieldEMTInterval\", rc=%Rrc\n", rc), rc);
152
153	/*
154	* Initialize the VMM sync critical section and semaphores.
155	*/
156	rc = RTCritSectInit(&pVM->vmm.s.CritSectSync);
157	AssertRCReturn(rc, rc);
158	pVM->vmm.s.pahEvtRendezvousEnterOrdered = (PRTSEMEVENT)MMR3HeapAlloc(pVM, MM_TAG_VMM, sizeof(RTSEMEVENT) * pVM->cCpus);
159	if (!pVM->vmm.s.pahEvtRendezvousEnterOrdered)
160	return VERR_NO_MEMORY;
161	for (VMCPUID i = 0; i < pVM->cCpus; i++)
162	pVM->vmm.s.pahEvtRendezvousEnterOrdered[i] = NIL_RTSEMEVENT;
163	for (VMCPUID i = 0; i < pVM->cCpus; i++)
164	{
165	rc = RTSemEventCreate(&pVM->vmm.s.pahEvtRendezvousEnterOrdered[i]);
166	AssertRCReturn(rc, rc);
167	}
168	rc = RTSemEventCreate(&pVM->vmm.s.hEvtRendezvousEnterOneByOne);
169	AssertRCReturn(rc, rc);
170	rc = RTSemEventMultiCreate(&pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
171	AssertRCReturn(rc, rc);
172	rc = RTSemEventMultiCreate(&pVM->vmm.s.hEvtMulRendezvousDone);
173	AssertRCReturn(rc, rc);
174	rc = RTSemEventCreate(&pVM->vmm.s.hEvtRendezvousDoneCaller);
175	AssertRCReturn(rc, rc);
176
177	/* GC switchers are enabled by default. Turned off by HWACCM. */
178	pVM->vmm.s.fSwitcherDisabled = false;
179
180	/*
181	* Register the saved state data unit.
182	*/
183	rc = SSMR3RegisterInternal(pVM, "vmm", 1, VMM_SAVED_STATE_VERSION, VMM_STACK_SIZE + sizeof(RTGCPTR),
184	NULL, NULL, NULL,
185	NULL, vmmR3Save, NULL,
186	NULL, vmmR3Load, NULL);
187	if (RT_FAILURE(rc))
188	return rc;
189
190	/*
191	* Register the Ring-0 VM handle with the session for fast ioctl calls.
192	*/
193	rc = SUPR3SetVMForFastIOCtl(pVM->pVMR0);
194	if (RT_FAILURE(rc))
195	return rc;
196
197	/*
198	* Init various sub-components.
199	*/
200	rc = vmmR3SwitcherInit(pVM);
201	if (RT_SUCCESS(rc))
202	{
203	rc = vmmR3InitStacks(pVM);
204	if (RT_SUCCESS(rc))
205	{
206	rc = vmmR3InitLoggers(pVM);
207
208	#ifdef VBOX_WITH_NMI
209	/*
210	* Allocate mapping for the host APIC.
211	*/
212	if (RT_SUCCESS(rc))
213	{
214	rc = MMR3HyperReserve(pVM, PAGE_SIZE, "Host APIC", &pVM->vmm.s.GCPtrApicBase);
215	AssertRC(rc);
216	}
217	#endif
218	if (RT_SUCCESS(rc))
219	{
220	/*
221	* Debug info and statistics.
222	*/
223	DBGFR3InfoRegisterInternal(pVM, "ff", "Displays the current Forced actions Flags.", vmmR3InfoFF);
224	vmmR3InitRegisterStats(pVM);
225
226	return VINF_SUCCESS;
227	}
228	}
229	/** @todo: Need failure cleanup. */
230
231	//more todo in here?
232	//if (RT_SUCCESS(rc))
233	//{
234	//}
235	//int rc2 = vmmR3TermCoreCode(pVM);
236	//AssertRC(rc2));
237	}
238
239	return rc;
240	}
241
242
243	/**
244	* Allocate & setup the VMM RC stack(s) (for EMTs).
245	*
246	* The stacks are also used for long jumps in Ring-0.
247	*
248	* @returns VBox status code.
249	* @param pVM Pointer to the shared VM structure.
250	*
251	* @remarks The optional guard page gets it protection setup up during R3 init
252	* completion because of init order issues.
253	*/
254	static int vmmR3InitStacks(PVM pVM)
255	{
256	int rc = VINF_SUCCESS;
257	#ifdef VMM_R0_SWITCH_STACK
258	uint32_t fFlags = MMHYPER_AONR_FLAGS_KERNEL_MAPPING;
259	#else
260	uint32_t fFlags = 0;
261	#endif
262
263	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
264	{
265	PVMCPU pVCpu = &pVM->aCpus[idCpu];
266
267	#ifdef VBOX_STRICT_VMM_STACK
268	rc = MMR3HyperAllocOnceNoRelEx(pVM, PAGE_SIZE + VMM_STACK_SIZE + PAGE_SIZE,
269	#else
270	rc = MMR3HyperAllocOnceNoRelEx(pVM, VMM_STACK_SIZE,
271	#endif
272	PAGE_SIZE, MM_TAG_VMM, fFlags, (void **)&pVCpu->vmm.s.pbEMTStackR3);
273	if (RT_SUCCESS(rc))
274	{
275	#ifdef VBOX_STRICT_VMM_STACK
276	pVCpu->vmm.s.pbEMTStackR3 += PAGE_SIZE;
277	#endif
278	#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
279	/* MMHyperR3ToR0 returns R3 when not doing hardware assisted virtualization. */
280	if (!VMMIsHwVirtExtForced(pVM))
281	pVCpu->vmm.s.CallRing3JmpBufR0.pvSavedStack = NIL_RTR0PTR;
282	else
283	#endif
284	pVCpu->vmm.s.CallRing3JmpBufR0.pvSavedStack = MMHyperR3ToR0(pVM, pVCpu->vmm.s.pbEMTStackR3);
285	pVCpu->vmm.s.pbEMTStackRC = MMHyperR3ToRC(pVM, pVCpu->vmm.s.pbEMTStackR3);
286	pVCpu->vmm.s.pbEMTStackBottomRC = pVCpu->vmm.s.pbEMTStackRC + VMM_STACK_SIZE;
287	AssertRelease(pVCpu->vmm.s.pbEMTStackRC);
288
289	CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC);
290	}
291	}
292
293	return rc;
294	}
295
296
297	/**
298	* Initialize the loggers.
299	*
300	* @returns VBox status code.
301	* @param pVM Pointer to the shared VM structure.
302	*/
303	static int vmmR3InitLoggers(PVM pVM)
304	{
305	int rc;
306
307	/*
308	* Allocate RC & R0 Logger instances (they are finalized in the relocator).
309	*/
310	#ifdef LOG_ENABLED
311	PRTLOGGER pLogger = RTLogDefaultInstance();
312	if (pLogger)
313	{
314	pVM->vmm.s.cbRCLogger = RT_OFFSETOF(RTLOGGERRC, afGroups[pLogger->cGroups]);
315	rc = MMR3HyperAllocOnceNoRel(pVM, pVM->vmm.s.cbRCLogger, 0, MM_TAG_VMM, (void **)&pVM->vmm.s.pRCLoggerR3);
316	if (RT_FAILURE(rc))
317	return rc;
318	pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
319
320	# ifdef VBOX_WITH_R0_LOGGING
321	for (VMCPUID i = 0; i < pVM->cCpus; i++)
322	{
323	PVMCPU pVCpu = &pVM->aCpus[i];
324
325	rc = MMR3HyperAllocOnceNoRelEx(pVM, RT_OFFSETOF(VMMR0LOGGER, Logger.afGroups[pLogger->cGroups]),
326	0, MM_TAG_VMM, MMHYPER_AONR_FLAGS_KERNEL_MAPPING,
327	(void **)&pVCpu->vmm.s.pR0LoggerR3);
328	if (RT_FAILURE(rc))
329	return rc;
330	pVCpu->vmm.s.pR0LoggerR3->pVM = pVM->pVMR0;
331	//pVCpu->vmm.s.pR0LoggerR3->fCreated = false;
332	pVCpu->vmm.s.pR0LoggerR3->cbLogger = RT_OFFSETOF(RTLOGGER, afGroups[pLogger->cGroups]);
333	pVCpu->vmm.s.pR0LoggerR0 = MMHyperR3ToR0(pVM, pVCpu->vmm.s.pR0LoggerR3);
334	}
335	# endif
336	}
337	#endif /* LOG_ENABLED */
338
339	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
340	/*
341	* Allocate RC release logger instances (finalized in the relocator).
342	*/
343	PRTLOGGER pRelLogger = RTLogRelDefaultInstance();
344	if (pRelLogger)
345	{
346	pVM->vmm.s.cbRCRelLogger = RT_OFFSETOF(RTLOGGERRC, afGroups[pRelLogger->cGroups]);
347	rc = MMR3HyperAllocOnceNoRel(pVM, pVM->vmm.s.cbRCRelLogger, 0, MM_TAG_VMM, (void **)&pVM->vmm.s.pRCRelLoggerR3);
348	if (RT_FAILURE(rc))
349	return rc;
350	pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
351	}
352	#endif /* VBOX_WITH_RC_RELEASE_LOGGING */
353	return VINF_SUCCESS;
354	}
355
356
357	/**
358	* VMMR3Init worker that register the statistics with STAM.
359	*
360	* @param pVM The shared VM structure.
361	*/
362	static void vmmR3InitRegisterStats(PVM pVM)
363	{
364	/*
365	* Statistics.
366	*/
367	STAM_REG(pVM, &pVM->vmm.s.StatRunRC, STAMTYPE_COUNTER, "/VMM/RunRC", STAMUNIT_OCCURENCES, "Number of context switches.");
368	STAM_REG(pVM, &pVM->vmm.s.StatRZRetNormal, STAMTYPE_COUNTER, "/VMM/RZRet/Normal", STAMUNIT_OCCURENCES, "Number of VINF_SUCCESS returns.");
369	STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterrupt, STAMTYPE_COUNTER, "/VMM/RZRet/Interrupt", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT returns.");
370	STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterruptHyper, STAMTYPE_COUNTER, "/VMM/RZRet/InterruptHyper", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT_HYPER returns.");
371	STAM_REG(pVM, &pVM->vmm.s.StatRZRetGuestTrap, STAMTYPE_COUNTER, "/VMM/RZRet/GuestTrap", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_GUEST_TRAP returns.");
372	STAM_REG(pVM, &pVM->vmm.s.StatRZRetRingSwitch, STAMTYPE_COUNTER, "/VMM/RZRet/RingSwitch", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_RING_SWITCH returns.");
373	STAM_REG(pVM, &pVM->vmm.s.StatRZRetRingSwitchInt, STAMTYPE_COUNTER, "/VMM/RZRet/RingSwitchInt", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_RING_SWITCH_INT returns.");
374	STAM_REG(pVM, &pVM->vmm.s.StatRZRetStaleSelector, STAMTYPE_COUNTER, "/VMM/RZRet/StaleSelector", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_STALE_SELECTOR returns.");
375	STAM_REG(pVM, &pVM->vmm.s.StatRZRetIRETTrap, STAMTYPE_COUNTER, "/VMM/RZRet/IRETTrap", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_IRET_TRAP returns.");
376	STAM_REG(pVM, &pVM->vmm.s.StatRZRetEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/Emulate", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION returns.");
377	STAM_REG(pVM, &pVM->vmm.s.StatRZRetIOBlockEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/EmulateIOBlock", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_EMULATE_IO_BLOCK returns.");
378	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchEmulate, STAMTYPE_COUNTER, "/VMM/RZRet/PatchEmulate", STAMUNIT_OCCURENCES, "Number of VINF_PATCH_EMULATE_INSTR returns.");
379	STAM_REG(pVM, &pVM->vmm.s.StatRZRetIORead, STAMTYPE_COUNTER, "/VMM/RZRet/IORead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_IOPORT_READ returns.");
380	STAM_REG(pVM, &pVM->vmm.s.StatRZRetIOWrite, STAMTYPE_COUNTER, "/VMM/RZRet/IOWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_IOPORT_WRITE returns.");
381	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIORead, STAMTYPE_COUNTER, "/VMM/RZRet/MMIORead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_READ returns.");
382	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_WRITE returns.");
383	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOReadWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOReadWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_READ_WRITE returns.");
384	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOPatchRead, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOPatchRead", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_PATCH_READ returns.");
385	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMMIOPatchWrite, STAMTYPE_COUNTER, "/VMM/RZRet/MMIOPatchWrite", STAMUNIT_OCCURENCES, "Number of VINF_IOM_HC_MMIO_PATCH_WRITE returns.");
386	STAM_REG(pVM, &pVM->vmm.s.StatRZRetLDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/LDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_GDT_FAULT returns.");
387	STAM_REG(pVM, &pVM->vmm.s.StatRZRetGDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/GDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_LDT_FAULT returns.");
388	STAM_REG(pVM, &pVM->vmm.s.StatRZRetIDTFault, STAMTYPE_COUNTER, "/VMM/RZRet/IDTFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_IDT_FAULT returns.");
389	STAM_REG(pVM, &pVM->vmm.s.StatRZRetTSSFault, STAMTYPE_COUNTER, "/VMM/RZRet/TSSFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_TSS_FAULT returns.");
390	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPDFault, STAMTYPE_COUNTER, "/VMM/RZRet/PDFault", STAMUNIT_OCCURENCES, "Number of VINF_EM_EXECUTE_INSTRUCTION_PD_FAULT returns.");
391	STAM_REG(pVM, &pVM->vmm.s.StatRZRetCSAMTask, STAMTYPE_COUNTER, "/VMM/RZRet/CSAMTask", STAMUNIT_OCCURENCES, "Number of VINF_CSAM_PENDING_ACTION returns.");
392	STAM_REG(pVM, &pVM->vmm.s.StatRZRetSyncCR3, STAMTYPE_COUNTER, "/VMM/RZRet/SyncCR", STAMUNIT_OCCURENCES, "Number of VINF_PGM_SYNC_CR3 returns.");
393	STAM_REG(pVM, &pVM->vmm.s.StatRZRetMisc, STAMTYPE_COUNTER, "/VMM/RZRet/Misc", STAMUNIT_OCCURENCES, "Number of misc returns.");
394	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchInt3, STAMTYPE_COUNTER, "/VMM/RZRet/PatchInt3", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_INT3 returns.");
395	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchPF, STAMTYPE_COUNTER, "/VMM/RZRet/PatchPF", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_TRAP_PF returns.");
396	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchGP, STAMTYPE_COUNTER, "/VMM/RZRet/PatchGP", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PATCH_TRAP_GP returns.");
397	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchIretIRQ, STAMTYPE_COUNTER, "/VMM/RZRet/PatchIret", STAMUNIT_OCCURENCES, "Number of VINF_PATM_PENDING_IRQ_AFTER_IRET returns.");
398	STAM_REG(pVM, &pVM->vmm.s.StatRZRetRescheduleREM, STAMTYPE_COUNTER, "/VMM/RZRet/ScheduleREM", STAMUNIT_OCCURENCES, "Number of VINF_EM_RESCHEDULE_REM returns.");
399	STAM_REG(pVM, &pVM->vmm.s.StatRZRetToR3, STAMTYPE_COUNTER, "/VMM/RZRet/ToR3", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_TO_R3 returns.");
400	STAM_REG(pVM, &pVM->vmm.s.StatRZRetTimerPending, STAMTYPE_COUNTER, "/VMM/RZRet/TimerPending", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_TIMER_PENDING returns.");
401	STAM_REG(pVM, &pVM->vmm.s.StatRZRetInterruptPending, STAMTYPE_COUNTER, "/VMM/RZRet/InterruptPending", STAMUNIT_OCCURENCES, "Number of VINF_EM_RAW_INTERRUPT_PENDING returns.");
402	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPATMDuplicateFn, STAMTYPE_COUNTER, "/VMM/RZRet/PATMDuplicateFn", STAMUNIT_OCCURENCES, "Number of VINF_PATM_DUPLICATE_FUNCTION returns.");
403	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPGMChangeMode, STAMTYPE_COUNTER, "/VMM/RZRet/PGMChangeMode", STAMUNIT_OCCURENCES, "Number of VINF_PGM_CHANGE_MODE returns.");
404	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPGMFlushPending, STAMTYPE_COUNTER, "/VMM/RZRet/PGMFlushPending", STAMUNIT_OCCURENCES, "Number of VINF_PGM_POOL_FLUSH_PENDING returns.");
405	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPendingRequest, STAMTYPE_COUNTER, "/VMM/RZRet/PendingRequest", STAMUNIT_OCCURENCES, "Number of VINF_EM_PENDING_REQUEST returns.");
406	STAM_REG(pVM, &pVM->vmm.s.StatRZRetPatchTPR, STAMTYPE_COUNTER, "/VMM/RZRet/PatchTPR", STAMUNIT_OCCURENCES, "Number of VINF_EM_HWACCM_PATCH_TPR_INSTR returns.");
407	STAM_REG(pVM, &pVM->vmm.s.StatRZRetCallRing3, STAMTYPE_COUNTER, "/VMM/RZCallR3/Misc", STAMUNIT_OCCURENCES, "Number of Other ring-3 calls.");
408	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPDMLock, STAMTYPE_COUNTER, "/VMM/RZCallR3/PDMLock", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PDM_LOCK calls.");
409	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPDMQueueFlush, STAMTYPE_COUNTER, "/VMM/RZCallR3/PDMQueueFlush", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PDM_QUEUE_FLUSH calls.");
410	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMLock, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMLock", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_LOCK calls.");
411	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMPoolGrow, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMPoolGrow", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_POOL_GROW calls.");
412	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMMapChunk, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMMapChunk", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_MAP_CHUNK calls.");
413	STAM_REG(pVM, &pVM->vmm.s.StatRZCallPGMAllocHandy, STAMTYPE_COUNTER, "/VMM/RZCallR3/PGMAllocHandy", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_PGM_ALLOCATE_HANDY_PAGES calls.");
414	STAM_REG(pVM, &pVM->vmm.s.StatRZCallRemReplay, STAMTYPE_COUNTER, "/VMM/RZCallR3/REMReplay", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_REM_REPLAY_HANDLER_NOTIFICATIONS calls.");
415	STAM_REG(pVM, &pVM->vmm.s.StatRZCallLogFlush, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMMLogFlush", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VMM_LOGGER_FLUSH calls.");
416	STAM_REG(pVM, &pVM->vmm.s.StatRZCallVMSetError, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMSetError", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VM_SET_ERROR calls.");
417	STAM_REG(pVM, &pVM->vmm.s.StatRZCallVMSetRuntimeError, STAMTYPE_COUNTER, "/VMM/RZCallR3/VMRuntimeError", STAMUNIT_OCCURENCES, "Number of VMMCALLRING3_VM_SET_RUNTIME_ERROR calls.");
418
419	#ifdef VBOX_WITH_STATISTICS
420	for (VMCPUID i = 0; i < pVM->cCpus; i++)
421	{
422	STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cbUsedMax, STAMTYPE_U32_RESET, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Max amount of stack used.", "/VMM/Stack/CPU%u/Max", i);
423	STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cbUsedAvg, STAMTYPE_U32, STAMVISIBILITY_ALWAYS, STAMUNIT_BYTES, "Average stack usage.", "/VMM/Stack/CPU%u/Avg", i);
424	STAMR3RegisterF(pVM, &pVM->aCpus[i].vmm.s.CallRing3JmpBufR0.cUsedTotal, STAMTYPE_U64, STAMVISIBILITY_ALWAYS, STAMUNIT_OCCURENCES, "Number of stack usages.", "/VMM/Stack/CPU%u/Uses", i);
425	}
426	#endif
427	}
428
429
430	/**
431	* Initializes the per-VCPU VMM.
432	*
433	* @returns VBox status code.
434	* @param pVM The VM to operate on.
435	*/
436	VMMR3DECL(int) VMMR3InitCPU(PVM pVM)
437	{
438	LogFlow(("VMMR3InitCPU\n"));
439	return VINF_SUCCESS;
440	}
441
442
443	/**
444	* Ring-3 init finalizing.
445	*
446	* @returns VBox status code.
447	* @param pVM The VM handle.
448	*/
449	VMMR3DECL(int) VMMR3InitFinalize(PVM pVM)
450	{
451	int rc;
452
453	/*
454	* Set page attributes to r/w for stack pages.
455	*/
456	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
457	{
458	rc = PGMMapSetPage(pVM, pVM->aCpus[idCpu].vmm.s.pbEMTStackRC, VMM_STACK_SIZE,
459	X86_PTE_P \| X86_PTE_A \| X86_PTE_D \| X86_PTE_RW);
460	AssertRCReturn(rc, rc);
461	}
462
463	/*
464	* Create the EMT yield timer.
465	*/
466	rc = TMR3TimerCreateInternal(pVM, TMCLOCK_REAL, vmmR3YieldEMT, NULL, "EMT Yielder", &pVM->vmm.s.pYieldTimer);
467	AssertRCReturn(rc, rc);
468
469	rc = TMTimerSetMillies(pVM->vmm.s.pYieldTimer, pVM->vmm.s.cYieldEveryMillies);
470	AssertRCReturn(rc, rc);
471
472	#ifdef VBOX_WITH_NMI
473	/*
474	* Map the host APIC into GC - This is AMD/Intel + Host OS specific!
475	*/
476	rc = PGMMap(pVM, pVM->vmm.s.GCPtrApicBase, 0xfee00000, PAGE_SIZE,
477	X86_PTE_P \| X86_PTE_RW \| X86_PTE_PWT \| X86_PTE_PCD \| X86_PTE_A \| X86_PTE_D);
478	AssertRCReturn(rc, rc);
479	#endif
480
481	#ifdef VBOX_STRICT_VMM_STACK
482	/*
483	* Setup the stack guard pages: Two inaccessible pages at each sides of the
484	* stack to catch over/under-flows.
485	*/
486	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
487	{
488	uint8_t *pbEMTStackR3 = pVM->aCpus[idCpu].vmm.s.pbEMTStackR3;
489
490	memset(pbEMTStackR3 - PAGE_SIZE, 0xcc, PAGE_SIZE);
491	MMR3HyperSetGuard(pVM, pbEMTStackR3 - PAGE_SIZE, PAGE_SIZE, true /fSet/);
492
493	memset(pbEMTStackR3 + VMM_STACK_SIZE, 0xcc, PAGE_SIZE);
494	MMR3HyperSetGuard(pVM, pbEMTStackR3 + VMM_STACK_SIZE, PAGE_SIZE, true /fSet/);
495	}
496	pVM->vmm.s.fStackGuardsStationed = true;
497	#endif
498
499	return VINF_SUCCESS;
500	}
501
502
503	/**
504	* Initializes the R0 VMM.
505	*
506	* @returns VBox status code.
507	* @param pVM The VM to operate on.
508	*/
509	VMMR3DECL(int) VMMR3InitR0(PVM pVM)
510	{
511	int rc;
512	PVMCPU pVCpu = VMMGetCpu(pVM);
513	Assert(pVCpu && pVCpu->idCpu == 0);
514
515	#ifdef LOG_ENABLED
516	/*
517	* Initialize the ring-0 logger if we haven't done so yet.
518	*/
519	if ( pVCpu->vmm.s.pR0LoggerR3
520	&& !pVCpu->vmm.s.pR0LoggerR3->fCreated)
521	{
522	rc = VMMR3UpdateLoggers(pVM);
523	if (RT_FAILURE(rc))
524	return rc;
525	}
526	#endif
527
528	/*
529	* Call Ring-0 entry with init code.
530	*/
531	for (;;)
532	{
533	#ifdef NO_SUPCALLR0VMM
534	//rc = VERR_GENERAL_FAILURE;
535	rc = VINF_SUCCESS;
536	#else
537	rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /idCpu/, VMMR0_DO_VMMR0_INIT, VMMGetSvnRev(), NULL);
538	#endif
539	/*
540	* Flush the logs.
541	*/
542	#ifdef LOG_ENABLED
543	if ( pVCpu->vmm.s.pR0LoggerR3
544	&& pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
545	RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
546	#endif
547	if (rc != VINF_VMM_CALL_HOST)
548	break;
549	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
550	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
551	break;
552	/* Resume R0 */
553	}
554
555	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
556	{
557	LogRel(("R0 init failed, rc=%Rra\n", rc));
558	if (RT_SUCCESS(rc))
559	rc = VERR_INTERNAL_ERROR;
560	}
561	return rc;
562	}
563
564
565	/**
566	* Initializes the RC VMM.
567	*
568	* @returns VBox status code.
569	* @param pVM The VM to operate on.
570	*/
571	VMMR3DECL(int) VMMR3InitRC(PVM pVM)
572	{
573	PVMCPU pVCpu = VMMGetCpu(pVM);
574	Assert(pVCpu && pVCpu->idCpu == 0);
575
576	/* In VMX mode, there's no need to init RC. */
577	if (pVM->vmm.s.fSwitcherDisabled)
578	return VINF_SUCCESS;
579
580	AssertReturn(pVM->cCpus == 1, VERR_RAW_MODE_INVALID_SMP);
581
582	/*
583	* Call VMMGCInit():
584	* -# resolve the address.
585	* -# setup stackframe and EIP to use the trampoline.
586	* -# do a generic hypervisor call.
587	*/
588	RTRCPTR RCPtrEP;
589	int rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "VMMGCEntry", &RCPtrEP);
590	if (RT_SUCCESS(rc))
591	{
592	CPUMHyperSetCtxCore(pVCpu, NULL);
593	CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC); /* Clear the stack. */
594	uint64_t u64TS = RTTimeProgramStartNanoTS();
595	CPUMPushHyper(pVCpu, (uint32_t)(u64TS >> 32)); /* Param 3: The program startup TS - Hi. */
596	CPUMPushHyper(pVCpu, (uint32_t)u64TS); /* Param 3: The program startup TS - Lo. */
597	CPUMPushHyper(pVCpu, VMMGetSvnRev()); /* Param 2: Version argument. */
598	CPUMPushHyper(pVCpu, VMMGC_DO_VMMGC_INIT); /* Param 1: Operation. */
599	CPUMPushHyper(pVCpu, pVM->pVMRC); /* Param 0: pVM */
600	CPUMPushHyper(pVCpu, 5 * sizeof(RTRCPTR)); /* trampoline param: stacksize. */
601	CPUMPushHyper(pVCpu, RCPtrEP); /* Call EIP. */
602	CPUMSetHyperEIP(pVCpu, pVM->vmm.s.pfnCallTrampolineRC);
603	Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
604
605	for (;;)
606	{
607	#ifdef NO_SUPCALLR0VMM
608	//rc = VERR_GENERAL_FAILURE;
609	rc = VINF_SUCCESS;
610	#else
611	rc = SUPR3CallVMMR0(pVM->pVMR0, 0 /* VCPU 0 */, VMMR0_DO_CALL_HYPERVISOR, NULL);
612	#endif
613	#ifdef LOG_ENABLED
614	PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
615	if ( pLogger
616	&& pLogger->offScratch > 0)
617	RTLogFlushRC(NULL, pLogger);
618	#endif
619	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
620	PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
621	if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
622	RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
623	#endif
624	if (rc != VINF_VMM_CALL_HOST)
625	break;
626	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
627	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
628	break;
629	}
630
631	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
632	{
633	VMMR3FatalDump(pVM, pVCpu, rc);
634	if (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST)
635	rc = VERR_INTERNAL_ERROR;
636	}
637	AssertRC(rc);
638	}
639	return rc;
640	}
641
642
643	/**
644	* Terminate the VMM bits.
645	*
646	* @returns VINF_SUCCESS.
647	* @param pVM The VM handle.
648	*/
649	VMMR3DECL(int) VMMR3Term(PVM pVM)
650	{
651	PVMCPU pVCpu = VMMGetCpu(pVM);
652	Assert(pVCpu && pVCpu->idCpu == 0);
653
654	/*
655	* Call Ring-0 entry with termination code.
656	*/
657	int rc;
658	for (;;)
659	{
660	#ifdef NO_SUPCALLR0VMM
661	//rc = VERR_GENERAL_FAILURE;
662	rc = VINF_SUCCESS;
663	#else
664	rc = SUPR3CallVMMR0Ex(pVM->pVMR0, 0 /idCpu/, VMMR0_DO_VMMR0_TERM, 0, NULL);
665	#endif
666	/*
667	* Flush the logs.
668	*/
669	#ifdef LOG_ENABLED
670	if ( pVCpu->vmm.s.pR0LoggerR3
671	&& pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
672	RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
673	#endif
674	if (rc != VINF_VMM_CALL_HOST)
675	break;
676	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
677	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
678	break;
679	/* Resume R0 */
680	}
681	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
682	{
683	LogRel(("VMMR3Term: R0 term failed, rc=%Rra. (warning)\n", rc));
684	if (RT_SUCCESS(rc))
685	rc = VERR_INTERNAL_ERROR;
686	}
687
688	RTCritSectDelete(&pVM->vmm.s.CritSectSync);
689	for (VMCPUID i = 0; i < pVM->cCpus; i++)
690	{
691	RTSemEventDestroy(pVM->vmm.s.pahEvtRendezvousEnterOrdered[i]);
692	pVM->vmm.s.pahEvtRendezvousEnterOrdered[i] = NIL_RTSEMEVENT;
693	}
694	RTSemEventDestroy(pVM->vmm.s.hEvtRendezvousEnterOneByOne);
695	pVM->vmm.s.hEvtRendezvousEnterOneByOne = NIL_RTSEMEVENT;
696	RTSemEventMultiDestroy(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
697	pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce = NIL_RTSEMEVENTMULTI;
698	RTSemEventMultiDestroy(pVM->vmm.s.hEvtMulRendezvousDone);
699	pVM->vmm.s.hEvtMulRendezvousDone = NIL_RTSEMEVENTMULTI;
700	RTSemEventDestroy(pVM->vmm.s.hEvtRendezvousDoneCaller);
701	pVM->vmm.s.hEvtRendezvousDoneCaller = NIL_RTSEMEVENT;
702
703	#ifdef VBOX_STRICT_VMM_STACK
704	/*
705	* Make the two stack guard pages present again.
706	*/
707	if (pVM->vmm.s.fStackGuardsStationed)
708	{
709	for (VMCPUID i = 0; i < pVM->cCpus; i++)
710	{
711	uint8_t *pbEMTStackR3 = pVM->aCpus[i].vmm.s.pbEMTStackR3;
712	MMR3HyperSetGuard(pVM, pbEMTStackR3 - PAGE_SIZE, PAGE_SIZE, false /fSet/);
713	MMR3HyperSetGuard(pVM, pbEMTStackR3 + VMM_STACK_SIZE, PAGE_SIZE, false /fSet/);
714	}
715	pVM->vmm.s.fStackGuardsStationed = false;
716	}
717	#endif
718	return rc;
719	}
720
721
722	/**
723	* Terminates the per-VCPU VMM.
724	*
725	* Termination means cleaning up and freeing all resources,
726	* the VM it self is at this point powered off or suspended.
727	*
728	* @returns VBox status code.
729	* @param pVM The VM to operate on.
730	*/
731	VMMR3DECL(int) VMMR3TermCPU(PVM pVM)
732	{
733	return VINF_SUCCESS;
734	}
735
736
737	/**
738	* Applies relocations to data and code managed by this
739	* component. This function will be called at init and
740	* whenever the VMM need to relocate it self inside the GC.
741	*
742	* The VMM will need to apply relocations to the core code.
743	*
744	* @param pVM The VM handle.
745	* @param offDelta The relocation delta.
746	*/
747	VMMR3DECL(void) VMMR3Relocate(PVM pVM, RTGCINTPTR offDelta)
748	{
749	LogFlow(("VMMR3Relocate: offDelta=%RGv\n", offDelta));
750
751	/*
752	* Recalc the RC address.
753	*/
754	#ifdef VBOX_WITH_RAW_MODE
755	pVM->vmm.s.pvCoreCodeRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pvCoreCodeR3);
756	#endif
757
758	/*
759	* The stack.
760	*/
761	for (VMCPUID i = 0; i < pVM->cCpus; i++)
762	{
763	PVMCPU pVCpu = &pVM->aCpus[i];
764
765	CPUMSetHyperESP(pVCpu, CPUMGetHyperESP(pVCpu) + offDelta);
766
767	pVCpu->vmm.s.pbEMTStackRC = MMHyperR3ToRC(pVM, pVCpu->vmm.s.pbEMTStackR3);
768	pVCpu->vmm.s.pbEMTStackBottomRC = pVCpu->vmm.s.pbEMTStackRC + VMM_STACK_SIZE;
769	}
770
771	/*
772	* All the switchers.
773	*/
774	vmmR3SwitcherRelocate(pVM, offDelta);
775
776	/*
777	* Get other RC entry points.
778	*/
779	int rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "CPUMGCResumeGuest", &pVM->vmm.s.pfnCPUMRCResumeGuest);
780	AssertReleaseMsgRC(rc, ("CPUMGCResumeGuest not found! rc=%Rra\n", rc));
781
782	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "CPUMGCResumeGuestV86", &pVM->vmm.s.pfnCPUMRCResumeGuestV86);
783	AssertReleaseMsgRC(rc, ("CPUMGCResumeGuestV86 not found! rc=%Rra\n", rc));
784
785	/*
786	* Update the logger.
787	*/
788	VMMR3UpdateLoggers(pVM);
789	}
790
791
792	/**
793	* Updates the settings for the RC and R0 loggers.
794	*
795	* @returns VBox status code.
796	* @param pVM The VM handle.
797	*/
798	VMMR3DECL(int) VMMR3UpdateLoggers(PVM pVM)
799	{
800	/*
801	* Simply clone the logger instance (for RC).
802	*/
803	int rc = VINF_SUCCESS;
804	RTRCPTR RCPtrLoggerFlush = 0;
805
806	if (pVM->vmm.s.pRCLoggerR3
807	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
808	\|\| pVM->vmm.s.pRCRelLoggerR3
809	#endif
810	)
811	{
812	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCLoggerFlush", &RCPtrLoggerFlush);
813	AssertReleaseMsgRC(rc, ("vmmGCLoggerFlush not found! rc=%Rra\n", rc));
814	}
815
816	if (pVM->vmm.s.pRCLoggerR3)
817	{
818	RTRCPTR RCPtrLoggerWrapper = 0;
819	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCLoggerWrapper", &RCPtrLoggerWrapper);
820	AssertReleaseMsgRC(rc, ("vmmGCLoggerWrapper not found! rc=%Rra\n", rc));
821
822	pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
823	rc = RTLogCloneRC(NULL /* default */, pVM->vmm.s.pRCLoggerR3, pVM->vmm.s.cbRCLogger,
824	RCPtrLoggerWrapper, RCPtrLoggerFlush, RTLOGFLAGS_BUFFERED);
825	AssertReleaseMsgRC(rc, ("RTLogCloneRC failed! rc=%Rra\n", rc));
826	}
827
828	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
829	if (pVM->vmm.s.pRCRelLoggerR3)
830	{
831	RTRCPTR RCPtrLoggerWrapper = 0;
832	rc = PDMR3LdrGetSymbolRC(pVM, VMMGC_MAIN_MODULE_NAME, "vmmGCRelLoggerWrapper", &RCPtrLoggerWrapper);
833	AssertReleaseMsgRC(rc, ("vmmGCRelLoggerWrapper not found! rc=%Rra\n", rc));
834
835	pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
836	rc = RTLogCloneRC(RTLogRelDefaultInstance(), pVM->vmm.s.pRCRelLoggerR3, pVM->vmm.s.cbRCRelLogger,
837	RCPtrLoggerWrapper, RCPtrLoggerFlush, RTLOGFLAGS_BUFFERED);
838	AssertReleaseMsgRC(rc, ("RTLogCloneRC failed! rc=%Rra\n", rc));
839	}
840	#endif /* VBOX_WITH_RC_RELEASE_LOGGING */
841
842	#ifdef LOG_ENABLED
843	/*
844	* For the ring-0 EMT logger, we use a per-thread logger instance
845	* in ring-0. Only initialize it once.
846	*/
847	for (VMCPUID i = 0; i < pVM->cCpus; i++)
848	{
849	PVMCPU pVCpu = &pVM->aCpus[i];
850	PVMMR0LOGGER pR0LoggerR3 = pVCpu->vmm.s.pR0LoggerR3;
851	if (pR0LoggerR3)
852	{
853	if (!pR0LoggerR3->fCreated)
854	{
855	RTR0PTR pfnLoggerWrapper = NIL_RTR0PTR;
856	rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerWrapper", &pfnLoggerWrapper);
857	AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerWrapper not found! rc=%Rra\n", rc), rc);
858
859	RTR0PTR pfnLoggerFlush = NIL_RTR0PTR;
860	rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerFlush", &pfnLoggerFlush);
861	AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerFlush not found! rc=%Rra\n", rc), rc);
862
863	rc = RTLogCreateForR0(&pR0LoggerR3->Logger, pR0LoggerR3->cbLogger,
864	(PFNRTLOGGER )&pfnLoggerWrapper, (PFNRTLOGFLUSH )&pfnLoggerFlush,
865	RTLOGFLAGS_BUFFERED, RTLOGDEST_DUMMY);
866	AssertReleaseMsgRCReturn(rc, ("RTLogCreateForR0 failed! rc=%Rra\n", rc), rc);
867
868	RTR0PTR pfnLoggerPrefix = NIL_RTR0PTR;
869	rc = PDMR3LdrGetSymbolR0(pVM, VMMR0_MAIN_MODULE_NAME, "vmmR0LoggerPrefix", &pfnLoggerPrefix);
870	AssertReleaseMsgRCReturn(rc, ("vmmR0LoggerPrefix not found! rc=%Rra\n", rc), rc);
871	rc = RTLogSetCustomPrefixCallback(&pR0LoggerR3->Logger, (PFNRTLOGPREFIX )&pfnLoggerPrefix, NULL);
872	AssertReleaseMsgRCReturn(rc, ("RTLogSetCustomPrefixCallback failed! rc=%Rra\n", rc), rc);
873
874	pR0LoggerR3->idCpu = i;
875	pR0LoggerR3->fCreated = true;
876	pR0LoggerR3->fFlushingDisabled = false;
877
878	}
879
880	rc = RTLogCopyGroupsAndFlags(&pR0LoggerR3->Logger, NULL /* default */, pVM->vmm.s.pRCLoggerR3->fFlags, RTLOGFLAGS_BUFFERED);
881	AssertRC(rc);
882	}
883	}
884	#endif
885	return rc;
886	}
887
888
889	/**
890	* Gets the pointer to a buffer containing the R0/RC RTAssertMsg1Weak output.
891	*
892	* @returns Pointer to the buffer.
893	* @param pVM The VM handle.
894	*/
895	VMMR3DECL(const char *) VMMR3GetRZAssertMsg1(PVM pVM)
896	{
897	if (HWACCMIsEnabled(pVM))
898	return pVM->vmm.s.szRing0AssertMsg1;
899
900	RTRCPTR RCPtr;
901	int rc = PDMR3LdrGetSymbolRC(pVM, NULL, "g_szRTAssertMsg1", &RCPtr);
902	if (RT_SUCCESS(rc))
903	return (const char *)MMHyperRCToR3(pVM, RCPtr);
904
905	return NULL;
906	}
907
908
909	/**
910	* Gets the pointer to a buffer containing the R0/RC RTAssertMsg2Weak output.
911	*
912	* @returns Pointer to the buffer.
913	* @param pVM The VM handle.
914	*/
915	VMMR3DECL(const char *) VMMR3GetRZAssertMsg2(PVM pVM)
916	{
917	if (HWACCMIsEnabled(pVM))
918	return pVM->vmm.s.szRing0AssertMsg2;
919
920	RTRCPTR RCPtr;
921	int rc = PDMR3LdrGetSymbolRC(pVM, NULL, "g_szRTAssertMsg2", &RCPtr);
922	if (RT_SUCCESS(rc))
923	return (const char *)MMHyperRCToR3(pVM, RCPtr);
924
925	return NULL;
926	}
927
928
929	/**
930	* Execute state save operation.
931	*
932	* @returns VBox status code.
933	* @param pVM VM Handle.
934	* @param pSSM SSM operation handle.
935	*/
936	static DECLCALLBACK(int) vmmR3Save(PVM pVM, PSSMHANDLE pSSM)
937	{
938	LogFlow(("vmmR3Save:\n"));
939
940	/*
941	* Save the started/stopped state of all CPUs except 0 as it will always
942	* be running. This avoids breaking the saved state version. :-)
943	*/
944	for (VMCPUID i = 1; i < pVM->cCpus; i++)
945	SSMR3PutBool(pSSM, VMCPUSTATE_IS_STARTED(VMCPU_GET_STATE(&pVM->aCpus[i])));
946
947	return SSMR3PutU32(pSSM, UINT32_MAX); /* terminator */
948	}
949
950
951	/**
952	* Execute state load operation.
953	*
954	* @returns VBox status code.
955	* @param pVM VM Handle.
956	* @param pSSM SSM operation handle.
957	* @param uVersion Data layout version.
958	* @param uPass The data pass.
959	*/
960	static DECLCALLBACK(int) vmmR3Load(PVM pVM, PSSMHANDLE pSSM, uint32_t uVersion, uint32_t uPass)
961	{
962	LogFlow(("vmmR3Load:\n"));
963	Assert(uPass == SSM_PASS_FINAL); NOREF(uPass);
964
965	/*
966	* Validate version.
967	*/
968	if ( uVersion != VMM_SAVED_STATE_VERSION
969	&& uVersion != VMM_SAVED_STATE_VERSION_3_0)
970	{
971	AssertMsgFailed(("vmmR3Load: Invalid version uVersion=%u!\n", uVersion));
972	return VERR_SSM_UNSUPPORTED_DATA_UNIT_VERSION;
973	}
974
975	if (uVersion <= VMM_SAVED_STATE_VERSION_3_0)
976	{
977	/* Ignore the stack bottom, stack pointer and stack bits. */
978	RTRCPTR RCPtrIgnored;
979	SSMR3GetRCPtr(pSSM, &RCPtrIgnored);
980	SSMR3GetRCPtr(pSSM, &RCPtrIgnored);
981	#ifdef RT_OS_DARWIN
982	if ( SSMR3HandleVersion(pSSM) >= VBOX_FULL_VERSION_MAKE(3,0,0)
983	&& SSMR3HandleVersion(pSSM) < VBOX_FULL_VERSION_MAKE(3,1,0)
984	&& SSMR3HandleRevision(pSSM) >= 48858
985	&& ( !strcmp(SSMR3HandleHostOSAndArch(pSSM), "darwin.x86")
986	\|\| !strcmp(SSMR3HandleHostOSAndArch(pSSM), "") )
987	)
988	SSMR3Skip(pSSM, 16384);
989	else
990	SSMR3Skip(pSSM, 8192);
991	#else
992	SSMR3Skip(pSSM, 8192);
993	#endif
994	}
995
996	/*
997	* Restore the VMCPU states. VCPU 0 is always started.
998	*/
999	VMCPU_SET_STATE(&pVM->aCpus[0], VMCPUSTATE_STARTED);
1000	for (VMCPUID i = 1; i < pVM->cCpus; i++)
1001	{
1002	bool fStarted;
1003	int rc = SSMR3GetBool(pSSM, &fStarted);
1004	if (RT_FAILURE(rc))
1005	return rc;
1006	VMCPU_SET_STATE(&pVM->aCpus[i], fStarted ? VMCPUSTATE_STARTED : VMCPUSTATE_STOPPED);
1007	}
1008
1009	/* terminator */
1010	uint32_t u32;
1011	int rc = SSMR3GetU32(pSSM, &u32);
1012	if (RT_FAILURE(rc))
1013	return rc;
1014	if (u32 != UINT32_MAX)
1015	{
1016	AssertMsgFailed(("u32=%#x\n", u32));
1017	return VERR_SSM_DATA_UNIT_FORMAT_CHANGED;
1018	}
1019	return VINF_SUCCESS;
1020	}
1021
1022
1023	/**
1024	* Resolve a builtin RC symbol.
1025	*
1026	* Called by PDM when loading or relocating RC modules.
1027	*
1028	* @returns VBox status
1029	* @param pVM VM Handle.
1030	* @param pszSymbol Symbol to resolv
1031	* @param pRCPtrValue Where to store the symbol value.
1032	*
1033	* @remark This has to work before VMMR3Relocate() is called.
1034	*/
1035	VMMR3DECL(int) VMMR3GetImportRC(PVM pVM, const char *pszSymbol, PRTRCPTR pRCPtrValue)
1036	{
1037	if (!strcmp(pszSymbol, "g_Logger"))
1038	{
1039	if (pVM->vmm.s.pRCLoggerR3)
1040	pVM->vmm.s.pRCLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCLoggerR3);
1041	*pRCPtrValue = pVM->vmm.s.pRCLoggerRC;
1042	}
1043	else if (!strcmp(pszSymbol, "g_RelLogger"))
1044	{
1045	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1046	if (pVM->vmm.s.pRCRelLoggerR3)
1047	pVM->vmm.s.pRCRelLoggerRC = MMHyperR3ToRC(pVM, pVM->vmm.s.pRCRelLoggerR3);
1048	*pRCPtrValue = pVM->vmm.s.pRCRelLoggerRC;
1049	#else
1050	*pRCPtrValue = NIL_RTRCPTR;
1051	#endif
1052	}
1053	else
1054	return VERR_SYMBOL_NOT_FOUND;
1055	return VINF_SUCCESS;
1056	}
1057
1058
1059	/**
1060	* Suspends the CPU yielder.
1061	*
1062	* @param pVM The VM handle.
1063	*/
1064	VMMR3DECL(void) VMMR3YieldSuspend(PVM pVM)
1065	{
1066	VMCPU_ASSERT_EMT(&pVM->aCpus[0]);
1067	if (!pVM->vmm.s.cYieldResumeMillies)
1068	{
1069	uint64_t u64Now = TMTimerGet(pVM->vmm.s.pYieldTimer);
1070	uint64_t u64Expire = TMTimerGetExpire(pVM->vmm.s.pYieldTimer);
1071	if (u64Now >= u64Expire \|\| u64Expire == ~(uint64_t)0)
1072	pVM->vmm.s.cYieldResumeMillies = pVM->vmm.s.cYieldEveryMillies;
1073	else
1074	pVM->vmm.s.cYieldResumeMillies = TMTimerToMilli(pVM->vmm.s.pYieldTimer, u64Expire - u64Now);
1075	TMTimerStop(pVM->vmm.s.pYieldTimer);
1076	}
1077	pVM->vmm.s.u64LastYield = RTTimeNanoTS();
1078	}
1079
1080
1081	/**
1082	* Stops the CPU yielder.
1083	*
1084	* @param pVM The VM handle.
1085	*/
1086	VMMR3DECL(void) VMMR3YieldStop(PVM pVM)
1087	{
1088	if (!pVM->vmm.s.cYieldResumeMillies)
1089	TMTimerStop(pVM->vmm.s.pYieldTimer);
1090	pVM->vmm.s.cYieldResumeMillies = pVM->vmm.s.cYieldEveryMillies;
1091	pVM->vmm.s.u64LastYield = RTTimeNanoTS();
1092	}
1093
1094
1095	/**
1096	* Resumes the CPU yielder when it has been a suspended or stopped.
1097	*
1098	* @param pVM The VM handle.
1099	*/
1100	VMMR3DECL(void) VMMR3YieldResume(PVM pVM)
1101	{
1102	if (pVM->vmm.s.cYieldResumeMillies)
1103	{
1104	TMTimerSetMillies(pVM->vmm.s.pYieldTimer, pVM->vmm.s.cYieldResumeMillies);
1105	pVM->vmm.s.cYieldResumeMillies = 0;
1106	}
1107	}
1108
1109
1110	/**
1111	* Internal timer callback function.
1112	*
1113	* @param pVM The VM.
1114	* @param pTimer The timer handle.
1115	* @param pvUser User argument specified upon timer creation.
1116	*/
1117	static DECLCALLBACK(void) vmmR3YieldEMT(PVM pVM, PTMTIMER pTimer, void *pvUser)
1118	{
1119	/*
1120	* This really needs some careful tuning. While we shouldn't be too greedy since
1121	* that'll cause the rest of the system to stop up, we shouldn't be too nice either
1122	* because that'll cause us to stop up.
1123	*
1124	* The current logic is to use the default interval when there is no lag worth
1125	* mentioning, but when we start accumulating lag we don't bother yielding at all.
1126	*
1127	* (This depends on the TMCLOCK_VIRTUAL_SYNC to be scheduled before TMCLOCK_REAL
1128	* so the lag is up to date.)
1129	*/
1130	const uint64_t u64Lag = TMVirtualSyncGetLag(pVM);
1131	if ( u64Lag < 50000000 /* 50ms */
1132	\|\| ( u64Lag < 1000000000 /* 1s */
1133	&& RTTimeNanoTS() - pVM->vmm.s.u64LastYield < 500000000 /* 500 ms */)
1134	)
1135	{
1136	uint64_t u64Elapsed = RTTimeNanoTS();
1137	pVM->vmm.s.u64LastYield = u64Elapsed;
1138
1139	RTThreadYield();
1140
1141	#ifdef LOG_ENABLED
1142	u64Elapsed = RTTimeNanoTS() - u64Elapsed;
1143	Log(("vmmR3YieldEMT: %RI64 ns\n", u64Elapsed));
1144	#endif
1145	}
1146	TMTimerSetMillies(pTimer, pVM->vmm.s.cYieldEveryMillies);
1147	}
1148
1149
1150	/**
1151	* Executes guest code in the raw-mode context.
1152	*
1153	* @param pVM VM handle.
1154	* @param pVCpu The VMCPU to operate on.
1155	*/
1156	VMMR3DECL(int) VMMR3RawRunGC(PVM pVM, PVMCPU pVCpu)
1157	{
1158	Log2(("VMMR3RawRunGC: (cs:eip=%04x:%08x)\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1159
1160	AssertReturn(pVM->cCpus == 1, VERR_RAW_MODE_INVALID_SMP);
1161
1162	/*
1163	* Set the EIP and ESP.
1164	*/
1165	CPUMSetHyperEIP(pVCpu, CPUMGetGuestEFlags(pVCpu) & X86_EFL_VM
1166	? pVM->vmm.s.pfnCPUMRCResumeGuestV86
1167	: pVM->vmm.s.pfnCPUMRCResumeGuest);
1168	CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC);
1169
1170	/*
1171	* We hide log flushes (outer) and hypervisor interrupts (inner).
1172	*/
1173	for (;;)
1174	{
1175	#ifdef VBOX_STRICT
1176	if (RT_UNLIKELY(!CPUMGetHyperCR3(pVCpu) \|\| CPUMGetHyperCR3(pVCpu) != PGMGetHyperCR3(pVCpu)))
1177	EMR3FatalError(pVCpu, VERR_VMM_HYPER_CR3_MISMATCH);
1178	PGMMapCheck(pVM);
1179	#endif
1180	int rc;
1181	do
1182	{
1183	#ifdef NO_SUPCALLR0VMM
1184	rc = VERR_GENERAL_FAILURE;
1185	#else
1186	rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1187	if (RT_LIKELY(rc == VINF_SUCCESS))
1188	rc = pVCpu->vmm.s.iLastGZRc;
1189	#endif
1190	} while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1191
1192	/*
1193	* Flush the logs.
1194	*/
1195	#ifdef LOG_ENABLED
1196	PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1197	if ( pLogger
1198	&& pLogger->offScratch > 0)
1199	RTLogFlushRC(NULL, pLogger);
1200	#endif
1201	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1202	PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1203	if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1204	RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1205	#endif
1206	if (rc != VINF_VMM_CALL_HOST)
1207	{
1208	Log2(("VMMR3RawRunGC: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1209	return rc;
1210	}
1211	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1212	if (RT_FAILURE(rc))
1213	return rc;
1214	/* Resume GC */
1215	}
1216	}
1217
1218
1219	/**
1220	* Executes guest code (Intel VT-x and AMD-V).
1221	*
1222	* @param pVM VM handle.
1223	* @param pVCpu The VMCPU to operate on.
1224	*/
1225	VMMR3DECL(int) VMMR3HwAccRunGC(PVM pVM, PVMCPU pVCpu)
1226	{
1227	Log2(("VMMR3HwAccRunGC: (cs:eip=%04x:%08x)\n", CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1228
1229	for (;;)
1230	{
1231	int rc;
1232	do
1233	{
1234	#ifdef NO_SUPCALLR0VMM
1235	rc = VERR_GENERAL_FAILURE;
1236	#else
1237	rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_HWACC_RUN, pVCpu->idCpu);
1238	if (RT_LIKELY(rc == VINF_SUCCESS))
1239	rc = pVCpu->vmm.s.iLastGZRc;
1240	#endif
1241	} while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1242
1243	#ifdef LOG_ENABLED
1244	/*
1245	* Flush the log
1246	*/
1247	PVMMR0LOGGER pR0LoggerR3 = pVCpu->vmm.s.pR0LoggerR3;
1248	if ( pR0LoggerR3
1249	&& pR0LoggerR3->Logger.offScratch > 0)
1250	RTLogFlushToLogger(&pR0LoggerR3->Logger, NULL);
1251	#endif /* !LOG_ENABLED */
1252	if (rc != VINF_VMM_CALL_HOST)
1253	{
1254	Log2(("VMMR3HwAccRunGC: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1255	return rc;
1256	}
1257	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1258	if (RT_FAILURE(rc))
1259	return rc;
1260	/* Resume R0 */
1261	}
1262	}
1263
1264	/**
1265	* VCPU worker for VMMSendSipi.
1266	*
1267	* @param pVM The VM to operate on.
1268	* @param idCpu Virtual CPU to perform SIPI on
1269	* @param uVector SIPI vector
1270	*/
1271	DECLCALLBACK(int) vmmR3SendSipi(PVM pVM, VMCPUID idCpu, uint32_t uVector)
1272	{
1273	PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1274	VMCPU_ASSERT_EMT(pVCpu);
1275
1276	/** @todo what are we supposed to do if the processor is already running? */
1277	if (EMGetState(pVCpu) != EMSTATE_WAIT_SIPI)
1278	return VERR_ACCESS_DENIED;
1279
1280
1281	PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1282
1283	pCtx->cs = uVector << 8;
1284	pCtx->csHid.u64Base = uVector << 12;
1285	pCtx->csHid.u32Limit = 0x0000ffff;
1286	pCtx->rip = 0;
1287
1288	Log(("vmmR3SendSipi for VCPU %d with vector %x\n", uVector));
1289
1290	# if 1 /* If we keep the EMSTATE_WAIT_SIPI method, then move this to EM.cpp. */
1291	EMSetState(pVCpu, EMSTATE_HALTED);
1292	return VINF_EM_RESCHEDULE;
1293	# else /* And if we go the VMCPU::enmState way it can stay here. */
1294	VMCPU_ASSERT_STATE(pVCpu, VMCPUSTATE_STOPPED);
1295	VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED);
1296	return VINF_SUCCESS;
1297	# endif
1298	}
1299
1300	DECLCALLBACK(int) vmmR3SendInitIpi(PVM pVM, VMCPUID idCpu)
1301	{
1302	PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1303	VMCPU_ASSERT_EMT(pVCpu);
1304
1305	Log(("vmmR3SendInitIpi for VCPU %d\n", idCpu));
1306	CPUMR3ResetCpu(pVCpu);
1307	return VINF_EM_WAIT_SIPI;
1308	}
1309
1310	/**
1311	* Sends SIPI to the virtual CPU by setting CS:EIP into vector-dependent state
1312	* and unhalting processor
1313	*
1314	* @param pVM The VM to operate on.
1315	* @param idCpu Virtual CPU to perform SIPI on
1316	* @param uVector SIPI vector
1317	*/
1318	VMMR3DECL(void) VMMR3SendSipi(PVM pVM, VMCPUID idCpu, uint32_t uVector)
1319	{
1320	AssertReturnVoid(idCpu < pVM->cCpus);
1321
1322	int rc = VMR3ReqCallNoWaitU(pVM->pUVM, idCpu, (PFNRT)vmmR3SendSipi, 3, pVM, idCpu, uVector);
1323	AssertRC(rc);
1324	}
1325
1326	/**
1327	* Sends init IPI to the virtual CPU.
1328	*
1329	* @param pVM The VM to operate on.
1330	* @param idCpu Virtual CPU to perform int IPI on
1331	*/
1332	VMMR3DECL(void) VMMR3SendInitIpi(PVM pVM, VMCPUID idCpu)
1333	{
1334	AssertReturnVoid(idCpu < pVM->cCpus);
1335
1336	int rc = VMR3ReqCallNoWaitU(pVM->pUVM, idCpu, (PFNRT)vmmR3SendInitIpi, 2, pVM, idCpu);
1337	AssertRC(rc);
1338	}
1339
1340	/**
1341	* Registers the guest memory range that can be used for patching
1342	*
1343	* @returns VBox status code.
1344	* @param pVM The VM to operate on.
1345	* @param pPatchMem Patch memory range
1346	* @param cbPatchMem Size of the memory range
1347	*/
1348	VMMR3DECL(int) VMMR3RegisterPatchMemory(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1349	{
1350	if (HWACCMIsEnabled(pVM))
1351	return HWACMMR3EnablePatching(pVM, pPatchMem, cbPatchMem);
1352
1353	return VERR_NOT_SUPPORTED;
1354	}
1355
1356	/**
1357	* Deregisters the guest memory range that can be used for patching
1358	*
1359	* @returns VBox status code.
1360	* @param pVM The VM to operate on.
1361	* @param pPatchMem Patch memory range
1362	* @param cbPatchMem Size of the memory range
1363	*/
1364	VMMR3DECL(int) VMMR3DeregisterPatchMemory(PVM pVM, RTGCPTR pPatchMem, unsigned cbPatchMem)
1365	{
1366	if (HWACCMIsEnabled(pVM))
1367	return HWACMMR3DisablePatching(pVM, pPatchMem, cbPatchMem);
1368
1369	return VINF_SUCCESS;
1370	}
1371
1372
1373	/**
1374	* VCPU worker for VMMR3SynchronizeAllVCpus.
1375	*
1376	* @param pVM The VM to operate on.
1377	* @param idCpu Virtual CPU to perform SIPI on
1378	* @param uVector SIPI vector
1379	*/
1380	DECLCALLBACK(int) vmmR3SyncVCpu(PVM pVM)
1381	{
1382	/* Block until the job in the caller has finished. */
1383	RTCritSectEnter(&pVM->vmm.s.CritSectSync);
1384	RTCritSectLeave(&pVM->vmm.s.CritSectSync);
1385	return VINF_SUCCESS;
1386	}
1387
1388
1389	/**
1390	* Atomically execute a callback handler
1391	* Note: This is very expensive; avoid using it frequently!
1392	*
1393	* @param pVM The VM to operate on.
1394	* @param pfnHandler Callback handler
1395	* @param pvUser User specified parameter
1396	*
1397	* @thread EMT
1398	*/
1399	VMMR3DECL(int) VMMR3AtomicExecuteHandler(PVM pVM, PFNATOMICHANDLER pfnHandler, void *pvUser)
1400	{
1401	int rc;
1402	PVMCPU pVCpu = VMMGetCpu(pVM);
1403	AssertReturn(pVCpu, VERR_VM_THREAD_NOT_EMT);
1404
1405	/* Shortcut for the uniprocessor case. */
1406	if (pVM->cCpus == 1)
1407	return pfnHandler(pVM, pvUser);
1408
1409	RTCritSectEnter(&pVM->vmm.s.CritSectSync);
1410	for (VMCPUID idCpu = 0; idCpu < pVM->cCpus; idCpu++)
1411	{
1412	if (idCpu != pVCpu->idCpu)
1413	{
1414	rc = VMR3ReqCallNoWaitU(pVM->pUVM, idCpu, (PFNRT)vmmR3SyncVCpu, 1, pVM);
1415	AssertRC(rc);
1416	}
1417	}
1418	/* Wait until all other VCPUs are waiting for us. */
1419	while (RTCritSectGetWaiters(&pVM->vmm.s.CritSectSync) != (int32_t)(pVM->cCpus - 1))
1420	RTThreadSleep(1);
1421
1422	rc = pfnHandler(pVM, pvUser);
1423	RTCritSectLeave(&pVM->vmm.s.CritSectSync);
1424	return rc;
1425	}
1426
1427
1428	/**
1429	* Count returns and have the last non-caller EMT wake up the caller.
1430	*
1431	* @returns VBox strict informational status code for EM scheduling. No failures
1432	* will be returned here, those are for the caller only.
1433	*
1434	* @param pVM The VM handle.
1435	*/
1436	DECL_FORCE_INLINE(int) vmmR3EmtRendezvousNonCallerReturn(PVM pVM)
1437	{
1438	int rcRet = ASMAtomicReadS32(&pVM->vmm.s.i32RendezvousStatus);
1439	uint32_t cReturned = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsReturned);
1440	if (cReturned == pVM->cCpus - 1U)
1441	{
1442	int rc = RTSemEventSignal(pVM->vmm.s.hEvtRendezvousDoneCaller);
1443	AssertLogRelRC(rc);
1444	}
1445
1446	AssertLogRelMsgReturn( rcRet <= VINF_SUCCESS
1447	\|\| (rcRet >= VINF_EM_FIRST && rcRet <= VINF_EM_LAST),
1448	("%Rrc\n", rcRet),
1449	VERR_IPE_UNEXPECTED_INFO_STATUS);
1450	return RT_SUCCESS(rcRet) ? rcRet : VINF_SUCCESS;
1451	}
1452
1453
1454	/**
1455	* Common worker for VMMR3EmtRendezvous and VMMR3EmtRendezvousFF.
1456	*
1457	* @returns VBox strict informational status code for EM scheduling. No failures
1458	* will be returned here, those are for the caller only. When
1459	* fIsCaller is set, VINF_SUCESS is always returned.
1460	*
1461	* @param pVM The VM handle.
1462	* @param pVCpu The VMCPU structure for the calling EMT.
1463	* @param fIsCaller Whether we're the VMMR3EmtRendezvous caller or
1464	* not.
1465	* @param fFlags The flags.
1466	* @param pfnRendezvous The callback.
1467	* @param pvUser The user argument for the callback.
1468	*/
1469	static int vmmR3EmtRendezvousCommon(PVM pVM, PVMCPU pVCpu, bool fIsCaller,
1470	uint32_t fFlags, PFNVMMEMTRENDEZVOUS pfnRendezvous, void *pvUser)
1471	{
1472	int rc;
1473
1474	/*
1475	* Enter, the last EMT triggers the next callback phase.
1476	*/
1477	uint32_t cEntered = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsEntered);
1478	if (cEntered != pVM->cCpus)
1479	{
1480	if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE)
1481	{
1482	/* Wait for our turn. */
1483	rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousEnterOneByOne, RT_INDEFINITE_WAIT);
1484	AssertLogRelRC(rc);
1485	}
1486	else if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE)
1487	{
1488	/* Wait for the last EMT to arrive and wake everyone up. */
1489	rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce, RT_INDEFINITE_WAIT);
1490	AssertLogRelRC(rc);
1491	}
1492	else if ( (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ASCENDING
1493	\|\| (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_DESCENDING)
1494	{
1495	/* Wait for our turn. */
1496	rc = RTSemEventWait(pVM->vmm.s.pahEvtRendezvousEnterOrdered[pVCpu->idCpu], RT_INDEFINITE_WAIT);
1497	AssertLogRelRC(rc);
1498	}
1499	else
1500	{
1501	Assert((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE);
1502
1503	/*
1504	* The execute once is handled specially to optimize the code flow.
1505	*
1506	* The last EMT to arrive will perform the callback and the other
1507	* EMTs will wait on the Done/DoneCaller semaphores (instead of
1508	* the EnterOneByOne/AllAtOnce) in the meanwhile. When the callback
1509	* returns, that EMT will initiate the normal return sequence.
1510	*/
1511	if (!fIsCaller)
1512	{
1513	rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousDone, RT_INDEFINITE_WAIT);
1514	AssertLogRelRC(rc);
1515
1516	return vmmR3EmtRendezvousNonCallerReturn(pVM);
1517	}
1518	return VINF_SUCCESS;
1519	}
1520	}
1521	else
1522	{
1523	/*
1524	* All EMTs are waiting, clear the FF and take action according to the
1525	* execution method.
1526	*/
1527	VM_FF_CLEAR(pVM, VM_FF_EMT_RENDEZVOUS);
1528
1529	if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE)
1530	{
1531	/* Wake up everyone. */
1532	rc = RTSemEventMultiSignal(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce);
1533	AssertLogRelRC(rc);
1534	}
1535	else if ( (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ASCENDING
1536	\|\| (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_DESCENDING)
1537	{
1538	/* Figure out who to wake up and wake it up. If it's ourself, then
1539	it's easy otherwise wait for our turn. */
1540	VMCPUID iFirst = (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ASCENDING
1541	? 0
1542	: pVM->cCpus - 1U;
1543	if (pVCpu->idCpu != iFirst)
1544	{
1545	rc = RTSemEventSignal(pVM->vmm.s.pahEvtRendezvousEnterOrdered[iFirst]);
1546	AssertLogRelRC(rc);
1547	rc = RTSemEventWait(pVM->vmm.s.pahEvtRendezvousEnterOrdered[pVCpu->idCpu], RT_INDEFINITE_WAIT);
1548	AssertLogRelRC(rc);
1549	}
1550	}
1551	/* else: execute the handler on the current EMT and wake up one or more threads afterwards. */
1552	}
1553
1554
1555	/*
1556	* Do the callback and update the status if necessary.
1557	*/
1558	if ( !(fFlags & VMMEMTRENDEZVOUS_FLAGS_STOP_ON_ERROR)
1559	\|\| RT_SUCCESS(ASMAtomicUoReadS32(&pVM->vmm.s.i32RendezvousStatus)) )
1560	{
1561	VBOXSTRICTRC rcStrict = pfnRendezvous(pVM, pVCpu, pvUser);
1562	if (rcStrict != VINF_SUCCESS)
1563	{
1564	AssertLogRelMsg( rcStrict <= VINF_SUCCESS
1565	\|\| (rcStrict >= VINF_EM_FIRST && rcStrict <= VINF_EM_LAST),
1566	("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
1567	int32_t i32RendezvousStatus;
1568	do
1569	{
1570	i32RendezvousStatus = ASMAtomicUoReadS32(&pVM->vmm.s.i32RendezvousStatus);
1571	if ( rcStrict == i32RendezvousStatus
1572	\|\| RT_FAILURE(i32RendezvousStatus)
1573	\|\| ( i32RendezvousStatus != VINF_SUCCESS
1574	&& rcStrict > i32RendezvousStatus))
1575	break;
1576	} while (!ASMAtomicCmpXchgS32(&pVM->vmm.s.i32RendezvousStatus, VBOXSTRICTRC_VAL(rcStrict), i32RendezvousStatus));
1577	}
1578	}
1579
1580	/*
1581	* Increment the done counter and take action depending on whether we're
1582	* the last to finish callback execution.
1583	*/
1584	uint32_t cDone = ASMAtomicIncU32(&pVM->vmm.s.cRendezvousEmtsDone);
1585	if ( cDone != pVM->cCpus
1586	&& (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE)
1587	{
1588	/* Signal the next EMT? */
1589	if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ONE_BY_ONE)
1590	{
1591	rc = RTSemEventSignal(pVM->vmm.s.hEvtRendezvousEnterOneByOne);
1592	AssertLogRelRC(rc);
1593	}
1594	else if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_ASCENDING)
1595	{
1596	Assert(cDone == pVCpu->idCpu + 1U);
1597	rc = RTSemEventSignal(pVM->vmm.s.pahEvtRendezvousEnterOrdered[pVCpu->idCpu + 1U]);
1598	AssertLogRelRC(rc);
1599	}
1600	else if ((fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) == VMMEMTRENDEZVOUS_FLAGS_TYPE_DESCENDING)
1601	{
1602	Assert(pVM->cCpus - cDone == pVCpu->idCpu);
1603	rc = RTSemEventSignal(pVM->vmm.s.pahEvtRendezvousEnterOrdered[pVM->cCpus - cDone - 1U]);
1604	AssertLogRelRC(rc);
1605	}
1606
1607	/* Wait for the rest to finish (the caller waits on hEvtRendezvousDoneCaller). */
1608	if (!fIsCaller)
1609	{
1610	rc = RTSemEventMultiWait(pVM->vmm.s.hEvtMulRendezvousDone, RT_INDEFINITE_WAIT);
1611	AssertLogRelRC(rc);
1612	}
1613	}
1614	else
1615	{
1616	/* Callback execution is all done, tell the rest to return. */
1617	rc = RTSemEventMultiSignal(pVM->vmm.s.hEvtMulRendezvousDone);
1618	AssertLogRelRC(rc);
1619	}
1620
1621	if (!fIsCaller)
1622	return vmmR3EmtRendezvousNonCallerReturn(pVM);
1623	return VINF_SUCCESS;
1624	}
1625
1626
1627	/**
1628	* Called in response to VM_FF_EMT_RENDEZVOUS.
1629	*
1630	* @returns VBox strict status code - EM scheduling. No errors will be returned
1631	* here, nor will any non-EM scheduling status codes be returned.
1632	*
1633	* @param pVM The VM handle
1634	* @param pVCpu The handle of the calling EMT.
1635	*
1636	* @thread EMT
1637	*/
1638	VMMR3DECL(int) VMMR3EmtRendezvousFF(PVM pVM, PVMCPU pVCpu)
1639	{
1640	return vmmR3EmtRendezvousCommon(pVM, pVCpu, false /* fIsCaller */, pVM->vmm.s.fRendezvousFlags,
1641	pVM->vmm.s.pfnRendezvous, pVM->vmm.s.pvRendezvousUser);
1642	}
1643
1644
1645	/**
1646	* EMT rendezvous.
1647	*
1648	* Gathers all the EMTs and execute some code on each of them, either in a one
1649	* by one fashion or all at once.
1650	*
1651	* @returns VBox strict status code. This will be the the first error,
1652	* VINF_SUCCESS, or an EM scheduling status code.
1653	*
1654	* @param pVM The VM handle.
1655	* @param fFlags Flags indicating execution methods. See
1656	* grp_VMMR3EmtRendezvous_fFlags.
1657	* @param pfnRendezvous The callback.
1658	* @param pvUser User argument for the callback.
1659	*
1660	* @thread Any.
1661	*/
1662	VMMR3DECL(int) VMMR3EmtRendezvous(PVM pVM, uint32_t fFlags, PFNVMMEMTRENDEZVOUS pfnRendezvous, void *pvUser)
1663	{
1664	/*
1665	* Validate input.
1666	*/
1667	AssertMsg( (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_INVALID
1668	&& (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) <= VMMEMTRENDEZVOUS_FLAGS_TYPE_DESCENDING
1669	&& !(fFlags & ~VMMEMTRENDEZVOUS_FLAGS_VALID_MASK), ("%#x\n", fFlags));
1670	AssertMsg( !(fFlags & VMMEMTRENDEZVOUS_FLAGS_STOP_ON_ERROR)
1671	\|\| ( (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_ALL_AT_ONCE
1672	&& (fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK) != VMMEMTRENDEZVOUS_FLAGS_TYPE_ONCE),
1673	("type %u\n", fFlags & VMMEMTRENDEZVOUS_FLAGS_TYPE_MASK));
1674
1675	VBOXSTRICTRC rcStrict;
1676	PVMCPU pVCpu = VMMGetCpu(pVM);
1677	if (!pVCpu)
1678	/*
1679	* Forward the request to an EMT thread.
1680	*/
1681	rcStrict = VMR3ReqCallWait(pVM, VMCPUID_ANY,
1682	(PFNRT)VMMR3EmtRendezvous, 4, pVM, fFlags, pfnRendezvous, pvUser);
1683	else if (pVM->cCpus == 1)
1684	/*
1685	* Shortcut for the single EMT case.
1686	*/
1687	rcStrict = pfnRendezvous(pVM, pVCpu, pvUser);
1688	else
1689	{
1690	/*
1691	* Spin lock. If busy, wait for the other EMT to finish while keeping a
1692	* lookout of the RENDEZVOUS FF.
1693	*/
1694	int rc;
1695	rcStrict = VINF_SUCCESS;
1696	if (RT_UNLIKELY(!ASMAtomicCmpXchgU32(&pVM->vmm.s.u32RendezvousLock, 0x77778888, 0)))
1697	{
1698	while (!ASMAtomicCmpXchgU32(&pVM->vmm.s.u32RendezvousLock, 0x77778888, 0))
1699	{
1700	if (VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS))
1701	{
1702	rc = VMMR3EmtRendezvousFF(pVM, pVCpu);
1703	if ( rc != VINF_SUCCESS
1704	&& ( rcStrict == VINF_SUCCESS
1705	\|\| rcStrict > rc))
1706	rcStrict = rc;
1707	/** @todo Perhaps deal with termination here? */
1708	}
1709	ASMNopPause();
1710	}
1711	}
1712	Assert(!VM_FF_ISPENDING(pVM, VM_FF_EMT_RENDEZVOUS));
1713
1714	/*
1715	* Clear the slate. This is a semaphore ping-pong orgy. :-)
1716	*/
1717	for (VMCPUID i = 0; i < pVM->cCpus; i++)
1718	{
1719	rc = RTSemEventWait(pVM->vmm.s.pahEvtRendezvousEnterOrdered[i], 0);
1720	AssertLogRelMsg(rc == VERR_TIMEOUT \|\| rc == VINF_SUCCESS, ("%Rrc\n", rc));
1721	}
1722	rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousEnterOneByOne, 0); AssertLogRelMsg(rc == VERR_TIMEOUT \|\| rc == VINF_SUCCESS, ("%Rrc\n", rc));
1723	rc = RTSemEventMultiReset(pVM->vmm.s.hEvtMulRendezvousEnterAllAtOnce); AssertLogRelRC(rc);
1724	rc = RTSemEventMultiReset(pVM->vmm.s.hEvtMulRendezvousDone); AssertLogRelRC(rc);
1725	rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousDoneCaller, 0); AssertLogRelMsg(rc == VERR_TIMEOUT \|\| rc == VINF_SUCCESS, ("%Rrc\n", rc));
1726	ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsEntered, 0);
1727	ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsDone, 0);
1728	ASMAtomicWriteU32(&pVM->vmm.s.cRendezvousEmtsReturned, 0);
1729	ASMAtomicWriteS32(&pVM->vmm.s.i32RendezvousStatus, VINF_SUCCESS);
1730	ASMAtomicWritePtr((void * volatile )&pVM->vmm.s.pfnRendezvous, (void )(uintptr_t)pfnRendezvous);
1731	ASMAtomicWritePtr(&pVM->vmm.s.pvRendezvousUser, pvUser);
1732	ASMAtomicWriteU32(&pVM->vmm.s.fRendezvousFlags, fFlags);
1733
1734	/*
1735	* Set the FF and poke the other EMTs.
1736	*/
1737	VM_FF_SET(pVM, VM_FF_EMT_RENDEZVOUS);
1738	VMR3NotifyGlobalFFU(pVM->pUVM, VMNOTIFYFF_FLAGS_POKE);
1739
1740	/*
1741	* Do the same ourselves.
1742	*/
1743	vmmR3EmtRendezvousCommon(pVM, pVCpu, true /* fIsCaller */, fFlags, pfnRendezvous, pvUser);
1744
1745	/*
1746	* The caller waits for the other EMTs to be done and return before doing
1747	* the cleanup. This makes away with wakeup / reset races we would otherwise
1748	* risk in the multiple release event semaphore code (hEvtRendezvousDoneCaller).
1749	*/
1750	rc = RTSemEventWait(pVM->vmm.s.hEvtRendezvousDoneCaller, RT_INDEFINITE_WAIT);
1751	AssertLogRelRC(rc);
1752
1753	/*
1754	* Get the return code and clean up a little bit.
1755	*/
1756	int rcMy = pVM->vmm.s.i32RendezvousStatus;
1757	ASMAtomicWritePtr((void * volatile *)&pVM->vmm.s.pfnRendezvous, NULL);
1758
1759	ASMAtomicWriteU32(&pVM->vmm.s.u32RendezvousLock, 0);
1760
1761	/*
1762	* Merge rcStrict and rcMy.
1763	*/
1764	AssertRC(VBOXSTRICTRC_VAL(rcStrict));
1765	if ( rcMy != VINF_SUCCESS
1766	&& ( rcStrict == VINF_SUCCESS
1767	\|\| rcStrict > rcMy))
1768	rcStrict = rcMy;
1769	}
1770
1771	AssertLogRelMsgReturn( rcStrict <= VINF_SUCCESS
1772	\|\| (rcStrict >= VINF_EM_FIRST && rcStrict <= VINF_EM_LAST),
1773	("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)),
1774	VERR_IPE_UNEXPECTED_INFO_STATUS);
1775	return VBOXSTRICTRC_VAL(rcStrict);
1776	}
1777
1778
1779	/**
1780	* Read from the ring 0 jump buffer stack
1781	*
1782	* @returns VBox status code.
1783	*
1784	* @param pVM Pointer to the shared VM structure.
1785	* @param idCpu The ID of the source CPU context (for the address).
1786	* @param pAddress Where to start reading.
1787	* @param pvBuf Where to store the data we've read.
1788	* @param cbRead The number of bytes to read.
1789	*/
1790	VMMR3DECL(int) VMMR3ReadR0Stack(PVM pVM, VMCPUID idCpu, RTHCUINTPTR pAddress, void *pvBuf, size_t cbRead)
1791	{
1792	PVMCPU pVCpu = VMMGetCpuById(pVM, idCpu);
1793	AssertReturn(pVCpu, VERR_INVALID_PARAMETER);
1794
1795	RTHCUINTPTR offset = pVCpu->vmm.s.CallRing3JmpBufR0.SpCheck - pAddress;
1796	if (offset >= pVCpu->vmm.s.CallRing3JmpBufR0.cbSavedStack)
1797	return VERR_INVALID_POINTER;
1798
1799	memcpy(pvBuf, pVCpu->vmm.s.pbEMTStackR3 + pVCpu->vmm.s.CallRing3JmpBufR0.cbSavedStack - offset, cbRead);
1800	return VINF_SUCCESS;
1801	}
1802
1803
1804	/**
1805	* Calls a RC function.
1806	*
1807	* @param pVM The VM handle.
1808	* @param RCPtrEntry The address of the RC function.
1809	* @param cArgs The number of arguments in the ....
1810	* @param ... Arguments to the function.
1811	*/
1812	VMMR3DECL(int) VMMR3CallRC(PVM pVM, RTRCPTR RCPtrEntry, unsigned cArgs, ...)
1813	{
1814	va_list args;
1815	va_start(args, cArgs);
1816	int rc = VMMR3CallRCV(pVM, RCPtrEntry, cArgs, args);
1817	va_end(args);
1818	return rc;
1819	}
1820
1821
1822	/**
1823	* Calls a RC function.
1824	*
1825	* @param pVM The VM handle.
1826	* @param RCPtrEntry The address of the RC function.
1827	* @param cArgs The number of arguments in the ....
1828	* @param args Arguments to the function.
1829	*/
1830	VMMR3DECL(int) VMMR3CallRCV(PVM pVM, RTRCPTR RCPtrEntry, unsigned cArgs, va_list args)
1831	{
1832	/* Raw mode implies 1 VCPU. */
1833	AssertReturn(pVM->cCpus == 1, VERR_RAW_MODE_INVALID_SMP);
1834	PVMCPU pVCpu = &pVM->aCpus[0];
1835
1836	Log2(("VMMR3CallGCV: RCPtrEntry=%RRv cArgs=%d\n", RCPtrEntry, cArgs));
1837
1838	/*
1839	* Setup the call frame using the trampoline.
1840	*/
1841	CPUMHyperSetCtxCore(pVCpu, NULL);
1842	memset(pVCpu->vmm.s.pbEMTStackR3, 0xaa, VMM_STACK_SIZE); /* Clear the stack. */
1843	CPUMSetHyperESP(pVCpu, pVCpu->vmm.s.pbEMTStackBottomRC - cArgs * sizeof(RTGCUINTPTR32));
1844	PRTGCUINTPTR32 pFrame = (PRTGCUINTPTR32)(pVCpu->vmm.s.pbEMTStackR3 + VMM_STACK_SIZE) - cArgs;
1845	int i = cArgs;
1846	while (i-- > 0)
1847	*pFrame++ = va_arg(args, RTGCUINTPTR32);
1848
1849	CPUMPushHyper(pVCpu, cArgs * sizeof(RTGCUINTPTR32)); /* stack frame size */
1850	CPUMPushHyper(pVCpu, RCPtrEntry); /* what to call */
1851	CPUMSetHyperEIP(pVCpu, pVM->vmm.s.pfnCallTrampolineRC);
1852
1853	/*
1854	* We hide log flushes (outer) and hypervisor interrupts (inner).
1855	*/
1856	for (;;)
1857	{
1858	int rc;
1859	Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
1860	do
1861	{
1862	#ifdef NO_SUPCALLR0VMM
1863	rc = VERR_GENERAL_FAILURE;
1864	#else
1865	rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1866	if (RT_LIKELY(rc == VINF_SUCCESS))
1867	rc = pVCpu->vmm.s.iLastGZRc;
1868	#endif
1869	} while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1870
1871	/*
1872	* Flush the logs.
1873	*/
1874	#ifdef LOG_ENABLED
1875	PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1876	if ( pLogger
1877	&& pLogger->offScratch > 0)
1878	RTLogFlushRC(NULL, pLogger);
1879	#endif
1880	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1881	PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1882	if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1883	RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1884	#endif
1885	if (rc == VERR_TRPM_PANIC \|\| rc == VERR_TRPM_DONT_PANIC)
1886	VMMR3FatalDump(pVM, pVCpu, rc);
1887	if (rc != VINF_VMM_CALL_HOST)
1888	{
1889	Log2(("VMMR3CallGCV: returns %Rrc (cs:eip=%04x:%08x)\n", rc, CPUMGetGuestCS(pVCpu), CPUMGetGuestEIP(pVCpu)));
1890	return rc;
1891	}
1892	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1893	if (RT_FAILURE(rc))
1894	return rc;
1895	}
1896	}
1897
1898
1899	/**
1900	* Wrapper for SUPR3CallVMMR0Ex which will deal with VINF_VMM_CALL_HOST returns.
1901	*
1902	* @returns VBox status code.
1903	* @param pVM The VM to operate on.
1904	* @param uOperation Operation to execute.
1905	* @param u64Arg Constant argument.
1906	* @param pReqHdr Pointer to a request header. See SUPR3CallVMMR0Ex for
1907	* details.
1908	*/
1909	VMMR3DECL(int) VMMR3CallR0(PVM pVM, uint32_t uOperation, uint64_t u64Arg, PSUPVMMR0REQHDR pReqHdr)
1910	{
1911	PVMCPU pVCpu = VMMGetCpu(pVM);
1912	AssertReturn(pVCpu, VERR_VM_THREAD_NOT_EMT);
1913
1914	/*
1915	* Call Ring-0 entry with init code.
1916	*/
1917	int rc;
1918	for (;;)
1919	{
1920	#ifdef NO_SUPCALLR0VMM
1921	rc = VERR_GENERAL_FAILURE;
1922	#else
1923	rc = SUPR3CallVMMR0Ex(pVM->pVMR0, pVCpu->idCpu, uOperation, u64Arg, pReqHdr);
1924	#endif
1925	/*
1926	* Flush the logs.
1927	*/
1928	#ifdef LOG_ENABLED
1929	if ( pVCpu->vmm.s.pR0LoggerR3
1930	&& pVCpu->vmm.s.pR0LoggerR3->Logger.offScratch > 0)
1931	RTLogFlushToLogger(&pVCpu->vmm.s.pR0LoggerR3->Logger, NULL);
1932	#endif
1933	if (rc != VINF_VMM_CALL_HOST)
1934	break;
1935	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
1936	if (RT_FAILURE(rc) \|\| (rc >= VINF_EM_FIRST && rc <= VINF_EM_LAST))
1937	break;
1938	/* Resume R0 */
1939	}
1940
1941	AssertLogRelMsgReturn(rc == VINF_SUCCESS \|\| RT_FAILURE(rc),
1942	("uOperation=%u rc=%Rrc\n", uOperation, rc),
1943	VERR_INTERNAL_ERROR);
1944	return rc;
1945	}
1946
1947
1948	/**
1949	* Resumes executing hypervisor code when interrupted by a queue flush or a
1950	* debug event.
1951	*
1952	* @returns VBox status code.
1953	* @param pVM VM handle.
1954	* @param pVCpu VMCPU handle.
1955	*/
1956	VMMR3DECL(int) VMMR3ResumeHyper(PVM pVM, PVMCPU pVCpu)
1957	{
1958	Log(("VMMR3ResumeHyper: eip=%RRv esp=%RRv\n", CPUMGetHyperEIP(pVCpu), CPUMGetHyperESP(pVCpu)));
1959	AssertReturn(pVM->cCpus == 1, VERR_RAW_MODE_INVALID_SMP);
1960
1961	/*
1962	* We hide log flushes (outer) and hypervisor interrupts (inner).
1963	*/
1964	for (;;)
1965	{
1966	int rc;
1967	Assert(CPUMGetHyperCR3(pVCpu) && CPUMGetHyperCR3(pVCpu) == PGMGetHyperCR3(pVCpu));
1968	do
1969	{
1970	#ifdef NO_SUPCALLR0VMM
1971	rc = VERR_GENERAL_FAILURE;
1972	#else
1973	rc = SUPR3CallVMMR0Fast(pVM->pVMR0, VMMR0_DO_RAW_RUN, 0);
1974	if (RT_LIKELY(rc == VINF_SUCCESS))
1975	rc = pVCpu->vmm.s.iLastGZRc;
1976	#endif
1977	} while (rc == VINF_EM_RAW_INTERRUPT_HYPER);
1978
1979	/*
1980	* Flush the loggers,
1981	*/
1982	#ifdef LOG_ENABLED
1983	PRTLOGGERRC pLogger = pVM->vmm.s.pRCLoggerR3;
1984	if ( pLogger
1985	&& pLogger->offScratch > 0)
1986	RTLogFlushRC(NULL, pLogger);
1987	#endif
1988	#ifdef VBOX_WITH_RC_RELEASE_LOGGING
1989	PRTLOGGERRC pRelLogger = pVM->vmm.s.pRCRelLoggerR3;
1990	if (RT_UNLIKELY(pRelLogger && pRelLogger->offScratch > 0))
1991	RTLogFlushRC(RTLogRelDefaultInstance(), pRelLogger);
1992	#endif
1993	if (rc == VERR_TRPM_PANIC \|\| rc == VERR_TRPM_DONT_PANIC)
1994	VMMR3FatalDump(pVM, pVCpu, rc);
1995	if (rc != VINF_VMM_CALL_HOST)
1996	{
1997	Log(("VMMR3ResumeHyper: returns %Rrc\n", rc));
1998	return rc;
1999	}
2000	rc = vmmR3ServiceCallRing3Request(pVM, pVCpu);
2001	if (RT_FAILURE(rc))
2002	return rc;
2003	}
2004	}
2005
2006
2007	/**
2008	* Service a call to the ring-3 host code.
2009	*
2010	* @returns VBox status code.
2011	* @param pVM VM handle.
2012	* @param pVCpu VMCPU handle
2013	* @remark Careful with critsects.
2014	*/
2015	static int vmmR3ServiceCallRing3Request(PVM pVM, PVMCPU pVCpu)
2016	{
2017	/*
2018	* We must also check for pending critsect exits or else we can deadlock
2019	* when entering other critsects here.
2020	*/
2021	if (VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PDM_CRITSECT))
2022	PDMCritSectFF(pVCpu);
2023
2024	switch (pVCpu->vmm.s.enmCallRing3Operation)
2025	{
2026	/*
2027	* Acquire the PDM lock.
2028	*/
2029	case VMMCALLRING3_PDM_LOCK:
2030	{
2031	pVCpu->vmm.s.rcCallRing3 = PDMR3LockCall(pVM);
2032	break;
2033	}
2034
2035	/*
2036	* Flush a PDM queue.
2037	*/
2038	case VMMCALLRING3_PDM_QUEUE_FLUSH:
2039	{
2040	PDMR3QueueFlushWorker(pVM, NULL);
2041	pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2042	break;
2043	}
2044
2045	/*
2046	* Grow the PGM pool.
2047	*/
2048	case VMMCALLRING3_PGM_POOL_GROW:
2049	{
2050	pVCpu->vmm.s.rcCallRing3 = PGMR3PoolGrow(pVM);
2051	break;
2052	}
2053
2054	/*
2055	* Maps an page allocation chunk into ring-3 so ring-0 can use it.
2056	*/
2057	case VMMCALLRING3_PGM_MAP_CHUNK:
2058	{
2059	pVCpu->vmm.s.rcCallRing3 = PGMR3PhysChunkMap(pVM, pVCpu->vmm.s.u64CallRing3Arg);
2060	break;
2061	}
2062
2063	/*
2064	* Allocates more handy pages.
2065	*/
2066	case VMMCALLRING3_PGM_ALLOCATE_HANDY_PAGES:
2067	{
2068	pVCpu->vmm.s.rcCallRing3 = PGMR3PhysAllocateHandyPages(pVM);
2069	break;
2070	}
2071
2072	/*
2073	* Allocates a large page.
2074	*/
2075	case VMMCALLRING3_PGM_ALLOCATE_LARGE_HANDY_PAGE:
2076	{
2077	pVCpu->vmm.s.rcCallRing3 = PGMR3PhysAllocateLargeHandyPage(pVM, pVCpu->vmm.s.u64CallRing3Arg);
2078	break;
2079	}
2080
2081	/*
2082	* Acquire the PGM lock.
2083	*/
2084	case VMMCALLRING3_PGM_LOCK:
2085	{
2086	pVCpu->vmm.s.rcCallRing3 = PGMR3LockCall(pVM);
2087	break;
2088	}
2089
2090	/*
2091	* Acquire the MM hypervisor heap lock.
2092	*/
2093	case VMMCALLRING3_MMHYPER_LOCK:
2094	{
2095	pVCpu->vmm.s.rcCallRing3 = MMR3LockCall(pVM);
2096	break;
2097	}
2098
2099	/*
2100	* Flush REM handler notifications.
2101	*/
2102	case VMMCALLRING3_REM_REPLAY_HANDLER_NOTIFICATIONS:
2103	{
2104	REMR3ReplayHandlerNotifications(pVM);
2105	pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2106	break;
2107	}
2108
2109	/*
2110	* This is a noop. We just take this route to avoid unnecessary
2111	* tests in the loops.
2112	*/
2113	case VMMCALLRING3_VMM_LOGGER_FLUSH:
2114	pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2115	LogAlways(("FLUSH\n"));
2116	break;
2117
2118	/*
2119	* Set the VM error message.
2120	*/
2121	case VMMCALLRING3_VM_SET_ERROR:
2122	VMR3SetErrorWorker(pVM);
2123	pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2124	break;
2125
2126	/*
2127	* Set the VM runtime error message.
2128	*/
2129	case VMMCALLRING3_VM_SET_RUNTIME_ERROR:
2130	pVCpu->vmm.s.rcCallRing3 = VMR3SetRuntimeErrorWorker(pVM);
2131	break;
2132
2133	/*
2134	* Signal a ring 0 hypervisor assertion.
2135	* Cancel the longjmp operation that's in progress.
2136	*/
2137	case VMMCALLRING3_VM_R0_ASSERTION:
2138	pVCpu->vmm.s.enmCallRing3Operation = VMMCALLRING3_INVALID;
2139	pVCpu->vmm.s.CallRing3JmpBufR0.fInRing3Call = false;
2140	#ifdef RT_ARCH_X86
2141	pVCpu->vmm.s.CallRing3JmpBufR0.eip = 0;
2142	#else
2143	pVCpu->vmm.s.CallRing3JmpBufR0.rip = 0;
2144	#endif
2145	LogRel((pVM->vmm.s.szRing0AssertMsg1));
2146	LogRel((pVM->vmm.s.szRing0AssertMsg2));
2147	return VERR_VMM_RING0_ASSERTION;
2148
2149	/*
2150	* A forced switch to ring 0 for preemption purposes.
2151	*/
2152	case VMMCALLRING3_VM_R0_PREEMPT:
2153	pVCpu->vmm.s.rcCallRing3 = VINF_SUCCESS;
2154	break;
2155
2156	default:
2157	AssertMsgFailed(("enmCallRing3Operation=%d\n", pVCpu->vmm.s.enmCallRing3Operation));
2158	return VERR_INTERNAL_ERROR;
2159	}
2160
2161	pVCpu->vmm.s.enmCallRing3Operation = VMMCALLRING3_INVALID;
2162	return VINF_SUCCESS;
2163	}
2164
2165
2166	/**
2167	* Displays the Force action Flags.
2168	*
2169	* @param pVM The VM handle.
2170	* @param pHlp The output helpers.
2171	* @param pszArgs The additional arguments (ignored).
2172	*/
2173	static DECLCALLBACK(void) vmmR3InfoFF(PVM pVM, PCDBGFINFOHLP pHlp, const char *pszArgs)
2174	{
2175	int c;
2176	uint32_t f;
2177	#define PRINT_FLAG(prf,flag) do { \
2178	if (f & (prf##flag)) \
2179	{ \
2180	static const char *s_psz = #flag; \
2181	if (!(c % 6)) \
2182	pHlp->pfnPrintf(pHlp, "%s\n %s", c ? "," : "", s_psz); \
2183	else \
2184	pHlp->pfnPrintf(pHlp, ", %s", s_psz); \
2185	c++; \
2186	f &= ~(prf##flag); \
2187	} \
2188	} while (0)
2189
2190	#define PRINT_GROUP(prf,grp,sfx) do { \
2191	if (f & (prf##grp##sfx)) \
2192	{ \
2193	static const char *s_psz = #grp; \
2194	if (!(c % 5)) \
2195	pHlp->pfnPrintf(pHlp, "%s %s", c ? ",\n" : " Groups:\n", s_psz); \
2196	else \
2197	pHlp->pfnPrintf(pHlp, ", %s", s_psz); \
2198	c++; \
2199	} \
2200	} while (0)
2201
2202	/*
2203	* The global flags.
2204	*/
2205	const uint32_t fGlobalForcedActions = pVM->fGlobalForcedActions;
2206	pHlp->pfnPrintf(pHlp, "Global FFs: %#RX32", fGlobalForcedActions);
2207
2208	/* show the flag mnemonics */
2209	c = 0;
2210	f = fGlobalForcedActions;
2211	PRINT_FLAG(VM_FF_,TM_VIRTUAL_SYNC);
2212	PRINT_FLAG(VM_FF_,PDM_QUEUES);
2213	PRINT_FLAG(VM_FF_,PDM_DMA);
2214	PRINT_FLAG(VM_FF_,DBGF);
2215	PRINT_FLAG(VM_FF_,REQUEST);
2216	PRINT_FLAG(VM_FF_,TERMINATE);
2217	PRINT_FLAG(VM_FF_,RESET);
2218	PRINT_FLAG(VM_FF_,EMT_RENDEZVOUS);
2219	PRINT_FLAG(VM_FF_,PGM_NEED_HANDY_PAGES);
2220	PRINT_FLAG(VM_FF_,PGM_NO_MEMORY);
2221	PRINT_FLAG(VM_FF_,REM_HANDLER_NOTIFY);
2222	PRINT_FLAG(VM_FF_,DEBUG_SUSPEND);
2223	if (f)
2224	pHlp->pfnPrintf(pHlp, "%s\n Unknown bits: %#RX32\n", c ? "," : "", f);
2225	else
2226	pHlp->pfnPrintf(pHlp, "\n");
2227
2228	/* the groups */
2229	c = 0;
2230	f = fGlobalForcedActions;
2231	PRINT_GROUP(VM_FF_,EXTERNAL_SUSPENDED,_MASK);
2232	PRINT_GROUP(VM_FF_,EXTERNAL_HALTED,_MASK);
2233	PRINT_GROUP(VM_FF_,HIGH_PRIORITY_PRE,_MASK);
2234	PRINT_GROUP(VM_FF_,HIGH_PRIORITY_PRE_RAW,_MASK);
2235	PRINT_GROUP(VM_FF_,HIGH_PRIORITY_POST,_MASK);
2236	PRINT_GROUP(VM_FF_,NORMAL_PRIORITY_POST,_MASK);
2237	PRINT_GROUP(VM_FF_,NORMAL_PRIORITY,_MASK);
2238	PRINT_GROUP(VM_FF_,ALL_BUT_RAW,_MASK);
2239	if (c)
2240	pHlp->pfnPrintf(pHlp, "\n");
2241
2242	/*
2243	* Per CPU flags.
2244	*/
2245	for (VMCPUID i = 0; i < pVM->cCpus; i++)
2246	{
2247	const uint32_t fLocalForcedActions = pVM->aCpus[i].fLocalForcedActions;
2248	pHlp->pfnPrintf(pHlp, "CPU %u FFs: %#RX32", i, fLocalForcedActions);
2249
2250	/* show the flag mnemonics */
2251	c = 0;
2252	f = fLocalForcedActions;
2253	PRINT_FLAG(VMCPU_FF_,INTERRUPT_APIC);
2254	PRINT_FLAG(VMCPU_FF_,INTERRUPT_PIC);
2255	PRINT_FLAG(VMCPU_FF_,TIMER);
2256	PRINT_FLAG(VMCPU_FF_,PDM_CRITSECT);
2257	PRINT_FLAG(VMCPU_FF_,PGM_SYNC_CR3);
2258	PRINT_FLAG(VMCPU_FF_,PGM_SYNC_CR3_NON_GLOBAL);
2259	PRINT_FLAG(VMCPU_FF_,TRPM_SYNC_IDT);
2260	PRINT_FLAG(VMCPU_FF_,SELM_SYNC_TSS);
2261	PRINT_FLAG(VMCPU_FF_,SELM_SYNC_GDT);
2262	PRINT_FLAG(VMCPU_FF_,SELM_SYNC_LDT);
2263	PRINT_FLAG(VMCPU_FF_,INHIBIT_INTERRUPTS);
2264	PRINT_FLAG(VMCPU_FF_,CSAM_SCAN_PAGE);
2265	PRINT_FLAG(VMCPU_FF_,CSAM_PENDING_ACTION);
2266	PRINT_FLAG(VMCPU_FF_,TO_R3);
2267	if (f)
2268	pHlp->pfnPrintf(pHlp, "%s\n Unknown bits: %#RX32\n", c ? "," : "", f);
2269	else
2270	pHlp->pfnPrintf(pHlp, "\n");
2271
2272	/* the groups */
2273	c = 0;
2274	f = fLocalForcedActions;
2275	PRINT_GROUP(VMCPU_FF_,EXTERNAL_SUSPENDED,_MASK);
2276	PRINT_GROUP(VMCPU_FF_,EXTERNAL_HALTED,_MASK);
2277	PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_PRE,_MASK);
2278	PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_PRE_RAW,_MASK);
2279	PRINT_GROUP(VMCPU_FF_,HIGH_PRIORITY_POST,_MASK);
2280	PRINT_GROUP(VMCPU_FF_,NORMAL_PRIORITY_POST,_MASK);
2281	PRINT_GROUP(VMCPU_FF_,NORMAL_PRIORITY,_MASK);
2282	PRINT_GROUP(VMCPU_FF_,RESUME_GUEST,_MASK);
2283	PRINT_GROUP(VMCPU_FF_,HWACCM_TO_R3,_MASK);
2284	PRINT_GROUP(VMCPU_FF_,ALL_BUT_RAW,_MASK);
2285	if (c)
2286	pHlp->pfnPrintf(pHlp, "\n");
2287	}
2288
2289	#undef PRINT_FLAG
2290	#undef PRINT_GROUP
2291	}
2292

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMM.cpp@ 26718

Download in other formats: