VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/PGMAll.cpp@ 10171

Last change on this file since 10171 was 10073, checked in by vboxsync, 16 years ago

Updated some comments
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 51.4 KB
Line 
1/* $Id: PGMAll.cpp 10073 2008-07-01 13:11:03Z vboxsync $ */
2/** @file
3 * PGM - Page Manager and Monitor - All context code.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Sun Microsystems, Inc.
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18 * Clara, CA 95054 USA or visit http://www.sun.com if you need
19 * additional information or have any questions.
20 */
21
22/*******************************************************************************
23* Header Files *
24*******************************************************************************/
25#define LOG_GROUP LOG_GROUP_PGM
26#include <VBox/pgm.h>
27#include <VBox/cpum.h>
28#include <VBox/selm.h>
29#include <VBox/iom.h>
30#include <VBox/sup.h>
31#include <VBox/mm.h>
32#include <VBox/stam.h>
33#include <VBox/csam.h>
34#include <VBox/patm.h>
35#include <VBox/trpm.h>
36#include <VBox/rem.h>
37#include <VBox/em.h>
38#include <VBox/hwaccm.h>
39#include "PGMInternal.h"
40#include <VBox/vm.h>
41#include <iprt/assert.h>
42#include <iprt/asm.h>
43#include <iprt/string.h>
44#include <VBox/log.h>
45#include <VBox/param.h>
46#include <VBox/err.h>
47
48
49/*******************************************************************************
50* Structures and Typedefs *
51*******************************************************************************/
52/**
53 * Stated structure for PGM_GST_NAME(HandlerVirtualUpdate) that's
54 * passed to PGM_GST_NAME(VirtHandlerUpdateOne) during enumeration.
55 */
56typedef struct PGMHVUSTATE
57{
58 /** The VM handle. */
59 PVM pVM;
60 /** The todo flags. */
61 RTUINT fTodo;
62 /** The CR4 register value. */
63 uint32_t cr4;
64} PGMHVUSTATE, *PPGMHVUSTATE;
65
66
67/*******************************************************************************
68* Internal Functions *
69*******************************************************************************/
70
71/*
72 * Shadow - 32-bit mode
73 */
74#define PGM_SHW_TYPE PGM_TYPE_32BIT
75#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
76#include "PGMAllShw.h"
77
78/* Guest - real mode */
79#define PGM_GST_TYPE PGM_TYPE_REAL
80#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
81#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
82#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
83#include "PGMAllGst.h"
84#include "PGMAllBth.h"
85#undef BTH_PGMPOOLKIND_PT_FOR_PT
86#undef PGM_BTH_NAME
87#undef PGM_GST_TYPE
88#undef PGM_GST_NAME
89
90/* Guest - protected mode */
91#define PGM_GST_TYPE PGM_TYPE_PROT
92#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
93#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
94#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
95#include "PGMAllGst.h"
96#include "PGMAllBth.h"
97#undef BTH_PGMPOOLKIND_PT_FOR_PT
98#undef PGM_BTH_NAME
99#undef PGM_GST_TYPE
100#undef PGM_GST_NAME
101
102/* Guest - 32-bit mode */
103#define PGM_GST_TYPE PGM_TYPE_32BIT
104#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
105#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
106#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
107#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
108#include "PGMAllGst.h"
109#include "PGMAllBth.h"
110#undef BTH_PGMPOOLKIND_PT_FOR_BIG
111#undef BTH_PGMPOOLKIND_PT_FOR_PT
112#undef PGM_BTH_NAME
113#undef PGM_GST_TYPE
114#undef PGM_GST_NAME
115
116#undef PGM_SHW_TYPE
117#undef PGM_SHW_NAME
118
119
120/*
121 * Shadow - PAE mode
122 */
123#define PGM_SHW_TYPE PGM_TYPE_PAE
124#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
125#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
126#include "PGMAllShw.h"
127
128/* Guest - real mode */
129#define PGM_GST_TYPE PGM_TYPE_REAL
130#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
131#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
132#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
133#include "PGMAllBth.h"
134#undef BTH_PGMPOOLKIND_PT_FOR_PT
135#undef PGM_BTH_NAME
136#undef PGM_GST_TYPE
137#undef PGM_GST_NAME
138
139/* Guest - protected mode */
140#define PGM_GST_TYPE PGM_TYPE_PROT
141#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
142#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
143#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
144#include "PGMAllBth.h"
145#undef BTH_PGMPOOLKIND_PT_FOR_PT
146#undef PGM_BTH_NAME
147#undef PGM_GST_TYPE
148#undef PGM_GST_NAME
149
150/* Guest - 32-bit mode */
151#define PGM_GST_TYPE PGM_TYPE_32BIT
152#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
153#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
154#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
155#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
156#include "PGMAllBth.h"
157#undef BTH_PGMPOOLKIND_PT_FOR_BIG
158#undef BTH_PGMPOOLKIND_PT_FOR_PT
159#undef PGM_BTH_NAME
160#undef PGM_GST_TYPE
161#undef PGM_GST_NAME
162
163
164/* Guest - PAE mode */
165#define PGM_GST_TYPE PGM_TYPE_PAE
166#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
167#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
168#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
169#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
170#include "PGMAllGst.h"
171#include "PGMAllBth.h"
172#undef BTH_PGMPOOLKIND_PT_FOR_BIG
173#undef BTH_PGMPOOLKIND_PT_FOR_PT
174#undef PGM_BTH_NAME
175#undef PGM_GST_TYPE
176#undef PGM_GST_NAME
177
178#undef PGM_SHW_TYPE
179#undef PGM_SHW_NAME
180
181
182#ifndef IN_GC /* AMD64 implies VT-x/AMD-V */
183/*
184 * Shadow - AMD64 mode
185 */
186#define PGM_SHW_TYPE PGM_TYPE_AMD64
187#define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
188#include "PGMAllShw.h"
189
190/* Guest - protected mode */
191#define PGM_GST_TYPE PGM_TYPE_PROT
192#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
193#define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_PROT(name)
194#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
195#include "PGMAllBth.h"
196#undef BTH_PGMPOOLKIND_PT_FOR_PT
197#undef PGM_BTH_NAME
198#undef PGM_GST_TYPE
199#undef PGM_GST_NAME
200
201/* Guest - AMD64 mode */
202#define PGM_GST_TYPE PGM_TYPE_AMD64
203#define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
204#define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
205#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
206#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
207#include "PGMAllGst.h"
208#include "PGMAllBth.h"
209#undef BTH_PGMPOOLKIND_PT_FOR_BIG
210#undef BTH_PGMPOOLKIND_PT_FOR_PT
211#undef PGM_BTH_NAME
212#undef PGM_GST_TYPE
213#undef PGM_GST_NAME
214
215#undef PGM_SHW_TYPE
216#undef PGM_SHW_NAME
217
218/*
219 * Shadow - Nested paging mode
220 */
221#define PGM_SHW_TYPE PGM_TYPE_NESTED
222#define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
223#include "PGMAllShw.h"
224
225/* Guest - real mode */
226#define PGM_GST_TYPE PGM_TYPE_REAL
227#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
228#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
229#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
230#include "PGMAllBth.h"
231#undef BTH_PGMPOOLKIND_PT_FOR_PT
232#undef PGM_BTH_NAME
233#undef PGM_GST_TYPE
234#undef PGM_GST_NAME
235
236/* Guest - protected mode */
237#define PGM_GST_TYPE PGM_TYPE_PROT
238#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
239#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
240#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
241#include "PGMAllBth.h"
242#undef BTH_PGMPOOLKIND_PT_FOR_PT
243#undef PGM_BTH_NAME
244#undef PGM_GST_TYPE
245#undef PGM_GST_NAME
246
247/* Guest - 32-bit mode */
248#define PGM_GST_TYPE PGM_TYPE_32BIT
249#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
250#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
251#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
252#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
253#include "PGMAllBth.h"
254#undef BTH_PGMPOOLKIND_PT_FOR_BIG
255#undef BTH_PGMPOOLKIND_PT_FOR_PT
256#undef PGM_BTH_NAME
257#undef PGM_GST_TYPE
258#undef PGM_GST_NAME
259
260/* Guest - PAE mode */
261#define PGM_GST_TYPE PGM_TYPE_PAE
262#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
263#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
264#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
265#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
266#include "PGMAllBth.h"
267#undef BTH_PGMPOOLKIND_PT_FOR_BIG
268#undef BTH_PGMPOOLKIND_PT_FOR_PT
269#undef PGM_BTH_NAME
270#undef PGM_GST_TYPE
271#undef PGM_GST_NAME
272
273/* Guest - AMD64 mode */
274#define PGM_GST_TYPE PGM_TYPE_AMD64
275#define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
276#define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
277#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
278#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
279#include "PGMAllBth.h"
280#undef BTH_PGMPOOLKIND_PT_FOR_BIG
281#undef BTH_PGMPOOLKIND_PT_FOR_PT
282#undef PGM_BTH_NAME
283#undef PGM_GST_TYPE
284#undef PGM_GST_NAME
285
286#undef PGM_SHW_TYPE
287#undef PGM_SHW_NAME
288#endif
289
290/**
291 * #PF Handler.
292 *
293 * @returns VBox status code (appropriate for trap handling and GC return).
294 * @param pVM VM Handle.
295 * @param uErr The trap error code.
296 * @param pRegFrame Trap register frame.
297 * @param pvFault The fault address.
298 */
299PGMDECL(int) PGMTrap0eHandler(PVM pVM, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
300{
301 LogFlow(("PGMTrap0eHandler: uErr=%#x pvFault=%VGv eip=%VGv\n", (uint32_t)uErr, pvFault, pRegFrame->rip));
302 STAM_PROFILE_START(&pVM->pgm.s.StatGCTrap0e, a);
303 STAM_STATS({ pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = NULL; } );
304
305
306#ifdef VBOX_WITH_STATISTICS
307 /*
308 * Error code stats.
309 */
310 if (uErr & X86_TRAP_PF_US)
311 {
312 if (!(uErr & X86_TRAP_PF_P))
313 {
314 if (uErr & X86_TRAP_PF_RW)
315 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSNotPresentWrite);
316 else
317 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSNotPresentRead);
318 }
319 else if (uErr & X86_TRAP_PF_RW)
320 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSWrite);
321 else if (uErr & X86_TRAP_PF_RSVD)
322 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSReserved);
323 else if (uErr & X86_TRAP_PF_ID)
324 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSNXE);
325 else
326 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eUSRead);
327 }
328 else
329 { /* Supervisor */
330 if (!(uErr & X86_TRAP_PF_P))
331 {
332 if (uErr & X86_TRAP_PF_RW)
333 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eSVNotPresentWrite);
334 else
335 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eSVNotPresentRead);
336 }
337 else if (uErr & X86_TRAP_PF_RW)
338 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eSVWrite);
339 else if (uErr & X86_TRAP_PF_ID)
340 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eSNXE);
341 else if (uErr & X86_TRAP_PF_RSVD)
342 STAM_COUNTER_INC(&pVM->pgm.s.StatGCTrap0eSVReserved);
343 }
344#endif
345
346 /*
347 * Call the worker.
348 */
349 int rc = PGM_BTH_PFN(Trap0eHandler, pVM)(pVM, uErr, pRegFrame, pvFault);
350 if (rc == VINF_PGM_SYNCPAGE_MODIFIED_PDE)
351 rc = VINF_SUCCESS;
352 STAM_STATS({ if (!pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution))
353 pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution) = &pVM->pgm.s.StatTrap0eMisc; });
354 STAM_PROFILE_STOP_EX(&pVM->pgm.s.StatGCTrap0e, pVM->pgm.s.CTXSUFF(pStatTrap0eAttribution), a);
355 return rc;
356}
357
358/**
359 * Prefetch a page
360 *
361 * Typically used to sync commonly used pages before entering raw mode
362 * after a CR3 reload.
363 *
364 * @returns VBox status code suitable for scheduling.
365 * @retval VINF_SUCCESS on success.
366 * @retval VINF_PGM_SYNC_CR3 if we're out of shadow pages or something like that.
367 * @param pVM VM handle.
368 * @param GCPtrPage Page to invalidate.
369 */
370PGMDECL(int) PGMPrefetchPage(PVM pVM, RTGCPTR GCPtrPage)
371{
372 STAM_PROFILE_START(&pVM->pgm.s.StatHCPrefetch, a);
373 int rc = PGM_BTH_PFN(PrefetchPage, pVM)(pVM, (RTGCUINTPTR)GCPtrPage);
374 STAM_PROFILE_STOP(&pVM->pgm.s.StatHCPrefetch, a);
375 AssertMsg(rc == VINF_SUCCESS || rc == VINF_PGM_SYNC_CR3 || VBOX_FAILURE(rc), ("rc=%Vrc\n", rc));
376 return rc;
377}
378
379
380/**
381 * Gets the mapping corresponding to the specified address (if any).
382 *
383 * @returns Pointer to the mapping.
384 * @returns NULL if not
385 *
386 * @param pVM The virtual machine.
387 * @param GCPtr The guest context pointer.
388 */
389PPGMMAPPING pgmGetMapping(PVM pVM, RTGCPTR GCPtr)
390{
391 PPGMMAPPING pMapping = CTXALLSUFF(pVM->pgm.s.pMappings);
392 while (pMapping)
393 {
394 if ((uintptr_t)GCPtr < (uintptr_t)pMapping->GCPtr)
395 break;
396 if ((uintptr_t)GCPtr - (uintptr_t)pMapping->GCPtr < pMapping->cb)
397 {
398 STAM_COUNTER_INC(&pVM->pgm.s.StatGCSyncPTConflict);
399 return pMapping;
400 }
401 pMapping = CTXALLSUFF(pMapping->pNext);
402 }
403 return NULL;
404}
405
406
407/**
408 * Verifies a range of pages for read or write access
409 *
410 * Only checks the guest's page tables
411 *
412 * @returns VBox status code.
413 * @param pVM VM handle.
414 * @param Addr Guest virtual address to check
415 * @param cbSize Access size
416 * @param fAccess Access type (r/w, user/supervisor (X86_PTE_*))
417 */
418PGMDECL(int) PGMIsValidAccess(PVM pVM, RTGCUINTPTR Addr, uint32_t cbSize, uint32_t fAccess)
419{
420 /*
421 * Validate input.
422 */
423 if (fAccess & ~(X86_PTE_US | X86_PTE_RW))
424 {
425 AssertMsgFailed(("PGMIsValidAccess: invalid access type %08x\n", fAccess));
426 return VERR_INVALID_PARAMETER;
427 }
428
429 uint64_t fPage;
430 int rc = PGMGstGetPage(pVM, (RTGCPTR)Addr, &fPage, NULL);
431 if (VBOX_FAILURE(rc))
432 {
433 Log(("PGMIsValidAccess: access violation for %VGv rc=%d\n", Addr, rc));
434 return VINF_EM_RAW_GUEST_TRAP;
435 }
436
437 /*
438 * Check if the access would cause a page fault
439 *
440 * Note that hypervisor page directories are not present in the guest's tables, so this check
441 * is sufficient.
442 */
443 bool fWrite = !!(fAccess & X86_PTE_RW);
444 bool fUser = !!(fAccess & X86_PTE_US);
445 if ( !(fPage & X86_PTE_P)
446 || (fWrite && !(fPage & X86_PTE_RW))
447 || (fUser && !(fPage & X86_PTE_US)) )
448 {
449 Log(("PGMIsValidAccess: access violation for %VGv attr %#llx vs %d:%d\n", Addr, fPage, fWrite, fUser));
450 return VINF_EM_RAW_GUEST_TRAP;
451 }
452 if ( VBOX_SUCCESS(rc)
453 && PAGE_ADDRESS(Addr) != PAGE_ADDRESS(Addr + cbSize))
454 return PGMIsValidAccess(pVM, Addr + PAGE_SIZE, (cbSize > PAGE_SIZE) ? cbSize - PAGE_SIZE : 1, fAccess);
455 return rc;
456}
457
458
459/**
460 * Verifies a range of pages for read or write access
461 *
462 * Supports handling of pages marked for dirty bit tracking and CSAM
463 *
464 * @returns VBox status code.
465 * @param pVM VM handle.
466 * @param Addr Guest virtual address to check
467 * @param cbSize Access size
468 * @param fAccess Access type (r/w, user/supervisor (X86_PTE_*))
469 */
470PGMDECL(int) PGMVerifyAccess(PVM pVM, RTGCUINTPTR Addr, uint32_t cbSize, uint32_t fAccess)
471{
472 /*
473 * Validate input.
474 */
475 if (fAccess & ~(X86_PTE_US | X86_PTE_RW))
476 {
477 AssertMsgFailed(("PGMVerifyAccess: invalid access type %08x\n", fAccess));
478 return VERR_INVALID_PARAMETER;
479 }
480
481 uint64_t fPageGst;
482 int rc = PGMGstGetPage(pVM, (RTGCPTR)Addr, &fPageGst, NULL);
483 if (VBOX_FAILURE(rc))
484 {
485 Log(("PGMVerifyAccess: access violation for %VGv rc=%d\n", Addr, rc));
486 return VINF_EM_RAW_GUEST_TRAP;
487 }
488
489 /*
490 * Check if the access would cause a page fault
491 *
492 * Note that hypervisor page directories are not present in the guest's tables, so this check
493 * is sufficient.
494 */
495 const bool fWrite = !!(fAccess & X86_PTE_RW);
496 const bool fUser = !!(fAccess & X86_PTE_US);
497 if ( !(fPageGst & X86_PTE_P)
498 || (fWrite && !(fPageGst & X86_PTE_RW))
499 || (fUser && !(fPageGst & X86_PTE_US)) )
500 {
501 Log(("PGMVerifyAccess: access violation for %VGv attr %#llx vs %d:%d\n", Addr, fPageGst, fWrite, fUser));
502 return VINF_EM_RAW_GUEST_TRAP;
503 }
504
505 if (!HWACCMIsNestedPagingActive(pVM))
506 {
507 /*
508 * Next step is to verify if we protected this page for dirty bit tracking or for CSAM scanning
509 */
510 rc = PGMShwGetPage(pVM, (RTGCPTR)Addr, NULL, NULL);
511 if ( rc == VERR_PAGE_NOT_PRESENT
512 || rc == VERR_PAGE_TABLE_NOT_PRESENT)
513 {
514 /*
515 * Page is not present in our page tables.
516 * Try to sync it!
517 */
518 Assert(X86_TRAP_PF_RW == X86_PTE_RW && X86_TRAP_PF_US == X86_PTE_US);
519 uint32_t uErr = fAccess & (X86_TRAP_PF_RW | X86_TRAP_PF_US);
520 rc = PGM_BTH_PFN(VerifyAccessSyncPage, pVM)(pVM, Addr, fPageGst, uErr);
521 if (rc != VINF_SUCCESS)
522 return rc;
523 }
524 else
525 AssertMsg(rc == VINF_SUCCESS, ("PGMShwGetPage %VGv failed with %Vrc\n", Addr, rc));
526 }
527
528#if 0 /* def VBOX_STRICT; triggers too often now */
529 /*
530 * This check is a bit paranoid, but useful.
531 */
532 /** @note this will assert when writing to monitored pages (a bit annoying actually) */
533 uint64_t fPageShw;
534 rc = PGMShwGetPage(pVM, (RTGCPTR)Addr, &fPageShw, NULL);
535 if ( (rc == VERR_PAGE_NOT_PRESENT || VBOX_FAILURE(rc))
536 || (fWrite && !(fPageShw & X86_PTE_RW))
537 || (fUser && !(fPageShw & X86_PTE_US)) )
538 {
539 AssertMsgFailed(("Unexpected access violation for %VGv! rc=%Vrc write=%d user=%d\n",
540 Addr, rc, fWrite && !(fPageShw & X86_PTE_RW), fUser && !(fPageShw & X86_PTE_US)));
541 return VINF_EM_RAW_GUEST_TRAP;
542 }
543#endif
544
545 if ( VBOX_SUCCESS(rc)
546 && ( PAGE_ADDRESS(Addr) != PAGE_ADDRESS(Addr + cbSize - 1)
547 || Addr + cbSize < Addr))
548 {
549 /* Don't recursively call PGMVerifyAccess as we might run out of stack. */
550 for (;;)
551 {
552 Addr += PAGE_SIZE;
553 if (cbSize > PAGE_SIZE)
554 cbSize -= PAGE_SIZE;
555 else
556 cbSize = 1;
557 rc = PGMVerifyAccess(pVM, Addr, 1, fAccess);
558 if (rc != VINF_SUCCESS)
559 break;
560 if (PAGE_ADDRESS(Addr) == PAGE_ADDRESS(Addr + cbSize - 1))
561 break;
562 }
563 }
564 return rc;
565}
566
567
568#ifndef IN_GC
569/**
570 * Emulation of the invlpg instruction (HC only actually).
571 *
572 * @returns VBox status code.
573 * @param pVM VM handle.
574 * @param GCPtrPage Page to invalidate.
575 * @remark ASSUMES the page table entry or page directory is
576 * valid. Fairly safe, but there could be edge cases!
577 * @todo Flush page or page directory only if necessary!
578 */
579PGMDECL(int) PGMInvalidatePage(PVM pVM, RTGCPTR GCPtrPage)
580{
581 int rc;
582
583 Log3(("PGMInvalidatePage: GCPtrPage=%VGv\n", GCPtrPage));
584
585 /** @todo merge PGMGCInvalidatePage with this one */
586
587#ifndef IN_RING3
588 /*
589 * Notify the recompiler so it can record this instruction.
590 * Failure happens when it's out of space. We'll return to HC in that case.
591 */
592 rc = REMNotifyInvalidatePage(pVM, GCPtrPage);
593 if (VBOX_FAILURE(rc))
594 return rc;
595#endif
596
597 STAM_PROFILE_START(&CTXMID(pVM->pgm.s.Stat,InvalidatePage), a);
598 rc = PGM_BTH_PFN(InvalidatePage, pVM)(pVM, GCPtrPage);
599 STAM_PROFILE_STOP(&CTXMID(pVM->pgm.s.Stat,InvalidatePage), a);
600
601#ifndef IN_RING0
602 /*
603 * Check if we have a pending update of the CR3 monitoring.
604 */
605 if ( VBOX_SUCCESS(rc)
606 && (pVM->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3))
607 {
608 pVM->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
609 Assert(!pVM->pgm.s.fMappingsFixed);
610 Assert(pVM->pgm.s.GCPhysCR3 == pVM->pgm.s.GCPhysGstCR3Monitored);
611 rc = PGM_GST_PFN(MonitorCR3, pVM)(pVM, pVM->pgm.s.GCPhysCR3);
612 }
613#endif
614
615#ifdef IN_RING3
616 /*
617 * Inform CSAM about the flush
618 */
619 /** @note this is to check if monitored pages have been changed; when we implement callbacks for virtual handlers, this is no longer required. */
620 CSAMR3FlushPage(pVM, GCPtrPage);
621#endif
622 return rc;
623}
624#endif
625
626
627/**
628 * Executes an instruction using the interpreter.
629 *
630 * @returns VBox status code (appropriate for trap handling and GC return).
631 * @param pVM VM handle.
632 * @param pRegFrame Register frame.
633 * @param pvFault Fault address.
634 */
635PGMDECL(int) PGMInterpretInstruction(PVM pVM, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
636{
637 uint32_t cb;
638 int rc = EMInterpretInstruction(pVM, pRegFrame, pvFault, &cb);
639 if (rc == VERR_EM_INTERPRETER)
640 rc = VINF_EM_RAW_EMULATE_INSTR;
641 if (rc != VINF_SUCCESS)
642 Log(("PGMInterpretInstruction: returns %Rrc (pvFault=%VGv)\n", rc, pvFault));
643 return rc;
644}
645
646
647/**
648 * Gets effective page information (from the VMM page directory).
649 *
650 * @returns VBox status.
651 * @param pVM VM Handle.
652 * @param GCPtr Guest Context virtual address of the page.
653 * @param pfFlags Where to store the flags. These are X86_PTE_*.
654 * @param pHCPhys Where to store the HC physical address of the page.
655 * This is page aligned.
656 * @remark You should use PGMMapGetPage() for pages in a mapping.
657 */
658PGMDECL(int) PGMShwGetPage(PVM pVM, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys)
659{
660 return PGM_SHW_PFN(GetPage,pVM)(pVM, (RTGCUINTPTR)GCPtr, pfFlags, pHCPhys);
661}
662
663
664/**
665 * Sets (replaces) the page flags for a range of pages in the shadow context.
666 *
667 * @returns VBox status.
668 * @param pVM VM handle.
669 * @param GCPtr The address of the first page.
670 * @param cb The size of the range in bytes.
671 * @param fFlags Page flags X86_PTE_*, excluding the page mask of course.
672 * @remark You must use PGMMapSetPage() for pages in a mapping.
673 */
674PGMDECL(int) PGMShwSetPage(PVM pVM, RTGCPTR GCPtr, size_t cb, uint64_t fFlags)
675{
676 return PGMShwModifyPage(pVM, GCPtr, cb, fFlags, 0);
677}
678
679
680/**
681 * Modify page flags for a range of pages in the shadow context.
682 *
683 * The existing flags are ANDed with the fMask and ORed with the fFlags.
684 *
685 * @returns VBox status code.
686 * @param pVM VM handle.
687 * @param GCPtr Virtual address of the first page in the range.
688 * @param cb Size (in bytes) of the range to apply the modification to.
689 * @param fFlags The OR mask - page flags X86_PTE_*, excluding the page mask of course.
690 * @param fMask The AND mask - page flags X86_PTE_*.
691 * Be very CAREFUL when ~'ing constants which could be 32-bit!
692 * @remark You must use PGMMapModifyPage() for pages in a mapping.
693 */
694PGMDECL(int) PGMShwModifyPage(PVM pVM, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask)
695{
696 /*
697 * Validate input.
698 */
699 if (fFlags & X86_PTE_PAE_PG_MASK)
700 {
701 AssertMsgFailed(("fFlags=%#llx\n", fFlags));
702 return VERR_INVALID_PARAMETER;
703 }
704 if (!cb)
705 {
706 AssertFailed();
707 return VERR_INVALID_PARAMETER;
708 }
709
710 /*
711 * Align the input.
712 */
713 cb += (RTGCUINTPTR)GCPtr & PAGE_OFFSET_MASK;
714 cb = RT_ALIGN_Z(cb, PAGE_SIZE);
715 GCPtr = (RTGCPTR)((RTGCUINTPTR)GCPtr & PAGE_BASE_GC_MASK); /** @todo this ain't necessary, right... */
716
717 /*
718 * Call worker.
719 */
720 return PGM_SHW_PFN(ModifyPage, pVM)(pVM, (RTGCUINTPTR)GCPtr, cb, fFlags, fMask);
721}
722
723/**
724 * Syncs the SHADOW page directory pointer for the specified address. Allocates
725 * backing pages in case the PDPT entry is missing.
726 *
727 * @returns VBox status.
728 * @param pVM VM handle.
729 * @param GCPtr The address.
730 * @param pGstPdpe Guest PDPT entry
731 * @param ppPD Receives address of page directory
732 */
733PGMDECL(int) PGMShwSyncPAEPDPtr(PVM pVM, RTGCUINTPTR GCPtr, PX86PDPE pGstPdpe, PX86PDPAE *ppPD)
734{
735 PPGM pPGM = &pVM->pgm.s;
736 PPGMPOOL pPool = pPGM->CTXSUFF(pPool);
737 PPGMPOOLPAGE pShwPage;
738 int rc;
739
740 Assert(!HWACCMIsNestedPagingActive(pVM));
741
742 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
743 PX86PDPT pPdpt = pVM->pgm.s.CTXMID(p,PaePDPT);
744 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
745
746 /* Allocate page directory if not present. */
747 if ( !pPdpe->n.u1Present
748 && !(pPdpe->u & X86_PDPE_PG_MASK))
749 {
750 PX86PDPE pPdptGst = &CTXSUFF(pPGM->pGstPaePDPT)->a[iPdPt];
751
752 Assert(!(pPdpe->u & X86_PDPE_PG_MASK));
753 /* Create a reference back to the PDPT by using the index in its shadow page. */
754 rc = pgmPoolAlloc(pVM, pPdptGst->u & X86_PDPE_PG_MASK, PGMPOOLKIND_PAE_PD_FOR_PAE_PD, PGMPOOL_IDX_PDPT, iPdPt, &pShwPage);
755 if (rc == VERR_PGM_POOL_FLUSHED)
756 return VINF_PGM_SYNC_CR3;
757
758 AssertRCReturn(rc, rc);
759 }
760 else
761 {
762 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
763 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
764 }
765 /* The PD was cached or created; hook it up now. */
766 pPdpe->u |= pShwPage->Core.Key
767 | (pGstPdpe->u & ~(X86_PDPE_PG_MASK | X86_PDPE_AVL_MASK | X86_PDPE_PCD | X86_PDPE_PWT));
768
769 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
770 return VINF_SUCCESS;
771}
772
773/**
774 * Gets the SHADOW page directory pointer for the specified address.
775 *
776 * @returns VBox status.
777 * @param pVM VM handle.
778 * @param GCPtr The address.
779 * @param ppPdpt Receives address of pdpt
780 * @param ppPD Receives address of page directory
781 */
782PGMDECL(int) PGMShwGetPAEPDPtr(PVM pVM, RTGCUINTPTR GCPtr, PX86PDPT *ppPdpt, PX86PDPAE *ppPD)
783{
784 PPGM pPGM = &pVM->pgm.s;
785 PPGMPOOL pPool = pPGM->CTXSUFF(pPool);
786 PPGMPOOLPAGE pShwPage;
787
788 Assert(!HWACCMIsNestedPagingActive(pVM));
789
790 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
791 PX86PDPT pPdpt = pVM->pgm.s.CTXMID(p,PaePDPT);
792 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
793
794 *ppPdpt = pPdpt;
795 if (!pPdpe->n.u1Present)
796 return VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT;
797
798 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
799 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
800
801 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
802 return VINF_SUCCESS;
803}
804
805#ifndef IN_GC
806/**
807 * Syncs the SHADOW page directory pointer for the specified address. Allocates
808 * backing pages in case the PDPT or PML4 entry is missing.
809 *
810 * @returns VBox status.
811 * @param pVM VM handle.
812 * @param GCPtr The address.
813 * @param pGstPml4e Guest PML4 entry
814 * @param pGstPdpe Guest PDPT entry
815 * @param ppPD Receives address of page directory
816 */
817PGMDECL(int) PGMShwSyncLongModePDPtr(PVM pVM, RTGCUINTPTR64 GCPtr, PX86PML4E pGstPml4e, PX86PDPE pGstPdpe, PX86PDPAE *ppPD)
818{
819 PPGM pPGM = &pVM->pgm.s;
820 const unsigned iPml4e = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
821 PPGMPOOL pPool = pPGM->CTXSUFF(pPool);
822 PX86PML4E pPml4e;
823 PPGMPOOLPAGE pShwPage;
824 int rc;
825 bool fNestedPaging = HWACCMIsNestedPagingActive(pVM);
826
827 Assert(pVM->pgm.s.pHCPaePML4);
828
829 /* Allocate page directory pointer table if not present. */
830 pPml4e = &pPGM->pHCPaePML4->a[iPml4e];
831 if ( !pPml4e->n.u1Present
832 && !(pPml4e->u & X86_PML4E_PG_MASK))
833 {
834 Assert(!(pPml4e->u & X86_PML4E_PG_MASK));
835
836 if (!fNestedPaging)
837 {
838 Assert(pVM->pgm.s.pHCShwAmd64CR3);
839 Assert(pPGM->pGstPaePML4HC);
840
841 PX86PML4E pPml4eGst = &pPGM->pGstPaePML4HC->a[iPml4e];
842
843 rc = pgmPoolAlloc(pVM, pPml4eGst->u & X86_PML4E_PG_MASK, PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT, pVM->pgm.s.pHCShwAmd64CR3->idx, iPml4e, &pShwPage);
844 }
845 else
846 rc = pgmPoolAlloc(pVM, GCPtr + RT_BIT_64(63) /* hack: make the address unique */, PGMPOOLKIND_64BIT_PDPT_FOR_PHYS, PGMPOOL_IDX_NESTED_ROOT, iPml4e, &pShwPage);
847
848 if (rc == VERR_PGM_POOL_FLUSHED)
849 return VINF_PGM_SYNC_CR3;
850
851 AssertRCReturn(rc, rc);
852 }
853 else
854 {
855 pShwPage = pgmPoolGetPage(pPool, pPml4e->u & X86_PML4E_PG_MASK);
856 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
857 }
858 /* The PDPT was cached or created; hook it up now. */
859 pPml4e->u |= pShwPage->Core.Key
860 | (pGstPml4e->u & ~(X86_PML4E_PG_MASK | X86_PML4E_AVL_MASK | X86_PML4E_PCD | X86_PML4E_PWT));
861
862 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
863 PX86PDPT pPdpt = (PX86PDPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
864 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
865
866 /* Allocate page directory if not present. */
867 if ( !pPdpe->n.u1Present
868 && !(pPdpe->u & X86_PDPE_PG_MASK))
869 {
870 if (!fNestedPaging)
871 {
872 Assert(pPGM->pGstPaePML4HC);
873
874 PX86PML4E pPml4eGst = &pPGM->pGstPaePML4HC->a[iPml4e];
875 PX86PDPT pPdptGst;
876 rc = PGM_GCPHYS_2_PTR(pVM, pPml4eGst->u & X86_PML4E_PG_MASK, &pPdptGst);
877 AssertRCReturn(rc, rc);
878
879 Assert(!(pPdpe->u & X86_PDPE_PG_MASK));
880 /* Create a reference back to the PDPT by using the index in its shadow page. */
881 rc = pgmPoolAlloc(pVM, pPdptGst->a[iPdPt].u & X86_PDPE_PG_MASK, PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD, pShwPage->idx, iPdPt, &pShwPage);
882 }
883 else
884 rc = pgmPoolAlloc(pVM, GCPtr + RT_BIT_64(62) /* hack: make the address unique */, PGMPOOLKIND_64BIT_PD_FOR_PHYS, pShwPage->idx, iPdPt, &pShwPage);
885
886 if (rc == VERR_PGM_POOL_FLUSHED)
887 return VINF_PGM_SYNC_CR3;
888
889 AssertRCReturn(rc, rc);
890 }
891 else
892 {
893 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
894 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
895 }
896 /* The PD was cached or created; hook it up now. */
897 pPdpe->u |= pShwPage->Core.Key
898 | (pGstPdpe->u & ~(X86_PDPE_PG_MASK | X86_PDPE_AVL_MASK | X86_PDPE_PCD | X86_PDPE_PWT));
899
900 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
901 return VINF_SUCCESS;
902}
903
904/**
905 * Gets the SHADOW page directory pointer for the specified address.
906 *
907 * @returns VBox status.
908 * @param pVM VM handle.
909 * @param GCPtr The address.
910 * @param ppPdpt Receives address of pdpt
911 * @param ppPD Receives address of page directory
912 */
913PGMDECL(int) PGMShwGetLongModePDPtr(PVM pVM, RTGCUINTPTR64 GCPtr, PX86PDPT *ppPdpt, PX86PDPAE *ppPD)
914{
915 PPGM pPGM = &pVM->pgm.s;
916 const unsigned iPml4e = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
917 PPGMPOOL pPool = pPGM->CTXSUFF(pPool);
918 PX86PML4E pPml4e;
919 PPGMPOOLPAGE pShwPage;
920
921 AssertReturn(pVM->pgm.s.pHCPaePML4, VERR_INTERNAL_ERROR);
922
923 pPml4e = &pPGM->pHCPaePML4->a[iPml4e];
924 if (!pPml4e->n.u1Present)
925 return VERR_PAGE_MAP_LEVEL4_NOT_PRESENT;
926
927 pShwPage = pgmPoolGetPage(pPool, pPml4e->u & X86_PML4E_PG_MASK);
928 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
929
930 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
931 PX86PDPT pPdpt = (PX86PDPT)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
932 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
933
934 *ppPdpt = pPdpt;
935 if (!pPdpe->n.u1Present)
936 return VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT;
937
938 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
939 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
940
941 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR(pVM, pShwPage);
942 return VINF_SUCCESS;
943}
944#endif
945
946/**
947 * Gets effective Guest OS page information.
948 *
949 * When GCPtr is in a big page, the function will return as if it was a normal
950 * 4KB page. If the need for distinguishing between big and normal page becomes
951 * necessary at a later point, a PGMGstGetPage() will be created for that
952 * purpose.
953 *
954 * @returns VBox status.
955 * @param pVM VM Handle.
956 * @param GCPtr Guest Context virtual address of the page.
957 * @param pfFlags Where to store the flags. These are X86_PTE_*, even for big pages.
958 * @param pGCPhys Where to store the GC physical address of the page.
959 * This is page aligned. The fact that the
960 */
961PGMDECL(int) PGMGstGetPage(PVM pVM, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys)
962{
963 return PGM_GST_PFN(GetPage,pVM)(pVM, (RTGCUINTPTR)GCPtr, pfFlags, pGCPhys);
964}
965
966
967/**
968 * Checks if the page is present.
969 *
970 * @returns true if the page is present.
971 * @returns false if the page is not present.
972 * @param pVM The VM handle.
973 * @param GCPtr Address within the page.
974 */
975PGMDECL(bool) PGMGstIsPagePresent(PVM pVM, RTGCPTR GCPtr)
976{
977 int rc = PGMGstGetPage(pVM, GCPtr, NULL, NULL);
978 return VBOX_SUCCESS(rc);
979}
980
981
982/**
983 * Sets (replaces) the page flags for a range of pages in the guest's tables.
984 *
985 * @returns VBox status.
986 * @param pVM VM handle.
987 * @param GCPtr The address of the first page.
988 * @param cb The size of the range in bytes.
989 * @param fFlags Page flags X86_PTE_*, excluding the page mask of course.
990 */
991PGMDECL(int) PGMGstSetPage(PVM pVM, RTGCPTR GCPtr, size_t cb, uint64_t fFlags)
992{
993 return PGMGstModifyPage(pVM, GCPtr, cb, fFlags, 0);
994}
995
996
997/**
998 * Modify page flags for a range of pages in the guest's tables
999 *
1000 * The existing flags are ANDed with the fMask and ORed with the fFlags.
1001 *
1002 * @returns VBox status code.
1003 * @param pVM VM handle.
1004 * @param GCPtr Virtual address of the first page in the range.
1005 * @param cb Size (in bytes) of the range to apply the modification to.
1006 * @param fFlags The OR mask - page flags X86_PTE_*, excluding the page mask of course.
1007 * @param fMask The AND mask - page flags X86_PTE_*, excluding the page mask of course.
1008 * Be very CAREFUL when ~'ing constants which could be 32-bit!
1009 */
1010PGMDECL(int) PGMGstModifyPage(PVM pVM, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask)
1011{
1012 STAM_PROFILE_START(&CTXMID(pVM->pgm.s.Stat,GstModifyPage), a);
1013
1014 /*
1015 * Validate input.
1016 */
1017 if (fFlags & X86_PTE_PAE_PG_MASK)
1018 {
1019 AssertMsgFailed(("fFlags=%#llx\n", fFlags));
1020 STAM_PROFILE_STOP(&CTXMID(pVM->pgm.s.Stat,GstModifyPage), a);
1021 return VERR_INVALID_PARAMETER;
1022 }
1023
1024 if (!cb)
1025 {
1026 AssertFailed();
1027 STAM_PROFILE_STOP(&CTXMID(pVM->pgm.s.Stat,GstModifyPage), a);
1028 return VERR_INVALID_PARAMETER;
1029 }
1030
1031 LogFlow(("PGMGstModifyPage %VGv %d bytes fFlags=%08llx fMask=%08llx\n", GCPtr, cb, fFlags, fMask));
1032
1033 /*
1034 * Adjust input.
1035 */
1036 cb += (RTGCUINTPTR)GCPtr & PAGE_OFFSET_MASK;
1037 cb = RT_ALIGN_Z(cb, PAGE_SIZE);
1038 GCPtr = (RTGCPTR)((RTGCUINTPTR)GCPtr & PAGE_BASE_GC_MASK);
1039
1040 /*
1041 * Call worker.
1042 */
1043 int rc = PGM_GST_PFN(ModifyPage, pVM)(pVM, (RTGCUINTPTR)GCPtr, cb, fFlags, fMask);
1044
1045 STAM_PROFILE_STOP(&CTXMID(pVM->pgm.s.Stat,GstModifyPage), a);
1046 return rc;
1047}
1048
1049
1050/**
1051 * Gets the current CR3 register value for the shadow memory context.
1052 * @returns CR3 value.
1053 * @param pVM The VM handle.
1054 */
1055PGMDECL(RTHCPHYS) PGMGetHyperCR3(PVM pVM)
1056{
1057 PGMMODE enmShadowMode = pVM->pgm.s.enmShadowMode;
1058 switch (enmShadowMode)
1059 {
1060 case PGMMODE_32_BIT:
1061 return pVM->pgm.s.HCPhys32BitPD;
1062
1063 case PGMMODE_PAE:
1064 case PGMMODE_PAE_NX:
1065 return pVM->pgm.s.HCPhysPaePDPT;
1066
1067 case PGMMODE_AMD64:
1068 case PGMMODE_AMD64_NX:
1069 return pVM->pgm.s.HCPhysPaePML4;
1070
1071 case PGMMODE_NESTED:
1072 return PGMGetNestedCR3(pVM, PGMGetHostMode(pVM));
1073
1074 default:
1075 AssertMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
1076 return ~0;
1077 }
1078}
1079
1080/**
1081 * Gets the current CR3 register value for the nested memory context.
1082 * @returns CR3 value.
1083 * @param pVM The VM handle.
1084 */
1085PGMDECL(RTHCPHYS) PGMGetNestedCR3(PVM pVM, PGMMODE enmShadowMode)
1086{
1087 switch (enmShadowMode)
1088 {
1089 case PGMMODE_32_BIT:
1090 return pVM->pgm.s.HCPhys32BitPD;
1091
1092 case PGMMODE_PAE:
1093 case PGMMODE_PAE_NX:
1094 return pVM->pgm.s.HCPhysPaePDPT;
1095
1096 case PGMMODE_AMD64:
1097 case PGMMODE_AMD64_NX:
1098 return pVM->pgm.s.HCPhysPaePML4;
1099
1100 default:
1101 AssertMsgFailed(("enmShadowMode=%d\n", enmShadowMode));
1102 return ~0;
1103 }
1104}
1105
1106
1107/**
1108 * Gets the CR3 register value for the 32-Bit shadow memory context.
1109 * @returns CR3 value.
1110 * @param pVM The VM handle.
1111 */
1112PGMDECL(RTHCPHYS) PGMGetHyper32BitCR3(PVM pVM)
1113{
1114 return pVM->pgm.s.HCPhys32BitPD;
1115}
1116
1117
1118/**
1119 * Gets the CR3 register value for the PAE shadow memory context.
1120 * @returns CR3 value.
1121 * @param pVM The VM handle.
1122 */
1123PGMDECL(RTHCPHYS) PGMGetHyperPaeCR3(PVM pVM)
1124{
1125 return pVM->pgm.s.HCPhysPaePDPT;
1126}
1127
1128
1129/**
1130 * Gets the CR3 register value for the AMD64 shadow memory context.
1131 * @returns CR3 value.
1132 * @param pVM The VM handle.
1133 */
1134PGMDECL(RTHCPHYS) PGMGetHyperAmd64CR3(PVM pVM)
1135{
1136 return pVM->pgm.s.HCPhysPaePML4;
1137}
1138
1139
1140/**
1141 * Gets the current CR3 register value for the HC intermediate memory context.
1142 * @returns CR3 value.
1143 * @param pVM The VM handle.
1144 */
1145PGMDECL(RTHCPHYS) PGMGetInterHCCR3(PVM pVM)
1146{
1147 switch (pVM->pgm.s.enmHostMode)
1148 {
1149 case SUPPAGINGMODE_32_BIT:
1150 case SUPPAGINGMODE_32_BIT_GLOBAL:
1151 return pVM->pgm.s.HCPhysInterPD;
1152
1153 case SUPPAGINGMODE_PAE:
1154 case SUPPAGINGMODE_PAE_GLOBAL:
1155 case SUPPAGINGMODE_PAE_NX:
1156 case SUPPAGINGMODE_PAE_GLOBAL_NX:
1157 return pVM->pgm.s.HCPhysInterPaePDPT;
1158
1159 case SUPPAGINGMODE_AMD64:
1160 case SUPPAGINGMODE_AMD64_GLOBAL:
1161 case SUPPAGINGMODE_AMD64_NX:
1162 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1163 return pVM->pgm.s.HCPhysInterPaePDPT;
1164
1165 default:
1166 AssertMsgFailed(("enmHostMode=%d\n", pVM->pgm.s.enmHostMode));
1167 return ~0;
1168 }
1169}
1170
1171
1172/**
1173 * Gets the current CR3 register value for the GC intermediate memory context.
1174 * @returns CR3 value.
1175 * @param pVM The VM handle.
1176 */
1177PGMDECL(RTHCPHYS) PGMGetInterGCCR3(PVM pVM)
1178{
1179 switch (pVM->pgm.s.enmShadowMode)
1180 {
1181 case PGMMODE_32_BIT:
1182 return pVM->pgm.s.HCPhysInterPD;
1183
1184 case PGMMODE_PAE:
1185 case PGMMODE_PAE_NX:
1186 return pVM->pgm.s.HCPhysInterPaePDPT;
1187
1188 case PGMMODE_AMD64:
1189 case PGMMODE_AMD64_NX:
1190 return pVM->pgm.s.HCPhysInterPaePML4;
1191
1192 case PGMMODE_NESTED:
1193 return 0; /* not relevant */
1194
1195 default:
1196 AssertMsgFailed(("enmShadowMode=%d\n", pVM->pgm.s.enmShadowMode));
1197 return ~0;
1198 }
1199}
1200
1201
1202/**
1203 * Gets the CR3 register value for the 32-Bit intermediate memory context.
1204 * @returns CR3 value.
1205 * @param pVM The VM handle.
1206 */
1207PGMDECL(RTHCPHYS) PGMGetInter32BitCR3(PVM pVM)
1208{
1209 return pVM->pgm.s.HCPhysInterPD;
1210}
1211
1212
1213/**
1214 * Gets the CR3 register value for the PAE intermediate memory context.
1215 * @returns CR3 value.
1216 * @param pVM The VM handle.
1217 */
1218PGMDECL(RTHCPHYS) PGMGetInterPaeCR3(PVM pVM)
1219{
1220 return pVM->pgm.s.HCPhysInterPaePDPT;
1221}
1222
1223
1224/**
1225 * Gets the CR3 register value for the AMD64 intermediate memory context.
1226 * @returns CR3 value.
1227 * @param pVM The VM handle.
1228 */
1229PGMDECL(RTHCPHYS) PGMGetInterAmd64CR3(PVM pVM)
1230{
1231 return pVM->pgm.s.HCPhysInterPaePML4;
1232}
1233
1234
1235/**
1236 * Performs and schedules necessary updates following a CR3 load or reload.
1237 *
1238 * This will normally involve mapping the guest PD or nPDPT
1239 *
1240 * @returns VBox status code.
1241 * @retval VINF_PGM_SYNC_CR3 if monitoring requires a CR3 sync. This can
1242 * safely be ignored and overridden since the FF will be set too then.
1243 * @param pVM VM handle.
1244 * @param cr3 The new cr3.
1245 * @param fGlobal Indicates whether this is a global flush or not.
1246 */
1247PGMDECL(int) PGMFlushTLB(PVM pVM, uint64_t cr3, bool fGlobal)
1248{
1249 STAM_PROFILE_START(&pVM->pgm.s.StatFlushTLB, a);
1250
1251 /*
1252 * Always flag the necessary updates; necessary for hardware acceleration
1253 */
1254 VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
1255 if (fGlobal)
1256 VM_FF_SET(pVM, VM_FF_PGM_SYNC_CR3);
1257 LogFlow(("PGMFlushTLB: cr3=%VX64 OldCr3=%VX64 fGlobal=%d\n", cr3, pVM->pgm.s.GCPhysCR3, fGlobal));
1258
1259 /*
1260 * Remap the CR3 content and adjust the monitoring if CR3 was actually changed.
1261 */
1262 int rc = VINF_SUCCESS;
1263 RTGCPHYS GCPhysCR3;
1264 if ( pVM->pgm.s.enmGuestMode == PGMMODE_PAE
1265 || pVM->pgm.s.enmGuestMode == PGMMODE_PAE_NX
1266 || pVM->pgm.s.enmGuestMode == PGMMODE_AMD64
1267 || pVM->pgm.s.enmGuestMode == PGMMODE_AMD64_NX)
1268 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAE_PAGE_MASK);
1269 else
1270 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAGE_MASK);
1271 if (pVM->pgm.s.GCPhysCR3 != GCPhysCR3)
1272 {
1273 pVM->pgm.s.GCPhysCR3 = GCPhysCR3;
1274 rc = PGM_GST_PFN(MapCR3, pVM)(pVM, GCPhysCR3);
1275 if (VBOX_SUCCESS(rc) && !pVM->pgm.s.fMappingsFixed)
1276 {
1277 pVM->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
1278 rc = PGM_GST_PFN(MonitorCR3, pVM)(pVM, GCPhysCR3);
1279 }
1280 if (fGlobal)
1281 STAM_COUNTER_INC(&pVM->pgm.s.StatFlushTLBNewCR3Global);
1282 else
1283 STAM_COUNTER_INC(&pVM->pgm.s.StatFlushTLBNewCR3);
1284 }
1285 else
1286 {
1287 /*
1288 * Check if we have a pending update of the CR3 monitoring.
1289 */
1290 if (pVM->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3)
1291 {
1292 pVM->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
1293 Assert(!pVM->pgm.s.fMappingsFixed);
1294 rc = PGM_GST_PFN(MonitorCR3, pVM)(pVM, GCPhysCR3);
1295 }
1296 if (fGlobal)
1297 STAM_COUNTER_INC(&pVM->pgm.s.StatFlushTLBSameCR3Global);
1298 else
1299 STAM_COUNTER_INC(&pVM->pgm.s.StatFlushTLBSameCR3);
1300 }
1301
1302 STAM_PROFILE_STOP(&pVM->pgm.s.StatFlushTLB, a);
1303 return rc;
1304}
1305
1306/**
1307 * Performs and schedules necessary updates following a CR3 load or reload,
1308 * without actually flushing the TLB as with PGMFlushTLB.
1309 *
1310 * This will normally involve mapping the guest PD or nPDPT
1311 *
1312 * @returns VBox status code.
1313 * @retval VINF_PGM_SYNC_CR3 if monitoring requires a CR3 sync. This can
1314 * safely be ignored and overridden since the FF will be set too then.
1315 * @param pVM VM handle.
1316 * @param cr3 The new cr3.
1317 */
1318PGMDECL(int) PGMUpdateCR3(PVM pVM, uint64_t cr3)
1319{
1320 LogFlow(("PGMUpdateCR3: cr3=%VX64 OldCr3=%VX64\n", cr3, pVM->pgm.s.GCPhysCR3));
1321
1322 /* We assume we're only called in nested paging mode. */
1323 Assert(pVM->pgm.s.fMappingsFixed);
1324 Assert(!(pVM->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3));
1325 Assert(pVM->pgm.s.enmShadowMode == PGMMODE_NESTED);
1326
1327 /*
1328 * Remap the CR3 content and adjust the monitoring if CR3 was actually changed.
1329 */
1330 int rc = VINF_SUCCESS;
1331 RTGCPHYS GCPhysCR3;
1332 if ( pVM->pgm.s.enmGuestMode == PGMMODE_PAE
1333 || pVM->pgm.s.enmGuestMode == PGMMODE_PAE_NX
1334 || pVM->pgm.s.enmGuestMode == PGMMODE_AMD64
1335 || pVM->pgm.s.enmGuestMode == PGMMODE_AMD64_NX)
1336 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAE_PAGE_MASK);
1337 else
1338 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAGE_MASK);
1339 if (pVM->pgm.s.GCPhysCR3 != GCPhysCR3)
1340 {
1341 pVM->pgm.s.GCPhysCR3 = GCPhysCR3;
1342 rc = PGM_GST_PFN(MapCR3, pVM)(pVM, GCPhysCR3);
1343 }
1344 AssertRC(rc);
1345 return rc;
1346}
1347
1348/**
1349 * Synchronize the paging structures.
1350 *
1351 * This function is called in response to the VM_FF_PGM_SYNC_CR3 and
1352 * VM_FF_PGM_SYNC_CR3_NONGLOBAL. Those two force action flags are set
1353 * in several places, most importantly whenever the CR3 is loaded.
1354 *
1355 * @returns VBox status code.
1356 * @param pVM The virtual machine.
1357 * @param cr0 Guest context CR0 register
1358 * @param cr3 Guest context CR3 register
1359 * @param cr4 Guest context CR4 register
1360 * @param fGlobal Including global page directories or not
1361 */
1362PGMDECL(int) PGMSyncCR3(PVM pVM, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal)
1363{
1364 /*
1365 * We might be called when we shouldn't.
1366 *
1367 * The mode switching will ensure that the PD is resynced
1368 * after every mode switch. So, if we find ourselves here
1369 * when in protected or real mode we can safely disable the
1370 * FF and return immediately.
1371 */
1372 if (pVM->pgm.s.enmGuestMode <= PGMMODE_PROTECTED)
1373 {
1374 Assert((cr0 & (X86_CR0_PG | X86_CR0_PE)) != (X86_CR0_PG | X86_CR0_PE));
1375 VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3);
1376 VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
1377 return VINF_SUCCESS;
1378 }
1379
1380 /* If global pages are not supported, then all flushes are global */
1381 if (!(cr4 & X86_CR4_PGE))
1382 fGlobal = true;
1383 LogFlow(("PGMSyncCR3: cr0=%VX64 cr3=%VX64 cr4=%VX64 fGlobal=%d[%d,%d]\n", cr0, cr3, cr4, fGlobal,
1384 VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3), VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL)));
1385
1386 /*
1387 * Let the 'Bth' function do the work and we'll just keep track of the flags.
1388 */
1389 STAM_PROFILE_START(&pVM->pgm.s.CTXMID(Stat,SyncCR3), a);
1390 int rc = PGM_BTH_PFN(SyncCR3, pVM)(pVM, cr0, cr3, cr4, fGlobal);
1391 STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncCR3), a);
1392 AssertMsg(rc == VINF_SUCCESS || rc == VINF_PGM_SYNC_CR3 || VBOX_FAILURE(rc), ("rc=%VRc\n", rc));
1393 if (rc == VINF_SUCCESS)
1394 {
1395 if (!(pVM->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS))
1396 {
1397 VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3);
1398 VM_FF_CLEAR(pVM, VM_FF_PGM_SYNC_CR3_NON_GLOBAL);
1399 }
1400
1401 /*
1402 * Check if we have a pending update of the CR3 monitoring.
1403 */
1404 if (pVM->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3)
1405 {
1406 pVM->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
1407 Assert(!pVM->pgm.s.fMappingsFixed);
1408 Assert(pVM->pgm.s.GCPhysCR3 == pVM->pgm.s.GCPhysGstCR3Monitored);
1409 rc = PGM_GST_PFN(MonitorCR3, pVM)(pVM, pVM->pgm.s.GCPhysCR3);
1410 }
1411 }
1412
1413 /*
1414 * Now flush the CR3 (guest context).
1415 */
1416 if (rc == VINF_SUCCESS)
1417 PGM_INVL_GUEST_TLBS();
1418 return rc;
1419}
1420
1421
1422/**
1423 * Called whenever CR0 or CR4 in a way which may change
1424 * the paging mode.
1425 *
1426 * @returns VBox status code fit for scheduling in GC and R0.
1427 * @retval VINF_SUCCESS if the was no change, or it was successfully dealt with.
1428 * @retval VINF_PGM_CHANGE_MODE if we're in GC or R0 and the mode changes.
1429 * @param pVM VM handle.
1430 * @param cr0 The new cr0.
1431 * @param cr4 The new cr4.
1432 * @param efer The new extended feature enable register.
1433 */
1434PGMDECL(int) PGMChangeMode(PVM pVM, uint64_t cr0, uint64_t cr4, uint64_t efer)
1435{
1436 PGMMODE enmGuestMode;
1437
1438 /*
1439 * Calc the new guest mode.
1440 */
1441 if (!(cr0 & X86_CR0_PE))
1442 enmGuestMode = PGMMODE_REAL;
1443 else if (!(cr0 & X86_CR0_PG))
1444 enmGuestMode = PGMMODE_PROTECTED;
1445 else if (!(cr4 & X86_CR4_PAE))
1446 enmGuestMode = PGMMODE_32_BIT;
1447 else if (!(efer & MSR_K6_EFER_LME))
1448 {
1449 if (!(efer & MSR_K6_EFER_NXE))
1450 enmGuestMode = PGMMODE_PAE;
1451 else
1452 enmGuestMode = PGMMODE_PAE_NX;
1453 }
1454 else
1455 {
1456 if (!(efer & MSR_K6_EFER_NXE))
1457 enmGuestMode = PGMMODE_AMD64;
1458 else
1459 enmGuestMode = PGMMODE_AMD64_NX;
1460 }
1461
1462 /*
1463 * Did it change?
1464 */
1465 if (pVM->pgm.s.enmGuestMode == enmGuestMode)
1466 return VINF_SUCCESS;
1467#ifdef IN_RING3
1468 return PGMR3ChangeMode(pVM, enmGuestMode);
1469#else
1470 Log(("PGMChangeMode: returns VINF_PGM_CHANGE_MODE.\n"));
1471 return VINF_PGM_CHANGE_MODE;
1472#endif
1473}
1474
1475
1476/**
1477 * Gets the current guest paging mode.
1478 *
1479 * If you just need the CPU mode (real/protected/long), use CPUMGetGuestMode().
1480 *
1481 * @returns The current paging mode.
1482 * @param pVM The VM handle.
1483 */
1484PGMDECL(PGMMODE) PGMGetGuestMode(PVM pVM)
1485{
1486 return pVM->pgm.s.enmGuestMode;
1487}
1488
1489
1490/**
1491 * Gets the current shadow paging mode.
1492 *
1493 * @returns The current paging mode.
1494 * @param pVM The VM handle.
1495 */
1496PGMDECL(PGMMODE) PGMGetShadowMode(PVM pVM)
1497{
1498 return pVM->pgm.s.enmShadowMode;
1499}
1500
1501/**
1502 * Gets the current host paging mode.
1503 *
1504 * @returns The current paging mode.
1505 * @param pVM The VM handle.
1506 */
1507PGMDECL(PGMMODE) PGMGetHostMode(PVM pVM)
1508{
1509 switch (pVM->pgm.s.enmHostMode)
1510 {
1511 case SUPPAGINGMODE_32_BIT:
1512 case SUPPAGINGMODE_32_BIT_GLOBAL:
1513 return PGMMODE_32_BIT;
1514
1515 case SUPPAGINGMODE_PAE:
1516 case SUPPAGINGMODE_PAE_GLOBAL:
1517 return PGMMODE_PAE;
1518
1519 case SUPPAGINGMODE_PAE_NX:
1520 case SUPPAGINGMODE_PAE_GLOBAL_NX:
1521 return PGMMODE_PAE_NX;
1522
1523 case SUPPAGINGMODE_AMD64:
1524 case SUPPAGINGMODE_AMD64_GLOBAL:
1525 return PGMMODE_AMD64;
1526
1527 case SUPPAGINGMODE_AMD64_NX:
1528 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1529 return PGMMODE_AMD64_NX;
1530
1531 default: AssertMsgFailed(("enmHostMode=%d\n", pVM->pgm.s.enmHostMode)); break;
1532 }
1533
1534 return PGMMODE_INVALID;
1535}
1536
1537
1538/**
1539 * Get mode name.
1540 *
1541 * @returns read-only name string.
1542 * @param enmMode The mode which name is desired.
1543 */
1544PGMDECL(const char *) PGMGetModeName(PGMMODE enmMode)
1545{
1546 switch (enmMode)
1547 {
1548 case PGMMODE_REAL: return "real";
1549 case PGMMODE_PROTECTED: return "protected";
1550 case PGMMODE_32_BIT: return "32-bit";
1551 case PGMMODE_PAE: return "PAE";
1552 case PGMMODE_PAE_NX: return "PAE+NX";
1553 case PGMMODE_AMD64: return "AMD64";
1554 case PGMMODE_AMD64_NX: return "AMD64+NX";
1555 default: return "unknown mode value";
1556 }
1557}
1558
1559
1560/**
1561 * Acquire the PGM lock.
1562 *
1563 * @returns VBox status code
1564 * @param pVM The VM to operate on.
1565 */
1566int pgmLock(PVM pVM)
1567{
1568 int rc = PDMCritSectEnter(&pVM->pgm.s.CritSect, VERR_SEM_BUSY);
1569#ifdef IN_GC
1570 if (rc == VERR_SEM_BUSY)
1571 rc = VMMGCCallHost(pVM, VMMCALLHOST_PGM_LOCK, 0);
1572#elif defined(IN_RING0)
1573 if (rc == VERR_SEM_BUSY)
1574 rc = VMMR0CallHost(pVM, VMMCALLHOST_PGM_LOCK, 0);
1575#endif
1576 AssertRC(rc);
1577 return rc;
1578}
1579
1580
1581/**
1582 * Release the PGM lock.
1583 *
1584 * @returns VBox status code
1585 * @param pVM The VM to operate on.
1586 */
1587void pgmUnlock(PVM pVM)
1588{
1589 PDMCritSectLeave(&pVM->pgm.s.CritSect);
1590}
1591
1592
1593#ifdef VBOX_STRICT
1594
1595/**
1596 * Asserts that there are no mapping conflicts.
1597 *
1598 * @returns Number of conflicts.
1599 * @param pVM The VM Handle.
1600 */
1601PGMDECL(unsigned) PGMAssertNoMappingConflicts(PVM pVM)
1602{
1603 unsigned cErrors = 0;
1604
1605 /*
1606 * Check for mapping conflicts.
1607 */
1608 for (PPGMMAPPING pMapping = CTXALLSUFF(pVM->pgm.s.pMappings);
1609 pMapping;
1610 pMapping = CTXALLSUFF(pMapping->pNext))
1611 {
1612 /** @todo This is slow and should be optimized, but since it's just assertions I don't care now. */
1613 for (RTGCUINTPTR GCPtr = (RTGCUINTPTR)pMapping->GCPtr;
1614 GCPtr <= (RTGCUINTPTR)pMapping->GCPtrLast;
1615 GCPtr += PAGE_SIZE)
1616 {
1617 int rc = PGMGstGetPage(pVM, (RTGCPTR)GCPtr, NULL, NULL);
1618 if (rc != VERR_PAGE_TABLE_NOT_PRESENT)
1619 {
1620 AssertMsgFailed(("Conflict at %VGv with %s\n", GCPtr, HCSTRING(pMapping->pszDesc)));
1621 cErrors++;
1622 break;
1623 }
1624 }
1625 }
1626
1627 return cErrors;
1628}
1629
1630
1631/**
1632 * Asserts that everything related to the guest CR3 is correctly shadowed.
1633 *
1634 * This will call PGMAssertNoMappingConflicts() and PGMAssertHandlerAndFlagsInSync(),
1635 * and assert the correctness of the guest CR3 mapping before asserting that the
1636 * shadow page tables is in sync with the guest page tables.
1637 *
1638 * @returns Number of conflicts.
1639 * @param pVM The VM Handle.
1640 * @param cr3 The current guest CR3 register value.
1641 * @param cr4 The current guest CR4 register value.
1642 */
1643PGMDECL(unsigned) PGMAssertCR3(PVM pVM, uint64_t cr3, uint64_t cr4)
1644{
1645 STAM_PROFILE_START(&pVM->pgm.s.CTXMID(Stat,SyncCR3), a);
1646 unsigned cErrors = PGM_BTH_PFN(AssertCR3, pVM)(pVM, cr3, cr4, 0, ~(RTGCUINTPTR)0);
1647 STAM_PROFILE_STOP(&pVM->pgm.s.CTXMID(Stat,SyncCR3), a);
1648 return cErrors;
1649 return 0;
1650}
1651
1652#endif /* VBOX_STRICT */
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette