VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/PGMAll.cpp@ 31994

Last change on this file since 31994 was 31994, checked in by vboxsync, 14 years ago

Safe X86_PDPE_PG_MASK -> X86_PDPE_PG_MASK_FULL conversions.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 84.5 KB
Line 
1/* $Id: PGMAll.cpp 31994 2010-08-26 13:18:54Z vboxsync $ */
2/** @file
3 * PGM - Page Manager and Monitor - All context code.
4 */
5
6/*
7 * Copyright (C) 2006-2007 Oracle Corporation
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License (GPL) as published by the Free Software
13 * Foundation, in version 2 as it comes in the "COPYING" file of the
14 * VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15 * hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16 */
17
18/*******************************************************************************
19* Header Files *
20*******************************************************************************/
21#define LOG_GROUP LOG_GROUP_PGM
22#include <VBox/pgm.h>
23#include <VBox/cpum.h>
24#include <VBox/selm.h>
25#include <VBox/iom.h>
26#include <VBox/sup.h>
27#include <VBox/mm.h>
28#include <VBox/stam.h>
29#include <VBox/csam.h>
30#include <VBox/patm.h>
31#include <VBox/trpm.h>
32#include <VBox/rem.h>
33#include <VBox/em.h>
34#include <VBox/hwaccm.h>
35#include <VBox/hwacc_vmx.h>
36#include "../PGMInternal.h"
37#include <VBox/vm.h>
38#include "../PGMInline.h"
39#include <iprt/assert.h>
40#include <iprt/asm-amd64-x86.h>
41#include <iprt/string.h>
42#include <VBox/log.h>
43#include <VBox/param.h>
44#include <VBox/err.h>
45
46
47/*******************************************************************************
48* Structures and Typedefs *
49*******************************************************************************/
50/**
51 * Stated structure for PGM_GST_NAME(HandlerVirtualUpdate) that's
52 * passed to PGM_GST_NAME(VirtHandlerUpdateOne) during enumeration.
53 */
54typedef struct PGMHVUSTATE
55{
56 /** The VM handle. */
57 PVM pVM;
58 /** The VMCPU handle. */
59 PVMCPU pVCpu;
60 /** The todo flags. */
61 RTUINT fTodo;
62 /** The CR4 register value. */
63 uint32_t cr4;
64} PGMHVUSTATE, *PPGMHVUSTATE;
65
66
67/*******************************************************************************
68* Internal Functions *
69*******************************************************************************/
70DECLINLINE(int) pgmShwGetLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPT *ppPdpt, PX86PDPAE *ppPD);
71DECLINLINE(int) pgmShwGetPaePoolPagePD(PVMCPU pVCpu, RTGCPTR GCPtr, PPGMPOOLPAGE *ppShwPde);
72#ifndef IN_RC
73static int pgmShwSyncLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, X86PGPAEUINT uGstPml4e, X86PGPAEUINT uGstPdpe, PX86PDPAE *ppPD);
74static int pgmShwGetEPTPDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PEPTPDPT *ppPdpt, PEPTPD *ppPD);
75#endif
76
77
78/*
79 * Shadow - 32-bit mode
80 */
81#define PGM_SHW_TYPE PGM_TYPE_32BIT
82#define PGM_SHW_NAME(name) PGM_SHW_NAME_32BIT(name)
83#include "PGMAllShw.h"
84
85/* Guest - real mode */
86#define PGM_GST_TYPE PGM_TYPE_REAL
87#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
88#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_REAL(name)
89#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
90#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
91#include "PGMGstDefs.h"
92#include "PGMAllGst.h"
93#include "PGMAllBth.h"
94#undef BTH_PGMPOOLKIND_PT_FOR_PT
95#undef BTH_PGMPOOLKIND_ROOT
96#undef PGM_BTH_NAME
97#undef PGM_GST_TYPE
98#undef PGM_GST_NAME
99
100/* Guest - protected mode */
101#define PGM_GST_TYPE PGM_TYPE_PROT
102#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
103#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_PROT(name)
104#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_PHYS
105#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD_PHYS
106#include "PGMGstDefs.h"
107#include "PGMAllGst.h"
108#include "PGMAllBth.h"
109#undef BTH_PGMPOOLKIND_PT_FOR_PT
110#undef BTH_PGMPOOLKIND_ROOT
111#undef PGM_BTH_NAME
112#undef PGM_GST_TYPE
113#undef PGM_GST_NAME
114
115/* Guest - 32-bit mode */
116#define PGM_GST_TYPE PGM_TYPE_32BIT
117#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
118#define PGM_BTH_NAME(name) PGM_BTH_NAME_32BIT_32BIT(name)
119#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_32BIT_PT_FOR_32BIT_PT
120#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_32BIT_PT_FOR_32BIT_4MB
121#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_32BIT_PD
122#include "PGMGstDefs.h"
123#include "PGMAllGst.h"
124#include "PGMAllBth.h"
125#undef BTH_PGMPOOLKIND_PT_FOR_BIG
126#undef BTH_PGMPOOLKIND_PT_FOR_PT
127#undef BTH_PGMPOOLKIND_ROOT
128#undef PGM_BTH_NAME
129#undef PGM_GST_TYPE
130#undef PGM_GST_NAME
131
132#undef PGM_SHW_TYPE
133#undef PGM_SHW_NAME
134
135
136/*
137 * Shadow - PAE mode
138 */
139#define PGM_SHW_TYPE PGM_TYPE_PAE
140#define PGM_SHW_NAME(name) PGM_SHW_NAME_PAE(name)
141#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
142#include "PGMAllShw.h"
143
144/* Guest - real mode */
145#define PGM_GST_TYPE PGM_TYPE_REAL
146#define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
147#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_REAL(name)
148#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
149#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
150#include "PGMGstDefs.h"
151#include "PGMAllBth.h"
152#undef BTH_PGMPOOLKIND_PT_FOR_PT
153#undef BTH_PGMPOOLKIND_ROOT
154#undef PGM_BTH_NAME
155#undef PGM_GST_TYPE
156#undef PGM_GST_NAME
157
158/* Guest - protected mode */
159#define PGM_GST_TYPE PGM_TYPE_PROT
160#define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
161#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PROT(name)
162#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
163#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_PHYS
164#include "PGMGstDefs.h"
165#include "PGMAllBth.h"
166#undef BTH_PGMPOOLKIND_PT_FOR_PT
167#undef BTH_PGMPOOLKIND_ROOT
168#undef PGM_BTH_NAME
169#undef PGM_GST_TYPE
170#undef PGM_GST_NAME
171
172/* Guest - 32-bit mode */
173#define PGM_GST_TYPE PGM_TYPE_32BIT
174#define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
175#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_32BIT(name)
176#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_32BIT_PT
177#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_32BIT_4MB
178#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT_FOR_32BIT
179#include "PGMGstDefs.h"
180#include "PGMAllBth.h"
181#undef BTH_PGMPOOLKIND_PT_FOR_BIG
182#undef BTH_PGMPOOLKIND_PT_FOR_PT
183#undef BTH_PGMPOOLKIND_ROOT
184#undef PGM_BTH_NAME
185#undef PGM_GST_TYPE
186#undef PGM_GST_NAME
187
188
189/* Guest - PAE mode */
190#define PGM_GST_TYPE PGM_TYPE_PAE
191#define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
192#define PGM_BTH_NAME(name) PGM_BTH_NAME_PAE_PAE(name)
193#define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
194#define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
195#define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PDPT
196#include "PGMGstDefs.h"
197#include "PGMAllGst.h"
198#include "PGMAllBth.h"
199#undef BTH_PGMPOOLKIND_PT_FOR_BIG
200#undef BTH_PGMPOOLKIND_PT_FOR_PT
201#undef BTH_PGMPOOLKIND_ROOT
202#undef PGM_BTH_NAME
203#undef PGM_GST_TYPE
204#undef PGM_GST_NAME
205
206#undef PGM_SHW_TYPE
207#undef PGM_SHW_NAME
208
209
210#ifndef IN_RC /* AMD64 implies VT-x/AMD-V */
211/*
212 * Shadow - AMD64 mode
213 */
214# define PGM_SHW_TYPE PGM_TYPE_AMD64
215# define PGM_SHW_NAME(name) PGM_SHW_NAME_AMD64(name)
216# include "PGMAllShw.h"
217
218/* Guest - protected mode (only used for AMD-V nested paging in 64 bits mode) */
219# define PGM_GST_TYPE PGM_TYPE_PROT
220# define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
221# define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_PROT(name)
222# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PHYS
223# define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_PAE_PD_PHYS
224# include "PGMGstDefs.h"
225# include "PGMAllBth.h"
226# undef BTH_PGMPOOLKIND_PT_FOR_PT
227# undef BTH_PGMPOOLKIND_ROOT
228# undef PGM_BTH_NAME
229# undef PGM_GST_TYPE
230# undef PGM_GST_NAME
231
232# ifdef VBOX_WITH_64_BITS_GUESTS
233/* Guest - AMD64 mode */
234# define PGM_GST_TYPE PGM_TYPE_AMD64
235# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
236# define PGM_BTH_NAME(name) PGM_BTH_NAME_AMD64_AMD64(name)
237# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_PAE_PT_FOR_PAE_PT
238# define BTH_PGMPOOLKIND_PT_FOR_BIG PGMPOOLKIND_PAE_PT_FOR_PAE_2MB
239# define BTH_PGMPOOLKIND_ROOT PGMPOOLKIND_64BIT_PML4
240# include "PGMGstDefs.h"
241# include "PGMAllGst.h"
242# include "PGMAllBth.h"
243# undef BTH_PGMPOOLKIND_PT_FOR_BIG
244# undef BTH_PGMPOOLKIND_PT_FOR_PT
245# undef BTH_PGMPOOLKIND_ROOT
246# undef PGM_BTH_NAME
247# undef PGM_GST_TYPE
248# undef PGM_GST_NAME
249# endif /* VBOX_WITH_64_BITS_GUESTS */
250
251# undef PGM_SHW_TYPE
252# undef PGM_SHW_NAME
253
254
255/*
256 * Shadow - Nested paging mode
257 */
258# define PGM_SHW_TYPE PGM_TYPE_NESTED
259# define PGM_SHW_NAME(name) PGM_SHW_NAME_NESTED(name)
260# include "PGMAllShw.h"
261
262/* Guest - real mode */
263# define PGM_GST_TYPE PGM_TYPE_REAL
264# define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
265# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_REAL(name)
266# include "PGMGstDefs.h"
267# include "PGMAllBth.h"
268# undef PGM_BTH_NAME
269# undef PGM_GST_TYPE
270# undef PGM_GST_NAME
271
272/* Guest - protected mode */
273# define PGM_GST_TYPE PGM_TYPE_PROT
274# define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
275# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PROT(name)
276# include "PGMGstDefs.h"
277# include "PGMAllBth.h"
278# undef PGM_BTH_NAME
279# undef PGM_GST_TYPE
280# undef PGM_GST_NAME
281
282/* Guest - 32-bit mode */
283# define PGM_GST_TYPE PGM_TYPE_32BIT
284# define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
285# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_32BIT(name)
286# include "PGMGstDefs.h"
287# include "PGMAllBth.h"
288# undef PGM_BTH_NAME
289# undef PGM_GST_TYPE
290# undef PGM_GST_NAME
291
292/* Guest - PAE mode */
293# define PGM_GST_TYPE PGM_TYPE_PAE
294# define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
295# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_PAE(name)
296# include "PGMGstDefs.h"
297# include "PGMAllBth.h"
298# undef PGM_BTH_NAME
299# undef PGM_GST_TYPE
300# undef PGM_GST_NAME
301
302# ifdef VBOX_WITH_64_BITS_GUESTS
303/* Guest - AMD64 mode */
304# define PGM_GST_TYPE PGM_TYPE_AMD64
305# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
306# define PGM_BTH_NAME(name) PGM_BTH_NAME_NESTED_AMD64(name)
307# include "PGMGstDefs.h"
308# include "PGMAllBth.h"
309# undef PGM_BTH_NAME
310# undef PGM_GST_TYPE
311# undef PGM_GST_NAME
312# endif /* VBOX_WITH_64_BITS_GUESTS */
313
314# undef PGM_SHW_TYPE
315# undef PGM_SHW_NAME
316
317
318/*
319 * Shadow - EPT
320 */
321# define PGM_SHW_TYPE PGM_TYPE_EPT
322# define PGM_SHW_NAME(name) PGM_SHW_NAME_EPT(name)
323# include "PGMAllShw.h"
324
325/* Guest - real mode */
326# define PGM_GST_TYPE PGM_TYPE_REAL
327# define PGM_GST_NAME(name) PGM_GST_NAME_REAL(name)
328# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_REAL(name)
329# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_EPT_PT_FOR_PHYS
330# include "PGMGstDefs.h"
331# include "PGMAllBth.h"
332# undef BTH_PGMPOOLKIND_PT_FOR_PT
333# undef PGM_BTH_NAME
334# undef PGM_GST_TYPE
335# undef PGM_GST_NAME
336
337/* Guest - protected mode */
338# define PGM_GST_TYPE PGM_TYPE_PROT
339# define PGM_GST_NAME(name) PGM_GST_NAME_PROT(name)
340# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PROT(name)
341# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_EPT_PT_FOR_PHYS
342# include "PGMGstDefs.h"
343# include "PGMAllBth.h"
344# undef BTH_PGMPOOLKIND_PT_FOR_PT
345# undef PGM_BTH_NAME
346# undef PGM_GST_TYPE
347# undef PGM_GST_NAME
348
349/* Guest - 32-bit mode */
350# define PGM_GST_TYPE PGM_TYPE_32BIT
351# define PGM_GST_NAME(name) PGM_GST_NAME_32BIT(name)
352# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_32BIT(name)
353# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_EPT_PT_FOR_PHYS
354# include "PGMGstDefs.h"
355# include "PGMAllBth.h"
356# undef BTH_PGMPOOLKIND_PT_FOR_PT
357# undef PGM_BTH_NAME
358# undef PGM_GST_TYPE
359# undef PGM_GST_NAME
360
361/* Guest - PAE mode */
362# define PGM_GST_TYPE PGM_TYPE_PAE
363# define PGM_GST_NAME(name) PGM_GST_NAME_PAE(name)
364# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_PAE(name)
365# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_EPT_PT_FOR_PHYS
366# include "PGMGstDefs.h"
367# include "PGMAllBth.h"
368# undef BTH_PGMPOOLKIND_PT_FOR_PT
369# undef PGM_BTH_NAME
370# undef PGM_GST_TYPE
371# undef PGM_GST_NAME
372
373# ifdef VBOX_WITH_64_BITS_GUESTS
374/* Guest - AMD64 mode */
375# define PGM_GST_TYPE PGM_TYPE_AMD64
376# define PGM_GST_NAME(name) PGM_GST_NAME_AMD64(name)
377# define PGM_BTH_NAME(name) PGM_BTH_NAME_EPT_AMD64(name)
378# define BTH_PGMPOOLKIND_PT_FOR_PT PGMPOOLKIND_EPT_PT_FOR_PHYS
379# include "PGMGstDefs.h"
380# include "PGMAllBth.h"
381# undef BTH_PGMPOOLKIND_PT_FOR_PT
382# undef PGM_BTH_NAME
383# undef PGM_GST_TYPE
384# undef PGM_GST_NAME
385# endif /* VBOX_WITH_64_BITS_GUESTS */
386
387# undef PGM_SHW_TYPE
388# undef PGM_SHW_NAME
389
390#endif /* !IN_RC */
391
392
393#ifndef IN_RING3
394/**
395 * #PF Handler.
396 *
397 * @returns VBox status code (appropriate for trap handling and GC return).
398 * @param pVCpu VMCPU handle.
399 * @param uErr The trap error code.
400 * @param pRegFrame Trap register frame.
401 * @param pvFault The fault address.
402 */
403VMMDECL(int) PGMTrap0eHandler(PVMCPU pVCpu, RTGCUINT uErr, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
404{
405 PVM pVM = pVCpu->CTX_SUFF(pVM);
406
407 Log(("PGMTrap0eHandler: uErr=%RGx pvFault=%RGv eip=%04x:%RGv cr3=%RGp\n", uErr, pvFault, pRegFrame->cs, (RTGCPTR)pRegFrame->rip, (RTGCPHYS)CPUMGetGuestCR3(pVCpu)));
408 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0e, a);
409 STAM_STATS({ pVCpu->pgm.s.CTX_SUFF(pStatTrap0eAttribution) = NULL; } );
410
411
412#ifdef VBOX_WITH_STATISTICS
413 /*
414 * Error code stats.
415 */
416 if (uErr & X86_TRAP_PF_US)
417 {
418 if (!(uErr & X86_TRAP_PF_P))
419 {
420 if (uErr & X86_TRAP_PF_RW)
421 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSNotPresentWrite);
422 else
423 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSNotPresentRead);
424 }
425 else if (uErr & X86_TRAP_PF_RW)
426 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSWrite);
427 else if (uErr & X86_TRAP_PF_RSVD)
428 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSReserved);
429 else if (uErr & X86_TRAP_PF_ID)
430 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSNXE);
431 else
432 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eUSRead);
433 }
434 else
435 { /* Supervisor */
436 if (!(uErr & X86_TRAP_PF_P))
437 {
438 if (uErr & X86_TRAP_PF_RW)
439 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eSVNotPresentWrite);
440 else
441 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eSVNotPresentRead);
442 }
443 else if (uErr & X86_TRAP_PF_RW)
444 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eSVWrite);
445 else if (uErr & X86_TRAP_PF_ID)
446 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eSNXE);
447 else if (uErr & X86_TRAP_PF_RSVD)
448 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eSVReserved);
449 }
450#endif /* VBOX_WITH_STATISTICS */
451
452 /*
453 * Call the worker.
454 */
455 bool fLockTaken = false;
456 int rc = PGM_BTH_PFN(Trap0eHandler, pVCpu)(pVCpu, uErr, pRegFrame, pvFault, &fLockTaken);
457 if (fLockTaken)
458 {
459 Assert(PGMIsLockOwner(pVM));
460 pgmUnlock(pVM);
461 }
462 LogFlow(("PGMTrap0eHandler: uErr=%RGx pvFault=%RGv rc=%Rrc\n", uErr, pvFault, rc));
463
464 /*
465 * Return code tweaks.
466 */
467 if (rc != VINF_SUCCESS)
468 {
469 if (rc == VINF_PGM_SYNCPAGE_MODIFIED_PDE)
470 rc = VINF_SUCCESS;
471
472# ifdef IN_RING0
473 /* Note: hack alert for difficult to reproduce problem. */
474 if ( rc == VERR_PAGE_NOT_PRESENT /* SMP only ; disassembly might fail. */
475 || rc == VERR_PAGE_TABLE_NOT_PRESENT /* seen with UNI & SMP */
476 || rc == VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT /* seen with SMP */
477 || rc == VERR_PAGE_MAP_LEVEL4_NOT_PRESENT) /* precaution */
478 {
479 Log(("WARNING: Unexpected VERR_PAGE_TABLE_NOT_PRESENT (%d) for page fault at %RGv error code %x (rip=%RGv)\n", rc, pvFault, uErr, pRegFrame->rip));
480 /* Some kind of inconsistency in the SMP case; it's safe to just execute the instruction again; not sure about single VCPU VMs though. */
481 rc = VINF_SUCCESS;
482 }
483# endif
484 }
485
486 STAM_STATS({ if (rc == VINF_EM_RAW_GUEST_TRAP) STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eGuestPF); });
487 STAM_STATS({ if (!pVCpu->pgm.s.CTX_SUFF(pStatTrap0eAttribution))
488 pVCpu->pgm.s.CTX_SUFF(pStatTrap0eAttribution) = &pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0eTime2Misc; });
489 STAM_PROFILE_STOP_EX(&pVCpu->pgm.s.CTX_SUFF(pStats)->StatRZTrap0e, pVCpu->pgm.s.CTX_SUFF(pStatTrap0eAttribution), a);
490 return rc;
491}
492#endif /* !IN_RING3 */
493
494
495/**
496 * Prefetch a page
497 *
498 * Typically used to sync commonly used pages before entering raw mode
499 * after a CR3 reload.
500 *
501 * @returns VBox status code suitable for scheduling.
502 * @retval VINF_SUCCESS on success.
503 * @retval VINF_PGM_SYNC_CR3 if we're out of shadow pages or something like that.
504 * @param pVCpu VMCPU handle.
505 * @param GCPtrPage Page to invalidate.
506 */
507VMMDECL(int) PGMPrefetchPage(PVMCPU pVCpu, RTGCPTR GCPtrPage)
508{
509 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Prefetch), a);
510 int rc = PGM_BTH_PFN(PrefetchPage, pVCpu)(pVCpu, GCPtrPage);
511 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,Prefetch), a);
512 AssertMsg(rc == VINF_SUCCESS || rc == VINF_PGM_SYNC_CR3 || RT_FAILURE(rc), ("rc=%Rrc\n", rc));
513 return rc;
514}
515
516
517/**
518 * Gets the mapping corresponding to the specified address (if any).
519 *
520 * @returns Pointer to the mapping.
521 * @returns NULL if not
522 *
523 * @param pVM The virtual machine.
524 * @param GCPtr The guest context pointer.
525 */
526PPGMMAPPING pgmGetMapping(PVM pVM, RTGCPTR GCPtr)
527{
528 PPGMMAPPING pMapping = pVM->pgm.s.CTX_SUFF(pMappings);
529 while (pMapping)
530 {
531 if ((uintptr_t)GCPtr < (uintptr_t)pMapping->GCPtr)
532 break;
533 if ((uintptr_t)GCPtr - (uintptr_t)pMapping->GCPtr < pMapping->cb)
534 return pMapping;
535 pMapping = pMapping->CTX_SUFF(pNext);
536 }
537 return NULL;
538}
539
540
541/**
542 * Verifies a range of pages for read or write access
543 *
544 * Only checks the guest's page tables
545 *
546 * @returns VBox status code.
547 * @param pVCpu VMCPU handle.
548 * @param Addr Guest virtual address to check
549 * @param cbSize Access size
550 * @param fAccess Access type (r/w, user/supervisor (X86_PTE_*))
551 * @remarks Current not in use.
552 */
553VMMDECL(int) PGMIsValidAccess(PVMCPU pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess)
554{
555 /*
556 * Validate input.
557 */
558 if (fAccess & ~(X86_PTE_US | X86_PTE_RW))
559 {
560 AssertMsgFailed(("PGMIsValidAccess: invalid access type %08x\n", fAccess));
561 return VERR_INVALID_PARAMETER;
562 }
563
564 uint64_t fPage;
565 int rc = PGMGstGetPage(pVCpu, (RTGCPTR)Addr, &fPage, NULL);
566 if (RT_FAILURE(rc))
567 {
568 Log(("PGMIsValidAccess: access violation for %RGv rc=%d\n", Addr, rc));
569 return VINF_EM_RAW_GUEST_TRAP;
570 }
571
572 /*
573 * Check if the access would cause a page fault
574 *
575 * Note that hypervisor page directories are not present in the guest's tables, so this check
576 * is sufficient.
577 */
578 bool fWrite = !!(fAccess & X86_PTE_RW);
579 bool fUser = !!(fAccess & X86_PTE_US);
580 if ( !(fPage & X86_PTE_P)
581 || (fWrite && !(fPage & X86_PTE_RW))
582 || (fUser && !(fPage & X86_PTE_US)) )
583 {
584 Log(("PGMIsValidAccess: access violation for %RGv attr %#llx vs %d:%d\n", Addr, fPage, fWrite, fUser));
585 return VINF_EM_RAW_GUEST_TRAP;
586 }
587 if ( RT_SUCCESS(rc)
588 && PAGE_ADDRESS(Addr) != PAGE_ADDRESS(Addr + cbSize))
589 return PGMIsValidAccess(pVCpu, Addr + PAGE_SIZE, (cbSize > PAGE_SIZE) ? cbSize - PAGE_SIZE : 1, fAccess);
590 return rc;
591}
592
593
594/**
595 * Verifies a range of pages for read or write access
596 *
597 * Supports handling of pages marked for dirty bit tracking and CSAM
598 *
599 * @returns VBox status code.
600 * @param pVCpu VMCPU handle.
601 * @param Addr Guest virtual address to check
602 * @param cbSize Access size
603 * @param fAccess Access type (r/w, user/supervisor (X86_PTE_*))
604 */
605VMMDECL(int) PGMVerifyAccess(PVMCPU pVCpu, RTGCPTR Addr, uint32_t cbSize, uint32_t fAccess)
606{
607 PVM pVM = pVCpu->CTX_SUFF(pVM);
608
609 AssertMsg(!(fAccess & ~(X86_PTE_US | X86_PTE_RW)), ("PGMVerifyAccess: invalid access type %08x\n", fAccess));
610
611 /*
612 * Get going.
613 */
614 uint64_t fPageGst;
615 int rc = PGMGstGetPage(pVCpu, (RTGCPTR)Addr, &fPageGst, NULL);
616 if (RT_FAILURE(rc))
617 {
618 Log(("PGMVerifyAccess: access violation for %RGv rc=%d\n", Addr, rc));
619 return VINF_EM_RAW_GUEST_TRAP;
620 }
621
622 /*
623 * Check if the access would cause a page fault
624 *
625 * Note that hypervisor page directories are not present in the guest's tables, so this check
626 * is sufficient.
627 */
628 const bool fWrite = !!(fAccess & X86_PTE_RW);
629 const bool fUser = !!(fAccess & X86_PTE_US);
630 if ( !(fPageGst & X86_PTE_P)
631 || (fWrite && !(fPageGst & X86_PTE_RW))
632 || (fUser && !(fPageGst & X86_PTE_US)) )
633 {
634 Log(("PGMVerifyAccess: access violation for %RGv attr %#llx vs %d:%d\n", Addr, fPageGst, fWrite, fUser));
635 return VINF_EM_RAW_GUEST_TRAP;
636 }
637
638 if (!pVM->pgm.s.fNestedPaging)
639 {
640 /*
641 * Next step is to verify if we protected this page for dirty bit tracking or for CSAM scanning
642 */
643 rc = PGMShwGetPage(pVCpu, (RTGCPTR)Addr, NULL, NULL);
644 if ( rc == VERR_PAGE_NOT_PRESENT
645 || rc == VERR_PAGE_TABLE_NOT_PRESENT)
646 {
647 /*
648 * Page is not present in our page tables.
649 * Try to sync it!
650 */
651 Assert(X86_TRAP_PF_RW == X86_PTE_RW && X86_TRAP_PF_US == X86_PTE_US);
652 uint32_t uErr = fAccess & (X86_TRAP_PF_RW | X86_TRAP_PF_US);
653 rc = PGM_BTH_PFN(VerifyAccessSyncPage, pVCpu)(pVCpu, Addr, fPageGst, uErr);
654 if (rc != VINF_SUCCESS)
655 return rc;
656 }
657 else
658 AssertMsg(rc == VINF_SUCCESS, ("PGMShwGetPage %RGv failed with %Rrc\n", Addr, rc));
659 }
660
661#if 0 /* def VBOX_STRICT; triggers too often now */
662 /*
663 * This check is a bit paranoid, but useful.
664 */
665 /* Note! This will assert when writing to monitored pages (a bit annoying actually). */
666 uint64_t fPageShw;
667 rc = PGMShwGetPage(pVCpu, (RTGCPTR)Addr, &fPageShw, NULL);
668 if ( (rc == VERR_PAGE_NOT_PRESENT || RT_FAILURE(rc))
669 || (fWrite && !(fPageShw & X86_PTE_RW))
670 || (fUser && !(fPageShw & X86_PTE_US)) )
671 {
672 AssertMsgFailed(("Unexpected access violation for %RGv! rc=%Rrc write=%d user=%d\n",
673 Addr, rc, fWrite && !(fPageShw & X86_PTE_RW), fUser && !(fPageShw & X86_PTE_US)));
674 return VINF_EM_RAW_GUEST_TRAP;
675 }
676#endif
677
678 if ( RT_SUCCESS(rc)
679 && ( PAGE_ADDRESS(Addr) != PAGE_ADDRESS(Addr + cbSize - 1)
680 || Addr + cbSize < Addr))
681 {
682 /* Don't recursively call PGMVerifyAccess as we might run out of stack. */
683 for (;;)
684 {
685 Addr += PAGE_SIZE;
686 if (cbSize > PAGE_SIZE)
687 cbSize -= PAGE_SIZE;
688 else
689 cbSize = 1;
690 rc = PGMVerifyAccess(pVCpu, Addr, 1, fAccess);
691 if (rc != VINF_SUCCESS)
692 break;
693 if (PAGE_ADDRESS(Addr) == PAGE_ADDRESS(Addr + cbSize - 1))
694 break;
695 }
696 }
697 return rc;
698}
699
700
701/**
702 * Emulation of the invlpg instruction (HC only actually).
703 *
704 * @returns Strict VBox status code, special care required.
705 * @retval VINF_PGM_SYNC_CR3 - handled.
706 * @retval VINF_EM_RAW_EMULATE_INSTR - not handled (RC only).
707 * @retval VERR_REM_FLUSHED_PAGES_OVERFLOW - not handled.
708 *
709 * @param pVCpu VMCPU handle.
710 * @param GCPtrPage Page to invalidate.
711 *
712 * @remark ASSUMES the page table entry or page directory is valid. Fairly
713 * safe, but there could be edge cases!
714 *
715 * @todo Flush page or page directory only if necessary!
716 * @todo VBOXSTRICTRC
717 */
718VMMDECL(int) PGMInvalidatePage(PVMCPU pVCpu, RTGCPTR GCPtrPage)
719{
720 PVM pVM = pVCpu->CTX_SUFF(pVM);
721 int rc;
722 Log3(("PGMInvalidatePage: GCPtrPage=%RGv\n", GCPtrPage));
723
724#ifndef IN_RING3
725 /*
726 * Notify the recompiler so it can record this instruction.
727 */
728 REMNotifyInvalidatePage(pVM, GCPtrPage);
729#endif /* !IN_RING3 */
730
731
732#ifdef IN_RC
733 /*
734 * Check for conflicts and pending CR3 monitoring updates.
735 */
736 if (pgmMapAreMappingsFloating(&pVM->pgm.s))
737 {
738 if ( pgmGetMapping(pVM, GCPtrPage)
739 && PGMGstGetPage(pVCpu, GCPtrPage, NULL, NULL) != VERR_PAGE_TABLE_NOT_PRESENT)
740 {
741 LogFlow(("PGMGCInvalidatePage: Conflict!\n"));
742 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
743 STAM_COUNTER_INC(&pVM->pgm.s.CTX_SUFF(pStats)->StatRCInvlPgConflict);
744 return VINF_PGM_SYNC_CR3;
745 }
746
747 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3)
748 {
749 LogFlow(("PGMGCInvalidatePage: PGM_SYNC_MONITOR_CR3 -> reinterpret instruction in R3\n"));
750 STAM_COUNTER_INC(&pVM->pgm.s.CTX_SUFF(pStats)->StatRCInvlPgSyncMonCR3);
751 return VINF_EM_RAW_EMULATE_INSTR;
752 }
753 }
754#endif /* IN_RC */
755
756 /*
757 * Call paging mode specific worker.
758 */
759 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,InvalidatePage), a);
760 pgmLock(pVM);
761 rc = PGM_BTH_PFN(InvalidatePage, pVCpu)(pVCpu, GCPtrPage);
762 pgmUnlock(pVM);
763 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,InvalidatePage), a);
764
765 /* Invalidate the TLB entry; might already be done by InvalidatePage (@todo) */
766 PGM_INVL_PG(pVCpu, GCPtrPage);
767
768#ifdef IN_RING3
769 /*
770 * Check if we have a pending update of the CR3 monitoring.
771 */
772 if ( RT_SUCCESS(rc)
773 && (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3))
774 {
775 pVCpu->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
776 Assert(!pVM->pgm.s.fMappingsFixed); Assert(!pVM->pgm.s.fMappingsDisabled);
777 }
778
779 /*
780 * Inform CSAM about the flush
781 *
782 * Note: This is to check if monitored pages have been changed; when we implement
783 * callbacks for virtual handlers, this is no longer required.
784 */
785 CSAMR3FlushPage(pVM, GCPtrPage);
786#endif /* IN_RING3 */
787
788 /* Ignore all irrelevant error codes. */
789 if ( rc == VERR_PAGE_NOT_PRESENT
790 || rc == VERR_PAGE_TABLE_NOT_PRESENT
791 || rc == VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT
792 || rc == VERR_PAGE_MAP_LEVEL4_NOT_PRESENT)
793 rc = VINF_SUCCESS;
794
795 return rc;
796}
797
798
799/**
800 * Executes an instruction using the interpreter.
801 *
802 * @returns VBox status code (appropriate for trap handling and GC return).
803 * @param pVM VM handle.
804 * @param pVCpu VMCPU handle.
805 * @param pRegFrame Register frame.
806 * @param pvFault Fault address.
807 */
808VMMDECL(VBOXSTRICTRC) PGMInterpretInstruction(PVM pVM, PVMCPU pVCpu, PCPUMCTXCORE pRegFrame, RTGCPTR pvFault)
809{
810 uint32_t cb;
811 VBOXSTRICTRC rc = EMInterpretInstruction(pVM, pVCpu, pRegFrame, pvFault, &cb);
812 if (rc == VERR_EM_INTERPRETER)
813 rc = VINF_EM_RAW_EMULATE_INSTR;
814 if (rc != VINF_SUCCESS)
815 Log(("PGMInterpretInstruction: returns %Rrc (pvFault=%RGv)\n", VBOXSTRICTRC_VAL(rc), pvFault));
816 return rc;
817}
818
819
820/**
821 * Gets effective page information (from the VMM page directory).
822 *
823 * @returns VBox status.
824 * @param pVCpu VMCPU handle.
825 * @param GCPtr Guest Context virtual address of the page.
826 * @param pfFlags Where to store the flags. These are X86_PTE_*.
827 * @param pHCPhys Where to store the HC physical address of the page.
828 * This is page aligned.
829 * @remark You should use PGMMapGetPage() for pages in a mapping.
830 */
831VMMDECL(int) PGMShwGetPage(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTHCPHYS pHCPhys)
832{
833 pgmLock(pVCpu->CTX_SUFF(pVM));
834 int rc = PGM_SHW_PFN(GetPage, pVCpu)(pVCpu, GCPtr, pfFlags, pHCPhys);
835 pgmUnlock(pVCpu->CTX_SUFF(pVM));
836 return rc;
837}
838
839
840/**
841 * Modify page flags for a range of pages in the shadow context.
842 *
843 * The existing flags are ANDed with the fMask and ORed with the fFlags.
844 *
845 * @returns VBox status code.
846 * @param pVCpu VMCPU handle.
847 * @param GCPtr Virtual address of the first page in the range.
848 * @param fFlags The OR mask - page flags X86_PTE_*, excluding the page mask of course.
849 * @param fMask The AND mask - page flags X86_PTE_*.
850 * Be very CAREFUL when ~'ing constants which could be 32-bit!
851 * @param fOpFlags A combination of the PGM_MK_PK_XXX flags.
852 * @remark You must use PGMMapModifyPage() for pages in a mapping.
853 */
854DECLINLINE(int) pdmShwModifyPage(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t fFlags, uint64_t fMask, uint32_t fOpFlags)
855{
856 AssertMsg(!(fFlags & X86_PTE_PAE_PG_MASK), ("fFlags=%#llx\n", fFlags));
857 Assert(!(fOpFlags & ~(PGM_MK_PG_IS_MMIO2 | PGM_MK_PG_IS_WRITE_FAULT)));
858
859 GCPtr &= PAGE_BASE_GC_MASK; /** @todo this ain't necessary, right... */
860
861 PVM pVM = pVCpu->CTX_SUFF(pVM);
862 pgmLock(pVM);
863 int rc = PGM_SHW_PFN(ModifyPage, pVCpu)(pVCpu, GCPtr, PAGE_SIZE, fFlags, fMask, fOpFlags);
864 pgmUnlock(pVM);
865 return rc;
866}
867
868
869/**
870 * Changing the page flags for a single page in the shadow page tables so as to
871 * make it read-only.
872 *
873 * @returns VBox status code.
874 * @param pVCpu VMCPU handle.
875 * @param GCPtr Virtual address of the first page in the range.
876 * @param fOpFlags A combination of the PGM_MK_PK_XXX flags.
877 */
878VMMDECL(int) PGMShwMakePageReadonly(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fOpFlags)
879{
880 return pdmShwModifyPage(pVCpu, GCPtr, 0, ~(uint64_t)X86_PTE_RW, fOpFlags);
881}
882
883
884/**
885 * Changing the page flags for a single page in the shadow page tables so as to
886 * make it writable.
887 *
888 * The call must know with 101% certainty that the guest page tables maps this
889 * as writable too. This function will deal shared, zero and write monitored
890 * pages.
891 *
892 * @returns VBox status code.
893 * @param pVCpu VMCPU handle.
894 * @param GCPtr Virtual address of the first page in the range.
895 * @param fMmio2 Set if it is an MMIO2 page.
896 * @param fOpFlags A combination of the PGM_MK_PK_XXX flags.
897 */
898VMMDECL(int) PGMShwMakePageWritable(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fOpFlags)
899{
900 return pdmShwModifyPage(pVCpu, GCPtr, X86_PTE_RW, ~(uint64_t)0, fOpFlags);
901}
902
903
904/**
905 * Changing the page flags for a single page in the shadow page tables so as to
906 * make it not present.
907 *
908 * @returns VBox status code.
909 * @param pVCpu VMCPU handle.
910 * @param GCPtr Virtual address of the first page in the range.
911 * @param fOpFlags A combination of the PGM_MK_PG_XXX flags.
912 */
913VMMDECL(int) PGMShwMakePageNotPresent(PVMCPU pVCpu, RTGCPTR GCPtr, uint32_t fOpFlags)
914{
915 return pdmShwModifyPage(pVCpu, GCPtr, 0, 0, fOpFlags);
916}
917
918
919/**
920 * Gets the shadow page directory for the specified address, PAE.
921 *
922 * @returns Pointer to the shadow PD.
923 * @param pVCpu The VMCPU handle.
924 * @param GCPtr The address.
925 * @param uGstPdpe Guest PDPT entry.
926 * @param ppPD Receives address of page directory
927 */
928int pgmShwSyncPaePDPtr(PVMCPU pVCpu, RTGCPTR GCPtr, X86PGPAEUINT uGstPdpe, PX86PDPAE *ppPD)
929{
930 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
931 PX86PDPT pPdpt = pgmShwGetPaePDPTPtr(pVCpu);
932 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
933 PVM pVM = pVCpu->CTX_SUFF(pVM);
934 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
935 PPGMPOOLPAGE pShwPage;
936 int rc;
937
938 Assert(PGMIsLockOwner(pVM));
939
940 /* Allocate page directory if not present. */
941 if ( !pPdpe->n.u1Present
942 && !(pPdpe->u & X86_PDPE_PG_MASK))
943 {
944 RTGCPTR64 GCPdPt;
945 PGMPOOLKIND enmKind;
946
947 if (pVM->pgm.s.fNestedPaging || !CPUMIsGuestPagingEnabled(pVCpu))
948 {
949 /* AMD-V nested paging or real/protected mode without paging. */
950 GCPdPt = (RTGCPTR64)iPdPt << X86_PDPT_SHIFT;
951 enmKind = PGMPOOLKIND_PAE_PD_PHYS;
952 }
953 else
954 {
955 if (CPUMGetGuestCR4(pVCpu) & X86_CR4_PAE)
956 {
957 if (!(uGstPdpe & X86_PDPE_P))
958 {
959 /* PD not present; guest must reload CR3 to change it.
960 * No need to monitor anything in this case.
961 */
962 Assert(!HWACCMIsEnabled(pVM));
963
964 GCPdPt = uGstPdpe & X86_PDPE_PG_MASK_FULL;
965 enmKind = PGMPOOLKIND_PAE_PD_PHYS;
966 uGstPdpe |= X86_PDPE_P;
967 }
968 else
969 {
970 GCPdPt = uGstPdpe & X86_PDPE_PG_MASK_FULL;
971 enmKind = PGMPOOLKIND_PAE_PD_FOR_PAE_PD;
972 }
973 }
974 else
975 {
976 GCPdPt = CPUMGetGuestCR3(pVCpu);
977 enmKind = (PGMPOOLKIND)(PGMPOOLKIND_PAE_PD0_FOR_32BIT_PD + iPdPt);
978 }
979 }
980
981 /* Create a reference back to the PDPT by using the index in its shadow page. */
982 rc = pgmPoolAlloc(pVM, GCPdPt, enmKind, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3)->idx, iPdPt, &pShwPage);
983 AssertRCReturn(rc, rc);
984
985 /* The PD was cached or created; hook it up now. */
986 pPdpe->u |= pShwPage->Core.Key
987 | (uGstPdpe & ~(X86_PDPE_PG_MASK_FULL | X86_PDPE_AVL_MASK | X86_PDPE_PCD | X86_PDPE_PWT));
988
989# if defined(IN_RC)
990 /*
991 * In 32 bits PAE mode we *must* invalidate the TLB when changing a
992 * PDPT entry; the CPU fetches them only during cr3 load, so any
993 * non-present PDPT will continue to cause page faults.
994 */
995 ASMReloadCR3();
996# endif
997 PGM_DYNMAP_UNUSED_HINT(pVCpu, pPdpe);
998 }
999 else
1000 {
1001 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
1002 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1003 Assert((pPdpe->u & X86_PDPE_PG_MASK) == pShwPage->Core.Key);
1004
1005 pgmPoolCacheUsed(pPool, pShwPage);
1006 }
1007 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1008 return VINF_SUCCESS;
1009}
1010
1011
1012/**
1013 * Gets the pointer to the shadow page directory entry for an address, PAE.
1014 *
1015 * @returns Pointer to the PDE.
1016 * @param pVCpu The current CPU.
1017 * @param GCPtr The address.
1018 * @param ppShwPde Receives the address of the pgm pool page for the shadow page directory
1019 */
1020DECLINLINE(int) pgmShwGetPaePoolPagePD(PVMCPU pVCpu, RTGCPTR GCPtr, PPGMPOOLPAGE *ppShwPde)
1021{
1022 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_PAE;
1023 PX86PDPT pPdpt = pgmShwGetPaePDPTPtr(pVCpu);
1024 PVM pVM = pVCpu->CTX_SUFF(pVM);
1025
1026 Assert(PGMIsLockOwner(pVM));
1027
1028 AssertReturn(pPdpt, VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT); /* can't happen */
1029 if (!pPdpt->a[iPdPt].n.u1Present)
1030 {
1031 LogFlow(("pgmShwGetPaePoolPagePD: PD %d not present (%RX64)\n", iPdPt, pPdpt->a[iPdPt].u));
1032 return VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT;
1033 }
1034 AssertMsg(pPdpt->a[iPdPt].u & X86_PDPE_PG_MASK, ("GCPtr=%RGv\n", GCPtr));
1035
1036 /* Fetch the pgm pool shadow descriptor. */
1037 PPGMPOOLPAGE pShwPde = pgmPoolGetPage(pVM->pgm.s.CTX_SUFF(pPool), pPdpt->a[iPdPt].u & X86_PDPE_PG_MASK);
1038 AssertReturn(pShwPde, VERR_INTERNAL_ERROR);
1039
1040 *ppShwPde = pShwPde;
1041 return VINF_SUCCESS;
1042}
1043
1044#ifndef IN_RC
1045
1046/**
1047 * Syncs the SHADOW page directory pointer for the specified address.
1048 *
1049 * Allocates backing pages in case the PDPT or PML4 entry is missing.
1050 *
1051 * The caller is responsible for making sure the guest has a valid PD before
1052 * calling this function.
1053 *
1054 * @returns VBox status.
1055 * @param pVCpu VMCPU handle.
1056 * @param GCPtr The address.
1057 * @param uGstPml4e Guest PML4 entry
1058 * @param uGstPdpe Guest PDPT entry
1059 * @param ppPD Receives address of page directory
1060 */
1061static int pgmShwSyncLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, X86PGPAEUINT uGstPml4e, X86PGPAEUINT uGstPdpe, PX86PDPAE *ppPD)
1062{
1063 PPGMCPU pPGM = &pVCpu->pgm.s;
1064 PVM pVM = pVCpu->CTX_SUFF(pVM);
1065 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
1066 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
1067 PX86PML4E pPml4e = pgmShwGetLongModePML4EPtr(pVCpu, iPml4);
1068 bool fNestedPagingOrNoGstPaging = pVM->pgm.s.fNestedPaging || !CPUMIsGuestPagingEnabled(pVCpu);
1069 PPGMPOOLPAGE pShwPage;
1070 int rc;
1071
1072 Assert(PGMIsLockOwner(pVM));
1073
1074 /* Allocate page directory pointer table if not present. */
1075 if ( !pPml4e->n.u1Present
1076 && !(pPml4e->u & X86_PML4E_PG_MASK))
1077 {
1078 RTGCPTR64 GCPml4;
1079 PGMPOOLKIND enmKind;
1080
1081 Assert(pVCpu->pgm.s.CTX_SUFF(pShwPageCR3));
1082
1083 if (fNestedPagingOrNoGstPaging)
1084 {
1085 /* AMD-V nested paging or real/protected mode without paging */
1086 GCPml4 = (RTGCPTR64)iPml4 << X86_PML4_SHIFT;
1087 enmKind = PGMPOOLKIND_64BIT_PDPT_FOR_PHYS;
1088 }
1089 else
1090 {
1091 GCPml4 = uGstPml4e & X86_PML4E_PG_MASK_FULL;
1092 enmKind = PGMPOOLKIND_64BIT_PDPT_FOR_64BIT_PDPT;
1093 }
1094
1095 /* Create a reference back to the PDPT by using the index in its shadow page. */
1096 rc = pgmPoolAlloc(pVM, GCPml4, enmKind, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3)->idx, iPml4, &pShwPage);
1097 AssertRCReturn(rc, rc);
1098 }
1099 else
1100 {
1101 pShwPage = pgmPoolGetPage(pPool, pPml4e->u & X86_PML4E_PG_MASK);
1102 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1103
1104 pgmPoolCacheUsed(pPool, pShwPage);
1105 }
1106 /* The PDPT was cached or created; hook it up now. */
1107 pPml4e->u |= pShwPage->Core.Key
1108 | (uGstPml4e & ~(X86_PML4E_PG_MASK_FULL | X86_PML4E_AVL_MASK | X86_PML4E_PCD | X86_PML4E_PWT));
1109
1110 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
1111 PX86PDPT pPdpt = (PX86PDPT)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1112 PX86PDPE pPdpe = &pPdpt->a[iPdPt];
1113
1114 /* Allocate page directory if not present. */
1115 if ( !pPdpe->n.u1Present
1116 && !(pPdpe->u & X86_PDPE_PG_MASK))
1117 {
1118 RTGCPTR64 GCPdPt;
1119 PGMPOOLKIND enmKind;
1120
1121 if (fNestedPagingOrNoGstPaging)
1122 {
1123 /* AMD-V nested paging or real/protected mode without paging */
1124 GCPdPt = (RTGCPTR64)iPdPt << X86_PDPT_SHIFT;
1125 enmKind = PGMPOOLKIND_64BIT_PD_FOR_PHYS;
1126 }
1127 else
1128 {
1129 GCPdPt = uGstPdpe & X86_PDPE_PG_MASK_FULL;
1130 enmKind = PGMPOOLKIND_64BIT_PD_FOR_64BIT_PD;
1131 }
1132
1133 /* Create a reference back to the PDPT by using the index in its shadow page. */
1134 rc = pgmPoolAlloc(pVM, GCPdPt, enmKind, pShwPage->idx, iPdPt, &pShwPage);
1135 AssertRCReturn(rc, rc);
1136 }
1137 else
1138 {
1139 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & X86_PDPE_PG_MASK);
1140 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1141
1142 pgmPoolCacheUsed(pPool, pShwPage);
1143 }
1144 /* The PD was cached or created; hook it up now. */
1145 pPdpe->u |= pShwPage->Core.Key
1146 | (uGstPdpe & ~(X86_PDPE_PG_MASK_FULL | X86_PDPE_AVL_MASK | X86_PDPE_PCD | X86_PDPE_PWT));
1147
1148 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1149 return VINF_SUCCESS;
1150}
1151
1152
1153/**
1154 * Gets the SHADOW page directory pointer for the specified address (long mode).
1155 *
1156 * @returns VBox status.
1157 * @param pVCpu VMCPU handle.
1158 * @param GCPtr The address.
1159 * @param ppPdpt Receives address of pdpt
1160 * @param ppPD Receives address of page directory
1161 */
1162DECLINLINE(int) pgmShwGetLongModePDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PX86PML4E *ppPml4e, PX86PDPT *ppPdpt, PX86PDPAE *ppPD)
1163{
1164 PPGMCPU pPGM = &pVCpu->pgm.s;
1165 const unsigned iPml4 = (GCPtr >> X86_PML4_SHIFT) & X86_PML4_MASK;
1166 PCX86PML4E pPml4e = pgmShwGetLongModePML4EPtr(pVCpu, iPml4);
1167
1168 Assert(PGMIsLockOwner(PGMCPU2VM(pPGM)));
1169
1170 AssertReturn(pPml4e, VERR_INTERNAL_ERROR);
1171 if (ppPml4e)
1172 *ppPml4e = (PX86PML4E)pPml4e;
1173
1174 Log4(("pgmShwGetLongModePDPtr %RGv (%RHv) %RX64\n", GCPtr, pPml4e, pPml4e->u));
1175
1176 if (!pPml4e->n.u1Present)
1177 return VERR_PAGE_MAP_LEVEL4_NOT_PRESENT;
1178
1179 PVM pVM = pVCpu->CTX_SUFF(pVM);
1180 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
1181 PPGMPOOLPAGE pShwPage = pgmPoolGetPage(pPool, pPml4e->u & X86_PML4E_PG_MASK);
1182 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1183
1184 const unsigned iPdPt = (GCPtr >> X86_PDPT_SHIFT) & X86_PDPT_MASK_AMD64;
1185 PCX86PDPT pPdpt = *ppPdpt = (PX86PDPT)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1186 if (!pPdpt->a[iPdPt].n.u1Present)
1187 return VERR_PAGE_DIRECTORY_PTR_NOT_PRESENT;
1188
1189 pShwPage = pgmPoolGetPage(pPool, pPdpt->a[iPdPt].u & X86_PDPE_PG_MASK);
1190 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1191
1192 *ppPD = (PX86PDPAE)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1193Log4(("pgmShwGetLongModePDPtr %RGv -> *ppPD=%p PDE=%p/%RX64\n", GCPtr, *ppPD, &(*ppPD)->a[(GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK], (*ppPD)->a[(GCPtr >> X86_PD_PAE_SHIFT) & X86_PD_PAE_MASK].u));
1194 return VINF_SUCCESS;
1195}
1196
1197
1198/**
1199 * Syncs the SHADOW EPT page directory pointer for the specified address. Allocates
1200 * backing pages in case the PDPT or PML4 entry is missing.
1201 *
1202 * @returns VBox status.
1203 * @param pVCpu VMCPU handle.
1204 * @param GCPtr The address.
1205 * @param ppPdpt Receives address of pdpt
1206 * @param ppPD Receives address of page directory
1207 */
1208static int pgmShwGetEPTPDPtr(PVMCPU pVCpu, RTGCPTR64 GCPtr, PEPTPDPT *ppPdpt, PEPTPD *ppPD)
1209{
1210 PVM pVM = pVCpu->CTX_SUFF(pVM);
1211 const unsigned iPml4 = (GCPtr >> EPT_PML4_SHIFT) & EPT_PML4_MASK;
1212 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
1213 PEPTPML4 pPml4;
1214 PEPTPML4E pPml4e;
1215 PPGMPOOLPAGE pShwPage;
1216 int rc;
1217
1218 Assert(pVM->pgm.s.fNestedPaging);
1219 Assert(PGMIsLockOwner(pVM));
1220
1221 pPml4 = (PEPTPML4)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pVCpu->pgm.s.CTX_SUFF(pShwPageCR3));
1222 Assert(pPml4);
1223
1224 /* Allocate page directory pointer table if not present. */
1225 pPml4e = &pPml4->a[iPml4];
1226 if ( !pPml4e->n.u1Present
1227 && !(pPml4e->u & EPT_PML4E_PG_MASK))
1228 {
1229 Assert(!(pPml4e->u & EPT_PML4E_PG_MASK));
1230 RTGCPTR64 GCPml4 = (RTGCPTR64)iPml4 << EPT_PML4_SHIFT;
1231
1232 rc = pgmPoolAlloc(pVM, GCPml4, PGMPOOLKIND_EPT_PDPT_FOR_PHYS, PGMPOOL_IDX_NESTED_ROOT, iPml4, &pShwPage);
1233 AssertRCReturn(rc, rc);
1234 }
1235 else
1236 {
1237 pShwPage = pgmPoolGetPage(pPool, pPml4e->u & EPT_PML4E_PG_MASK);
1238 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1239
1240 pgmPoolCacheUsed(pPool, pShwPage);
1241 }
1242 /* The PDPT was cached or created; hook it up now and fill with the default value. */
1243 pPml4e->u = pShwPage->Core.Key;
1244 pPml4e->n.u1Present = 1;
1245 pPml4e->n.u1Write = 1;
1246 pPml4e->n.u1Execute = 1;
1247
1248 const unsigned iPdPt = (GCPtr >> EPT_PDPT_SHIFT) & EPT_PDPT_MASK;
1249 PEPTPDPT pPdpt = (PEPTPDPT)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1250 PEPTPDPTE pPdpe = &pPdpt->a[iPdPt];
1251
1252 if (ppPdpt)
1253 *ppPdpt = pPdpt;
1254
1255 /* Allocate page directory if not present. */
1256 if ( !pPdpe->n.u1Present
1257 && !(pPdpe->u & EPT_PDPTE_PG_MASK))
1258 {
1259 RTGCPTR64 GCPdPt = (RTGCPTR64)iPdPt << EPT_PDPT_SHIFT;
1260
1261 rc = pgmPoolAlloc(pVM, GCPdPt, PGMPOOLKIND_64BIT_PD_FOR_PHYS, pShwPage->idx, iPdPt, &pShwPage);
1262 AssertRCReturn(rc, rc);
1263 }
1264 else
1265 {
1266 pShwPage = pgmPoolGetPage(pPool, pPdpe->u & EPT_PDPTE_PG_MASK);
1267 AssertReturn(pShwPage, VERR_INTERNAL_ERROR);
1268
1269 pgmPoolCacheUsed(pPool, pShwPage);
1270 }
1271 /* The PD was cached or created; hook it up now and fill with the default value. */
1272 pPdpe->u = pShwPage->Core.Key;
1273 pPdpe->n.u1Present = 1;
1274 pPdpe->n.u1Write = 1;
1275 pPdpe->n.u1Execute = 1;
1276
1277 *ppPD = (PEPTPD)PGMPOOL_PAGE_2_PTR_V2(pVM, pVCpu, pShwPage);
1278 return VINF_SUCCESS;
1279}
1280
1281#endif /* IN_RC */
1282
1283#ifdef IN_RING0
1284/**
1285 * Synchronizes a range of nested page table entries.
1286 *
1287 * The caller must own the PGM lock.
1288 *
1289 * @param pVCpu The current CPU.
1290 * @param GCPhys Where to start.
1291 * @param cPages How many pages which entries should be synced.
1292 * @param enmShwPagingMode The shadow paging mode (PGMMODE_EPT for VT-x,
1293 * host paging mode for AMD-V).
1294 */
1295int pgmShwSyncNestedPageLocked(PVMCPU pVCpu, RTGCPHYS GCPhysFault, uint32_t cPages, PGMMODE enmShwPagingMode)
1296{
1297 Assert(PGMIsLockOwner(pVCpu->CTX_SUFF(pVM)));
1298
1299 int rc;
1300 switch (enmShwPagingMode)
1301 {
1302 case PGMMODE_32_BIT:
1303 {
1304 X86PDE PdeDummy = { X86_PDE_P | X86_PDE_US | X86_PDE_RW | X86_PDE_A };
1305 rc = PGM_BTH_NAME_32BIT_PROT(SyncPage)(pVCpu, PdeDummy, GCPhysFault, cPages, ~0U /*uErr*/);
1306 break;
1307 }
1308
1309 case PGMMODE_PAE:
1310 case PGMMODE_PAE_NX:
1311 {
1312 X86PDEPAE PdeDummy = { X86_PDE_P | X86_PDE_US | X86_PDE_RW | X86_PDE_A };
1313 rc = PGM_BTH_NAME_PAE_PROT(SyncPage)(pVCpu, PdeDummy, GCPhysFault, cPages, ~0U /*uErr*/);
1314 break;
1315 }
1316
1317 case PGMMODE_AMD64:
1318 case PGMMODE_AMD64_NX:
1319 {
1320 X86PDEPAE PdeDummy = { X86_PDE_P | X86_PDE_US | X86_PDE_RW | X86_PDE_A };
1321 rc = PGM_BTH_NAME_AMD64_PROT(SyncPage)(pVCpu, PdeDummy, GCPhysFault, cPages, ~0U /*uErr*/);
1322 break;
1323 }
1324
1325 case PGMMODE_EPT:
1326 {
1327 X86PDEPAE PdeDummy = { X86_PDE_P | X86_PDE_US | X86_PDE_RW | X86_PDE_A };
1328 rc = PGM_BTH_NAME_EPT_PROT(SyncPage)(pVCpu, PdeDummy, GCPhysFault, cPages, ~0U /*uErr*/);
1329 break;
1330 }
1331
1332 default:
1333 AssertMsgFailedReturn(("%d\n", enmShwPagingMode), VERR_INTERNAL_ERROR_5);
1334 }
1335 return rc;
1336}
1337#endif /* IN_RING0 */
1338
1339
1340/**
1341 * Gets effective Guest OS page information.
1342 *
1343 * When GCPtr is in a big page, the function will return as if it was a normal
1344 * 4KB page. If the need for distinguishing between big and normal page becomes
1345 * necessary at a later point, a PGMGstGetPage() will be created for that
1346 * purpose.
1347 *
1348 * @returns VBox status.
1349 * @param pVCpu VMCPU handle.
1350 * @param GCPtr Guest Context virtual address of the page.
1351 * @param pfFlags Where to store the flags. These are X86_PTE_*, even for big pages.
1352 * @param pGCPhys Where to store the GC physical address of the page.
1353 * This is page aligned. The fact that the
1354 */
1355VMMDECL(int) PGMGstGetPage(PVMCPU pVCpu, RTGCPTR GCPtr, uint64_t *pfFlags, PRTGCPHYS pGCPhys)
1356{
1357 return PGM_GST_PFN(GetPage, pVCpu)(pVCpu, GCPtr, pfFlags, pGCPhys);
1358}
1359
1360
1361/**
1362 * Checks if the page is present.
1363 *
1364 * @returns true if the page is present.
1365 * @returns false if the page is not present.
1366 * @param pVCpu VMCPU handle.
1367 * @param GCPtr Address within the page.
1368 */
1369VMMDECL(bool) PGMGstIsPagePresent(PVMCPU pVCpu, RTGCPTR GCPtr)
1370{
1371 int rc = PGMGstGetPage(pVCpu, GCPtr, NULL, NULL);
1372 return RT_SUCCESS(rc);
1373}
1374
1375
1376/**
1377 * Sets (replaces) the page flags for a range of pages in the guest's tables.
1378 *
1379 * @returns VBox status.
1380 * @param pVCpu VMCPU handle.
1381 * @param GCPtr The address of the first page.
1382 * @param cb The size of the range in bytes.
1383 * @param fFlags Page flags X86_PTE_*, excluding the page mask of course.
1384 */
1385VMMDECL(int) PGMGstSetPage(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags)
1386{
1387 return PGMGstModifyPage(pVCpu, GCPtr, cb, fFlags, 0);
1388}
1389
1390
1391/**
1392 * Modify page flags for a range of pages in the guest's tables
1393 *
1394 * The existing flags are ANDed with the fMask and ORed with the fFlags.
1395 *
1396 * @returns VBox status code.
1397 * @param pVCpu VMCPU handle.
1398 * @param GCPtr Virtual address of the first page in the range.
1399 * @param cb Size (in bytes) of the range to apply the modification to.
1400 * @param fFlags The OR mask - page flags X86_PTE_*, excluding the page mask of course.
1401 * @param fMask The AND mask - page flags X86_PTE_*, excluding the page mask of course.
1402 * Be very CAREFUL when ~'ing constants which could be 32-bit!
1403 */
1404VMMDECL(int) PGMGstModifyPage(PVMCPU pVCpu, RTGCPTR GCPtr, size_t cb, uint64_t fFlags, uint64_t fMask)
1405{
1406 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,GstModifyPage), a);
1407
1408 /*
1409 * Validate input.
1410 */
1411 AssertMsg(!(fFlags & X86_PTE_PAE_PG_MASK), ("fFlags=%#llx\n", fFlags));
1412 Assert(cb);
1413
1414 LogFlow(("PGMGstModifyPage %RGv %d bytes fFlags=%08llx fMask=%08llx\n", GCPtr, cb, fFlags, fMask));
1415
1416 /*
1417 * Adjust input.
1418 */
1419 cb += GCPtr & PAGE_OFFSET_MASK;
1420 cb = RT_ALIGN_Z(cb, PAGE_SIZE);
1421 GCPtr = (GCPtr & PAGE_BASE_GC_MASK);
1422
1423 /*
1424 * Call worker.
1425 */
1426 int rc = PGM_GST_PFN(ModifyPage, pVCpu)(pVCpu, GCPtr, cb, fFlags, fMask);
1427
1428 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,GstModifyPage), a);
1429 return rc;
1430}
1431
1432
1433#ifndef VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0
1434
1435/**
1436 * Performs the lazy mapping of the 32-bit guest PD.
1437 *
1438 * @returns VBox status code.
1439 * @param pVCpu The current CPU.
1440 * @param ppPd Where to return the pointer to the mapping. This is
1441 * always set.
1442 */
1443int pgmGstLazyMap32BitPD(PVMCPU pVCpu, PX86PD *ppPd)
1444{
1445 PVM pVM = pVCpu->CTX_SUFF(pVM);
1446 pgmLock(pVM);
1447
1448 Assert(!pVCpu->pgm.s.CTX_SUFF(pGst32BitPd));
1449
1450 RTGCPHYS GCPhysCR3 = pVCpu->pgm.s.GCPhysCR3 & X86_CR3_PAGE_MASK;
1451 PPGMPAGE pPage;
1452 int rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhysCR3, &pPage);
1453 if (RT_SUCCESS(rc))
1454 {
1455 RTHCPTR HCPtrGuestCR3;
1456 rc = pgmPhysGCPhys2CCPtrInternal(pVM, pPage, GCPhysCR3, (void **)&HCPtrGuestCR3);
1457 if (RT_SUCCESS(rc))
1458 {
1459 pVCpu->pgm.s.pGst32BitPdR3 = (R3PTRTYPE(PX86PD))HCPtrGuestCR3;
1460# ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1461 pVCpu->pgm.s.pGst32BitPdR0 = (R0PTRTYPE(PX86PD))HCPtrGuestCR3;
1462# endif
1463 *ppPd = (PX86PD)HCPtrGuestCR3;
1464
1465 pgmUnlock(pVM);
1466 return VINF_SUCCESS;
1467 }
1468
1469 AssertRC(rc);
1470 }
1471 pgmUnlock(pVM);
1472
1473 *ppPd = NULL;
1474 return rc;
1475}
1476
1477
1478/**
1479 * Performs the lazy mapping of the PAE guest PDPT.
1480 *
1481 * @returns VBox status code.
1482 * @param pVCpu The current CPU.
1483 * @param ppPdpt Where to return the pointer to the mapping. This is
1484 * always set.
1485 */
1486int pgmGstLazyMapPaePDPT(PVMCPU pVCpu, PX86PDPT *ppPdpt)
1487{
1488 Assert(!pVCpu->pgm.s.CTX_SUFF(pGstPaePdpt));
1489 PVM pVM = pVCpu->CTX_SUFF(pVM);
1490 pgmLock(pVM);
1491
1492 RTGCPHYS GCPhysCR3 = pVCpu->pgm.s.GCPhysCR3 & X86_CR3_PAE_PAGE_MASK;
1493 PPGMPAGE pPage;
1494 int rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhysCR3, &pPage);
1495 if (RT_SUCCESS(rc))
1496 {
1497 RTHCPTR HCPtrGuestCR3;
1498 rc = pgmPhysGCPhys2CCPtrInternal(pVM, pPage, GCPhysCR3, (void **)&HCPtrGuestCR3);
1499 if (RT_SUCCESS(rc))
1500 {
1501 pVCpu->pgm.s.pGstPaePdptR3 = (R3PTRTYPE(PX86PDPT))HCPtrGuestCR3;
1502# ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1503 pVCpu->pgm.s.pGstPaePdptR0 = (R0PTRTYPE(PX86PDPT))HCPtrGuestCR3;
1504# endif
1505 *ppPdpt = (PX86PDPT)HCPtrGuestCR3;
1506
1507 pgmUnlock(pVM);
1508 return VINF_SUCCESS;
1509 }
1510
1511 AssertRC(rc);
1512 }
1513
1514 pgmUnlock(pVM);
1515 *ppPdpt = NULL;
1516 return rc;
1517}
1518
1519
1520/**
1521 * Performs the lazy mapping / updating of a PAE guest PD.
1522 *
1523 * @returns Pointer to the mapping.
1524 * @returns VBox status code.
1525 * @param pVCpu The current CPU.
1526 * @param iPdpt Which PD entry to map (0..3).
1527 * @param ppPd Where to return the pointer to the mapping. This is
1528 * always set.
1529 */
1530int pgmGstLazyMapPaePD(PVMCPU pVCpu, uint32_t iPdpt, PX86PDPAE *ppPd)
1531{
1532 PVM pVM = pVCpu->CTX_SUFF(pVM);
1533 pgmLock(pVM);
1534
1535 PX86PDPT pGuestPDPT = pVCpu->pgm.s.CTX_SUFF(pGstPaePdpt);
1536 Assert(pGuestPDPT);
1537 Assert(pGuestPDPT->a[iPdpt].n.u1Present);
1538 RTGCPHYS GCPhys = pGuestPDPT->a[iPdpt].u & X86_PDPE_PG_MASK_FULL;
1539 bool const fChanged = pVCpu->pgm.s.aGCPhysGstPaePDs[iPdpt] != GCPhys;
1540
1541 PPGMPAGE pPage;
1542 int rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhys, &pPage);
1543 if (RT_SUCCESS(rc))
1544 {
1545 RTRCPTR RCPtr = NIL_RTRCPTR;
1546 RTHCPTR HCPtr = NIL_RTHCPTR;
1547#if !defined(IN_RC) && !defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
1548 rc = pgmPhysGCPhys2CCPtrInternal(pVM, pPage, GCPhys, &HCPtr);
1549 AssertRC(rc);
1550#endif
1551 if (RT_SUCCESS(rc) && fChanged)
1552 {
1553 RCPtr = (RTRCPTR)(RTRCUINTPTR)(pVM->pgm.s.GCPtrCR3Mapping + (1 + iPdpt) * PAGE_SIZE);
1554 rc = PGMMap(pVM, (RTRCUINTPTR)RCPtr, PGM_PAGE_GET_HCPHYS(pPage), PAGE_SIZE, 0);
1555 }
1556 if (RT_SUCCESS(rc))
1557 {
1558 pVCpu->pgm.s.apGstPaePDsR3[iPdpt] = (R3PTRTYPE(PX86PDPAE))HCPtr;
1559# ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1560 pVCpu->pgm.s.apGstPaePDsR0[iPdpt] = (R0PTRTYPE(PX86PDPAE))HCPtr;
1561# endif
1562 if (fChanged)
1563 {
1564 pVCpu->pgm.s.aGCPhysGstPaePDs[iPdpt] = GCPhys;
1565 pVCpu->pgm.s.apGstPaePDsRC[iPdpt] = (RCPTRTYPE(PX86PDPAE))RCPtr;
1566 }
1567
1568 *ppPd = pVCpu->pgm.s.CTX_SUFF(apGstPaePDs)[iPdpt];
1569 pgmUnlock(pVM);
1570 return VINF_SUCCESS;
1571 }
1572 }
1573
1574 /* Invalid page or some failure, invalidate the entry. */
1575 pVCpu->pgm.s.aGCPhysGstPaePDs[iPdpt] = NIL_RTGCPHYS;
1576 pVCpu->pgm.s.apGstPaePDsR3[iPdpt] = 0;
1577# ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1578 pVCpu->pgm.s.apGstPaePDsR0[iPdpt] = 0;
1579# endif
1580 pVCpu->pgm.s.apGstPaePDsRC[iPdpt] = 0;
1581
1582 pgmUnlock(pVM);
1583 return rc;
1584}
1585
1586#endif /* !VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 */
1587#if !defined(IN_RC) && !defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
1588/**
1589 * Performs the lazy mapping of the 32-bit guest PD.
1590 *
1591 * @returns VBox status code.
1592 * @param pVCpu The current CPU.
1593 * @param ppPml4 Where to return the pointer to the mapping. This will
1594 * always be set.
1595 */
1596int pgmGstLazyMapPml4(PVMCPU pVCpu, PX86PML4 *ppPml4)
1597{
1598 Assert(!pVCpu->pgm.s.CTX_SUFF(pGstAmd64Pml4));
1599 PVM pVM = pVCpu->CTX_SUFF(pVM);
1600 pgmLock(pVM);
1601
1602 RTGCPHYS GCPhysCR3 = pVCpu->pgm.s.GCPhysCR3 & X86_CR3_AMD64_PAGE_MASK;
1603 PPGMPAGE pPage;
1604 int rc = pgmPhysGetPageEx(&pVM->pgm.s, GCPhysCR3, &pPage);
1605 if (RT_SUCCESS(rc))
1606 {
1607 RTHCPTR HCPtrGuestCR3;
1608 rc = pgmPhysGCPhys2CCPtrInternal(pVM, pPage, GCPhysCR3, (void **)&HCPtrGuestCR3);
1609 if (RT_SUCCESS(rc))
1610 {
1611 pVCpu->pgm.s.pGstAmd64Pml4R3 = (R3PTRTYPE(PX86PML4))HCPtrGuestCR3;
1612# ifndef VBOX_WITH_2X_4GB_ADDR_SPACE
1613 pVCpu->pgm.s.pGstAmd64Pml4R0 = (R0PTRTYPE(PX86PML4))HCPtrGuestCR3;
1614# endif
1615 *ppPml4 = (PX86PML4)HCPtrGuestCR3;
1616
1617 pgmUnlock(pVM);
1618 return VINF_SUCCESS;
1619 }
1620 }
1621
1622 pgmUnlock(pVM);
1623 *ppPml4 = NULL;
1624 return rc;
1625}
1626#endif
1627
1628/**
1629 * Gets the specified page directory pointer table entry.
1630 *
1631 * @returns PDP entry
1632 * @param pVCpu VMCPU handle.
1633 * @param iPdpt PDPT index
1634 */
1635VMMDECL(X86PDPE) PGMGstGetPaePDPtr(PVMCPU pVCpu, unsigned iPdpt)
1636{
1637 Assert(iPdpt <= 3);
1638 return pgmGstGetPaePDPTPtr(pVCpu)->a[iPdpt & 3];
1639}
1640
1641
1642/**
1643 * Gets the current CR3 register value for the shadow memory context.
1644 * @returns CR3 value.
1645 * @param pVCpu VMCPU handle.
1646 */
1647VMMDECL(RTHCPHYS) PGMGetHyperCR3(PVMCPU pVCpu)
1648{
1649 PPGMPOOLPAGE pPoolPage = pVCpu->pgm.s.CTX_SUFF(pShwPageCR3);
1650 AssertPtrReturn(pPoolPage, 0);
1651 return pPoolPage->Core.Key;
1652}
1653
1654
1655/**
1656 * Gets the current CR3 register value for the nested memory context.
1657 * @returns CR3 value.
1658 * @param pVCpu VMCPU handle.
1659 */
1660VMMDECL(RTHCPHYS) PGMGetNestedCR3(PVMCPU pVCpu, PGMMODE enmShadowMode)
1661{
1662 Assert(pVCpu->pgm.s.CTX_SUFF(pShwPageCR3));
1663 return pVCpu->pgm.s.CTX_SUFF(pShwPageCR3)->Core.Key;
1664}
1665
1666
1667/**
1668 * Gets the current CR3 register value for the HC intermediate memory context.
1669 * @returns CR3 value.
1670 * @param pVM The VM handle.
1671 */
1672VMMDECL(RTHCPHYS) PGMGetInterHCCR3(PVM pVM)
1673{
1674 switch (pVM->pgm.s.enmHostMode)
1675 {
1676 case SUPPAGINGMODE_32_BIT:
1677 case SUPPAGINGMODE_32_BIT_GLOBAL:
1678 return pVM->pgm.s.HCPhysInterPD;
1679
1680 case SUPPAGINGMODE_PAE:
1681 case SUPPAGINGMODE_PAE_GLOBAL:
1682 case SUPPAGINGMODE_PAE_NX:
1683 case SUPPAGINGMODE_PAE_GLOBAL_NX:
1684 return pVM->pgm.s.HCPhysInterPaePDPT;
1685
1686 case SUPPAGINGMODE_AMD64:
1687 case SUPPAGINGMODE_AMD64_GLOBAL:
1688 case SUPPAGINGMODE_AMD64_NX:
1689 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
1690 return pVM->pgm.s.HCPhysInterPaePDPT;
1691
1692 default:
1693 AssertMsgFailed(("enmHostMode=%d\n", pVM->pgm.s.enmHostMode));
1694 return ~0;
1695 }
1696}
1697
1698
1699/**
1700 * Gets the current CR3 register value for the RC intermediate memory context.
1701 * @returns CR3 value.
1702 * @param pVM The VM handle.
1703 * @param pVCpu VMCPU handle.
1704 */
1705VMMDECL(RTHCPHYS) PGMGetInterRCCR3(PVM pVM, PVMCPU pVCpu)
1706{
1707 switch (pVCpu->pgm.s.enmShadowMode)
1708 {
1709 case PGMMODE_32_BIT:
1710 return pVM->pgm.s.HCPhysInterPD;
1711
1712 case PGMMODE_PAE:
1713 case PGMMODE_PAE_NX:
1714 return pVM->pgm.s.HCPhysInterPaePDPT;
1715
1716 case PGMMODE_AMD64:
1717 case PGMMODE_AMD64_NX:
1718 return pVM->pgm.s.HCPhysInterPaePML4;
1719
1720 case PGMMODE_EPT:
1721 case PGMMODE_NESTED:
1722 return 0; /* not relevant */
1723
1724 default:
1725 AssertMsgFailed(("enmShadowMode=%d\n", pVCpu->pgm.s.enmShadowMode));
1726 return ~0;
1727 }
1728}
1729
1730
1731/**
1732 * Gets the CR3 register value for the 32-Bit intermediate memory context.
1733 * @returns CR3 value.
1734 * @param pVM The VM handle.
1735 */
1736VMMDECL(RTHCPHYS) PGMGetInter32BitCR3(PVM pVM)
1737{
1738 return pVM->pgm.s.HCPhysInterPD;
1739}
1740
1741
1742/**
1743 * Gets the CR3 register value for the PAE intermediate memory context.
1744 * @returns CR3 value.
1745 * @param pVM The VM handle.
1746 */
1747VMMDECL(RTHCPHYS) PGMGetInterPaeCR3(PVM pVM)
1748{
1749 return pVM->pgm.s.HCPhysInterPaePDPT;
1750}
1751
1752
1753/**
1754 * Gets the CR3 register value for the AMD64 intermediate memory context.
1755 * @returns CR3 value.
1756 * @param pVM The VM handle.
1757 */
1758VMMDECL(RTHCPHYS) PGMGetInterAmd64CR3(PVM pVM)
1759{
1760 return pVM->pgm.s.HCPhysInterPaePML4;
1761}
1762
1763
1764/**
1765 * Performs and schedules necessary updates following a CR3 load or reload.
1766 *
1767 * This will normally involve mapping the guest PD or nPDPT
1768 *
1769 * @returns VBox status code.
1770 * @retval VINF_PGM_SYNC_CR3 if monitoring requires a CR3 sync. This can
1771 * safely be ignored and overridden since the FF will be set too then.
1772 * @param pVCpu VMCPU handle.
1773 * @param cr3 The new cr3.
1774 * @param fGlobal Indicates whether this is a global flush or not.
1775 */
1776VMMDECL(int) PGMFlushTLB(PVMCPU pVCpu, uint64_t cr3, bool fGlobal)
1777{
1778 PVM pVM = pVCpu->CTX_SUFF(pVM);
1779
1780 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLB), a);
1781
1782 /*
1783 * Always flag the necessary updates; necessary for hardware acceleration
1784 */
1785 /** @todo optimize this, it shouldn't always be necessary. */
1786 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
1787 if (fGlobal)
1788 VMCPU_FF_SET(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
1789 LogFlow(("PGMFlushTLB: cr3=%RX64 OldCr3=%RX64 fGlobal=%d\n", cr3, pVCpu->pgm.s.GCPhysCR3, fGlobal));
1790
1791 /*
1792 * Remap the CR3 content and adjust the monitoring if CR3 was actually changed.
1793 */
1794 int rc = VINF_SUCCESS;
1795 RTGCPHYS GCPhysCR3;
1796 switch (pVCpu->pgm.s.enmGuestMode)
1797 {
1798 case PGMMODE_PAE:
1799 case PGMMODE_PAE_NX:
1800 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAE_PAGE_MASK);
1801 break;
1802 case PGMMODE_AMD64:
1803 case PGMMODE_AMD64_NX:
1804 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_AMD64_PAGE_MASK);
1805 break;
1806 default:
1807 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAGE_MASK);
1808 break;
1809 }
1810
1811 if (pVCpu->pgm.s.GCPhysCR3 != GCPhysCR3)
1812 {
1813 RTGCPHYS GCPhysOldCR3 = pVCpu->pgm.s.GCPhysCR3;
1814 pVCpu->pgm.s.GCPhysCR3 = GCPhysCR3;
1815 rc = PGM_BTH_PFN(MapCR3, pVCpu)(pVCpu, GCPhysCR3);
1816 if (RT_LIKELY(rc == VINF_SUCCESS))
1817 {
1818 if (pgmMapAreMappingsFloating(&pVM->pgm.s))
1819 pVCpu->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
1820 }
1821 else
1822 {
1823 AssertMsg(rc == VINF_PGM_SYNC_CR3, ("%Rrc\n", rc));
1824 Assert(VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL | VMCPU_FF_PGM_SYNC_CR3));
1825 pVCpu->pgm.s.GCPhysCR3 = GCPhysOldCR3;
1826 pVCpu->pgm.s.fSyncFlags |= PGM_SYNC_MAP_CR3;
1827 if (pgmMapAreMappingsFloating(&pVM->pgm.s))
1828 pVCpu->pgm.s.fSyncFlags |= PGM_SYNC_MONITOR_CR3;
1829 }
1830
1831 if (fGlobal)
1832 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLBNewCR3Global));
1833 else
1834 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLBNewCR3));
1835 }
1836 else
1837 {
1838# ifdef PGMPOOL_WITH_OPTIMIZED_DIRTY_PT
1839 PPGMPOOL pPool = pVM->pgm.s.CTX_SUFF(pPool);
1840 if (pPool->cDirtyPages)
1841 {
1842 pgmLock(pVM);
1843 pgmPoolResetDirtyPages(pVM);
1844 pgmUnlock(pVM);
1845 }
1846# endif
1847 /*
1848 * Check if we have a pending update of the CR3 monitoring.
1849 */
1850 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3)
1851 {
1852 pVCpu->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
1853 Assert(!pVM->pgm.s.fMappingsFixed); Assert(!pVM->pgm.s.fMappingsDisabled);
1854 }
1855 if (fGlobal)
1856 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLBSameCR3Global));
1857 else
1858 STAM_COUNTER_INC(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLBSameCR3));
1859 }
1860
1861 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,FlushTLB), a);
1862 return rc;
1863}
1864
1865
1866/**
1867 * Performs and schedules necessary updates following a CR3 load or reload when
1868 * using nested or extended paging.
1869 *
1870 * This API is an alterantive to PDMFlushTLB that avoids actually flushing the
1871 * TLB and triggering a SyncCR3.
1872 *
1873 * This will normally involve mapping the guest PD or nPDPT
1874 *
1875 * @returns VBox status code.
1876 * @retval VINF_SUCCESS.
1877 * @retval (If applied when not in nested mode: VINF_PGM_SYNC_CR3 if monitoring
1878 * requires a CR3 sync. This can safely be ignored and overridden since
1879 * the FF will be set too then.)
1880 * @param pVCpu VMCPU handle.
1881 * @param cr3 The new cr3.
1882 */
1883VMMDECL(int) PGMUpdateCR3(PVMCPU pVCpu, uint64_t cr3)
1884{
1885 PVM pVM = pVCpu->CTX_SUFF(pVM);
1886
1887 LogFlow(("PGMUpdateCR3: cr3=%RX64 OldCr3=%RX64\n", cr3, pVCpu->pgm.s.GCPhysCR3));
1888
1889 /* We assume we're only called in nested paging mode. */
1890 Assert(pVM->pgm.s.fNestedPaging || pVCpu->pgm.s.enmShadowMode == PGMMODE_EPT);
1891 Assert(pVM->pgm.s.fMappingsDisabled);
1892 Assert(!(pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3));
1893
1894 /*
1895 * Remap the CR3 content and adjust the monitoring if CR3 was actually changed.
1896 */
1897 int rc = VINF_SUCCESS;
1898 RTGCPHYS GCPhysCR3;
1899 switch (pVCpu->pgm.s.enmGuestMode)
1900 {
1901 case PGMMODE_PAE:
1902 case PGMMODE_PAE_NX:
1903 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAE_PAGE_MASK);
1904 break;
1905 case PGMMODE_AMD64:
1906 case PGMMODE_AMD64_NX:
1907 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_AMD64_PAGE_MASK);
1908 break;
1909 default:
1910 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAGE_MASK);
1911 break;
1912 }
1913 if (pVCpu->pgm.s.GCPhysCR3 != GCPhysCR3)
1914 {
1915 pVCpu->pgm.s.GCPhysCR3 = GCPhysCR3;
1916 rc = PGM_BTH_PFN(MapCR3, pVCpu)(pVCpu, GCPhysCR3);
1917 AssertRCSuccess(rc); /* Assumes VINF_PGM_SYNC_CR3 doesn't apply to nested paging. */ /** @todo this isn't true for the mac, but we need hw to test/fix this. */
1918 }
1919 return rc;
1920}
1921
1922
1923/**
1924 * Synchronize the paging structures.
1925 *
1926 * This function is called in response to the VM_FF_PGM_SYNC_CR3 and
1927 * VM_FF_PGM_SYNC_CR3_NONGLOBAL. Those two force action flags are set
1928 * in several places, most importantly whenever the CR3 is loaded.
1929 *
1930 * @returns VBox status code.
1931 * @param pVCpu VMCPU handle.
1932 * @param cr0 Guest context CR0 register
1933 * @param cr3 Guest context CR3 register
1934 * @param cr4 Guest context CR4 register
1935 * @param fGlobal Including global page directories or not
1936 */
1937VMMDECL(int) PGMSyncCR3(PVMCPU pVCpu, uint64_t cr0, uint64_t cr3, uint64_t cr4, bool fGlobal)
1938{
1939 PVM pVM = pVCpu->CTX_SUFF(pVM);
1940 int rc;
1941
1942 /*
1943 * The pool may have pending stuff and even require a return to ring-3 to
1944 * clear the whole thing.
1945 */
1946 rc = pgmPoolSyncCR3(pVCpu);
1947 if (rc != VINF_SUCCESS)
1948 return rc;
1949
1950 /*
1951 * We might be called when we shouldn't.
1952 *
1953 * The mode switching will ensure that the PD is resynced
1954 * after every mode switch. So, if we find ourselves here
1955 * when in protected or real mode we can safely disable the
1956 * FF and return immediately.
1957 */
1958 if (pVCpu->pgm.s.enmGuestMode <= PGMMODE_PROTECTED)
1959 {
1960 Assert((cr0 & (X86_CR0_PG | X86_CR0_PE)) != (X86_CR0_PG | X86_CR0_PE));
1961 Assert(!(pVCpu->pgm.s.fSyncFlags & PGM_SYNC_CLEAR_PGM_POOL));
1962 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
1963 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
1964 return VINF_SUCCESS;
1965 }
1966
1967 /* If global pages are not supported, then all flushes are global. */
1968 if (!(cr4 & X86_CR4_PGE))
1969 fGlobal = true;
1970 LogFlow(("PGMSyncCR3: cr0=%RX64 cr3=%RX64 cr4=%RX64 fGlobal=%d[%d,%d]\n", cr0, cr3, cr4, fGlobal,
1971 VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3), VMCPU_FF_ISSET(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL)));
1972
1973 /*
1974 * Check if we need to finish an aborted MapCR3 call (see PGMFlushTLB).
1975 * This should be done before SyncCR3.
1976 */
1977 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MAP_CR3)
1978 {
1979 pVCpu->pgm.s.fSyncFlags &= ~PGM_SYNC_MAP_CR3;
1980
1981 RTGCPHYS GCPhysCR3Old = pVCpu->pgm.s.GCPhysCR3;
1982 RTGCPHYS GCPhysCR3;
1983 switch (pVCpu->pgm.s.enmGuestMode)
1984 {
1985 case PGMMODE_PAE:
1986 case PGMMODE_PAE_NX:
1987 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAE_PAGE_MASK);
1988 break;
1989 case PGMMODE_AMD64:
1990 case PGMMODE_AMD64_NX:
1991 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_AMD64_PAGE_MASK);
1992 break;
1993 default:
1994 GCPhysCR3 = (RTGCPHYS)(cr3 & X86_CR3_PAGE_MASK);
1995 break;
1996 }
1997
1998 if (pVCpu->pgm.s.GCPhysCR3 != GCPhysCR3)
1999 {
2000 pVCpu->pgm.s.GCPhysCR3 = GCPhysCR3;
2001 rc = PGM_BTH_PFN(MapCR3, pVCpu)(pVCpu, GCPhysCR3);
2002 }
2003 /* Make sure we check for pending pgm pool syncs as we clear VMCPU_FF_PGM_SYNC_CR3 later on! */
2004 if ( rc == VINF_PGM_SYNC_CR3
2005 || (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_CLEAR_PGM_POOL))
2006 {
2007 Log(("PGMSyncCR3: pending pgm pool sync after MapCR3!\n"));
2008#ifdef IN_RING3
2009 rc = pgmPoolSyncCR3(pVCpu);
2010#else
2011 if (rc == VINF_PGM_SYNC_CR3)
2012 pVCpu->pgm.s.GCPhysCR3 = GCPhysCR3Old;
2013 return VINF_PGM_SYNC_CR3;
2014#endif
2015 }
2016 AssertRCReturn(rc, rc);
2017 AssertRCSuccessReturn(rc, VERR_INTERNAL_ERROR);
2018 }
2019
2020 /*
2021 * Let the 'Bth' function do the work and we'll just keep track of the flags.
2022 */
2023 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,SyncCR3), a);
2024 rc = PGM_BTH_PFN(SyncCR3, pVCpu)(pVCpu, cr0, cr3, cr4, fGlobal);
2025 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,SyncCR3), a);
2026 AssertMsg(rc == VINF_SUCCESS || rc == VINF_PGM_SYNC_CR3 || RT_FAILURE(rc), ("rc=%Rrc\n", rc));
2027 if (rc == VINF_SUCCESS)
2028 {
2029 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_CLEAR_PGM_POOL)
2030 {
2031 /* Go back to ring 3 if a pgm pool sync is again pending. */
2032 return VINF_PGM_SYNC_CR3;
2033 }
2034
2035 if (!(pVCpu->pgm.s.fSyncFlags & PGM_SYNC_ALWAYS))
2036 {
2037 Assert(!(pVCpu->pgm.s.fSyncFlags & PGM_SYNC_CLEAR_PGM_POOL));
2038 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3);
2039 VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL);
2040 }
2041
2042 /*
2043 * Check if we have a pending update of the CR3 monitoring.
2044 */
2045 if (pVCpu->pgm.s.fSyncFlags & PGM_SYNC_MONITOR_CR3)
2046 {
2047 pVCpu->pgm.s.fSyncFlags &= ~PGM_SYNC_MONITOR_CR3;
2048 Assert(!pVM->pgm.s.fMappingsFixed); Assert(!pVM->pgm.s.fMappingsDisabled);
2049 }
2050 }
2051
2052 /*
2053 * Now flush the CR3 (guest context).
2054 */
2055 if (rc == VINF_SUCCESS)
2056 PGM_INVL_VCPU_TLBS(pVCpu);
2057 return rc;
2058}
2059
2060
2061/**
2062 * Called whenever CR0 or CR4 in a way which may affect the paging mode.
2063 *
2064 * @returns VBox status code, with the following informational code for
2065 * VM scheduling.
2066 * @retval VINF_SUCCESS if the was no change, or it was successfully dealt with.
2067 * @retval VINF_PGM_CHANGE_MODE if we're in RC or R0 and the mode changes.
2068 * (I.e. not in R3.)
2069 * @retval VINF_EM_SUSPEND or VINF_EM_OFF on a fatal runtime error. (R3 only)
2070 *
2071 * @param pVCpu VMCPU handle.
2072 * @param cr0 The new cr0.
2073 * @param cr4 The new cr4.
2074 * @param efer The new extended feature enable register.
2075 */
2076VMMDECL(int) PGMChangeMode(PVMCPU pVCpu, uint64_t cr0, uint64_t cr4, uint64_t efer)
2077{
2078 PVM pVM = pVCpu->CTX_SUFF(pVM);
2079 PGMMODE enmGuestMode;
2080
2081 /*
2082 * Calc the new guest mode.
2083 */
2084 if (!(cr0 & X86_CR0_PE))
2085 enmGuestMode = PGMMODE_REAL;
2086 else if (!(cr0 & X86_CR0_PG))
2087 enmGuestMode = PGMMODE_PROTECTED;
2088 else if (!(cr4 & X86_CR4_PAE))
2089 {
2090 bool const fPse = !!(cr4 & X86_CR4_PSE);
2091 if (pVCpu->pgm.s.fGst32BitPageSizeExtension != fPse)
2092 Log(("PGMChangeMode: CR4.PSE %d -> %d\n", pVCpu->pgm.s.fGst32BitPageSizeExtension, fPse));
2093 pVCpu->pgm.s.fGst32BitPageSizeExtension = fPse;
2094 enmGuestMode = PGMMODE_32_BIT;
2095 }
2096 else if (!(efer & MSR_K6_EFER_LME))
2097 {
2098 if (!(efer & MSR_K6_EFER_NXE))
2099 enmGuestMode = PGMMODE_PAE;
2100 else
2101 enmGuestMode = PGMMODE_PAE_NX;
2102 }
2103 else
2104 {
2105 if (!(efer & MSR_K6_EFER_NXE))
2106 enmGuestMode = PGMMODE_AMD64;
2107 else
2108 enmGuestMode = PGMMODE_AMD64_NX;
2109 }
2110
2111 /*
2112 * Did it change?
2113 */
2114 if (pVCpu->pgm.s.enmGuestMode == enmGuestMode)
2115 return VINF_SUCCESS;
2116
2117 /* Flush the TLB */
2118 PGM_INVL_VCPU_TLBS(pVCpu);
2119
2120#ifdef IN_RING3
2121 return PGMR3ChangeMode(pVM, pVCpu, enmGuestMode);
2122#else
2123 LogFlow(("PGMChangeMode: returns VINF_PGM_CHANGE_MODE.\n"));
2124 return VINF_PGM_CHANGE_MODE;
2125#endif
2126}
2127
2128
2129/**
2130 * Gets the current guest paging mode.
2131 *
2132 * If you just need the CPU mode (real/protected/long), use CPUMGetGuestMode().
2133 *
2134 * @returns The current paging mode.
2135 * @param pVCpu VMCPU handle.
2136 */
2137VMMDECL(PGMMODE) PGMGetGuestMode(PVMCPU pVCpu)
2138{
2139 return pVCpu->pgm.s.enmGuestMode;
2140}
2141
2142
2143/**
2144 * Gets the current shadow paging mode.
2145 *
2146 * @returns The current paging mode.
2147 * @param pVCpu VMCPU handle.
2148 */
2149VMMDECL(PGMMODE) PGMGetShadowMode(PVMCPU pVCpu)
2150{
2151 return pVCpu->pgm.s.enmShadowMode;
2152}
2153
2154/**
2155 * Gets the current host paging mode.
2156 *
2157 * @returns The current paging mode.
2158 * @param pVM The VM handle.
2159 */
2160VMMDECL(PGMMODE) PGMGetHostMode(PVM pVM)
2161{
2162 switch (pVM->pgm.s.enmHostMode)
2163 {
2164 case SUPPAGINGMODE_32_BIT:
2165 case SUPPAGINGMODE_32_BIT_GLOBAL:
2166 return PGMMODE_32_BIT;
2167
2168 case SUPPAGINGMODE_PAE:
2169 case SUPPAGINGMODE_PAE_GLOBAL:
2170 return PGMMODE_PAE;
2171
2172 case SUPPAGINGMODE_PAE_NX:
2173 case SUPPAGINGMODE_PAE_GLOBAL_NX:
2174 return PGMMODE_PAE_NX;
2175
2176 case SUPPAGINGMODE_AMD64:
2177 case SUPPAGINGMODE_AMD64_GLOBAL:
2178 return PGMMODE_AMD64;
2179
2180 case SUPPAGINGMODE_AMD64_NX:
2181 case SUPPAGINGMODE_AMD64_GLOBAL_NX:
2182 return PGMMODE_AMD64_NX;
2183
2184 default: AssertMsgFailed(("enmHostMode=%d\n", pVM->pgm.s.enmHostMode)); break;
2185 }
2186
2187 return PGMMODE_INVALID;
2188}
2189
2190
2191/**
2192 * Get mode name.
2193 *
2194 * @returns read-only name string.
2195 * @param enmMode The mode which name is desired.
2196 */
2197VMMDECL(const char *) PGMGetModeName(PGMMODE enmMode)
2198{
2199 switch (enmMode)
2200 {
2201 case PGMMODE_REAL: return "Real";
2202 case PGMMODE_PROTECTED: return "Protected";
2203 case PGMMODE_32_BIT: return "32-bit";
2204 case PGMMODE_PAE: return "PAE";
2205 case PGMMODE_PAE_NX: return "PAE+NX";
2206 case PGMMODE_AMD64: return "AMD64";
2207 case PGMMODE_AMD64_NX: return "AMD64+NX";
2208 case PGMMODE_NESTED: return "Nested";
2209 case PGMMODE_EPT: return "EPT";
2210 default: return "unknown mode value";
2211 }
2212}
2213
2214
2215
2216/**
2217 * Notification from CPUM that the EFER.NXE bit has changed.
2218 *
2219 * @param pVCpu The virtual CPU for which EFER changed.
2220 * @param fNxe The new NXE state.
2221 */
2222VMM_INT_DECL(void) PGMNotifyNxeChanged(PVMCPU pVCpu, bool fNxe)
2223{
2224 Log(("PGMNotifyNxeChanged: fNxe=%RTbool\n", fNxe));
2225 pVCpu->pgm.s.fNoExecuteEnabled = fNxe;
2226 if (fNxe)
2227 {
2228 /*pVCpu->pgm.s.fGst32BitMbzBigPdeMask - N/A */
2229 pVCpu->pgm.s.fGstPaeMbzPteMask &= ~X86_PTE_PAE_NX;
2230 pVCpu->pgm.s.fGstPaeMbzPdeMask &= ~X86_PDE_PAE_NX;
2231 pVCpu->pgm.s.fGstPaeMbzBigPdeMask &= ~X86_PDE2M_PAE_NX;
2232 /*pVCpu->pgm.s.fGstPaeMbzPdpeMask - N/A */
2233 pVCpu->pgm.s.fGstAmd64MbzPteMask &= ~X86_PTE_PAE_NX;
2234 pVCpu->pgm.s.fGstAmd64MbzPdeMask &= ~X86_PDE_PAE_NX;
2235 pVCpu->pgm.s.fGstAmd64MbzBigPdeMask &= ~X86_PDE2M_PAE_NX;
2236 pVCpu->pgm.s.fGstAmd64MbzPdpeMask &= ~X86_PDPE_LM_NX;
2237 pVCpu->pgm.s.fGstAmd64MbzBigPdpeMask &= ~X86_PDPE_LM_NX;
2238 pVCpu->pgm.s.fGstAmd64MbzPml4eMask &= ~X86_PML4E_NX;
2239
2240 pVCpu->pgm.s.fGst64ShadowedPteMask |= X86_PTE_PAE_NX;
2241 pVCpu->pgm.s.fGst64ShadowedPdeMask |= X86_PDE_PAE_NX;
2242 pVCpu->pgm.s.fGst64ShadowedBigPdeMask |= X86_PDE2M_PAE_NX;
2243 pVCpu->pgm.s.fGst64ShadowedBigPde4PteMask |= X86_PDE2M_PAE_NX;
2244 }
2245 else
2246 {
2247 /*pVCpu->pgm.s.fGst32BitMbzBigPdeMask - N/A */
2248 pVCpu->pgm.s.fGstPaeMbzPteMask |= X86_PTE_PAE_NX;
2249 pVCpu->pgm.s.fGstPaeMbzPdeMask |= X86_PDE_PAE_NX;
2250 pVCpu->pgm.s.fGstPaeMbzBigPdeMask |= X86_PDE2M_PAE_NX;
2251 /*pVCpu->pgm.s.fGstPaeMbzPdpeMask -N/A */
2252 pVCpu->pgm.s.fGstAmd64MbzPteMask |= X86_PTE_PAE_NX;
2253 pVCpu->pgm.s.fGstAmd64MbzPdeMask |= X86_PDE_PAE_NX;
2254 pVCpu->pgm.s.fGstAmd64MbzBigPdeMask |= X86_PDE2M_PAE_NX;
2255 pVCpu->pgm.s.fGstAmd64MbzPdpeMask |= X86_PDPE_LM_NX;
2256 pVCpu->pgm.s.fGstAmd64MbzBigPdpeMask |= X86_PDPE_LM_NX;
2257 pVCpu->pgm.s.fGstAmd64MbzPml4eMask |= X86_PML4E_NX;
2258
2259 pVCpu->pgm.s.fGst64ShadowedPteMask &= ~X86_PTE_PAE_NX;
2260 pVCpu->pgm.s.fGst64ShadowedPdeMask &= ~X86_PDE_PAE_NX;
2261 pVCpu->pgm.s.fGst64ShadowedBigPdeMask &= ~X86_PDE2M_PAE_NX;
2262 pVCpu->pgm.s.fGst64ShadowedBigPde4PteMask &= ~X86_PDE2M_PAE_NX;
2263 }
2264}
2265
2266
2267/**
2268 * Check if any pgm pool pages are marked dirty (not monitored)
2269 *
2270 * @returns bool locked/not locked
2271 * @param pVM The VM to operate on.
2272 */
2273VMMDECL(bool) PGMHasDirtyPages(PVM pVM)
2274{
2275 return pVM->pgm.s.CTX_SUFF(pPool)->cDirtyPages != 0;
2276}
2277
2278/**
2279 * Check if the PGM lock is currently taken.
2280 *
2281 * @returns bool locked/not locked
2282 * @param pVM The VM to operate on.
2283 */
2284VMMDECL(bool) PGMIsLocked(PVM pVM)
2285{
2286 return PDMCritSectIsOwned(&pVM->pgm.s.CritSect);
2287}
2288
2289
2290/**
2291 * Check if this VCPU currently owns the PGM lock.
2292 *
2293 * @returns bool owner/not owner
2294 * @param pVM The VM to operate on.
2295 */
2296VMMDECL(bool) PGMIsLockOwner(PVM pVM)
2297{
2298 return PDMCritSectIsOwner(&pVM->pgm.s.CritSect);
2299}
2300
2301
2302/**
2303 * Enable or disable large page usage
2304 *
2305 * @param pVM The VM to operate on.
2306 * @param fUseLargePages Use/not use large pages
2307 */
2308VMMDECL(void) PGMSetLargePageUsage(PVM pVM, bool fUseLargePages)
2309{
2310 pVM->fUseLargePages = fUseLargePages;
2311}
2312
2313/**
2314 * Acquire the PGM lock.
2315 *
2316 * @returns VBox status code
2317 * @param pVM The VM to operate on.
2318 */
2319int pgmLock(PVM pVM)
2320{
2321 int rc = PDMCritSectEnter(&pVM->pgm.s.CritSect, VERR_SEM_BUSY);
2322#if defined(IN_RC) || defined(IN_RING0)
2323 if (rc == VERR_SEM_BUSY)
2324 rc = VMMRZCallRing3NoCpu(pVM, VMMCALLRING3_PGM_LOCK, 0);
2325#endif
2326 AssertMsg(rc == VINF_SUCCESS, ("%Rrc\n", rc));
2327 return rc;
2328}
2329
2330
2331/**
2332 * Release the PGM lock.
2333 *
2334 * @returns VBox status code
2335 * @param pVM The VM to operate on.
2336 */
2337void pgmUnlock(PVM pVM)
2338{
2339 PDMCritSectLeave(&pVM->pgm.s.CritSect);
2340}
2341
2342#if defined(IN_RC) || defined(VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0)
2343
2344/**
2345 * Common worker for pgmRZDynMapGCPageOffInlined and pgmRZDynMapGCPageV2Inlined.
2346 *
2347 * @returns VBox status code.
2348 * @param pVM The VM handle.
2349 * @param pVCpu The current CPU.
2350 * @param GCPhys The guest physical address of the page to map. The
2351 * offset bits are not ignored.
2352 * @param ppv Where to return the address corresponding to @a GCPhys.
2353 */
2354int pgmRZDynMapGCPageCommon(PVM pVM, PVMCPU pVCpu, RTGCPHYS GCPhys, void **ppv RTLOG_COMMA_SRC_POS_DECL)
2355{
2356 pgmLock(pVM);
2357
2358 /*
2359 * Convert it to a writable page and it on to the dynamic mapper.
2360 */
2361 int rc;
2362 PPGMPAGE pPage = pgmPhysGetPage(&pVM->pgm.s, GCPhys);
2363 if (RT_LIKELY(pPage))
2364 {
2365 rc = pgmPhysPageMakeWritable(pVM, pPage, GCPhys);
2366 if (RT_SUCCESS(rc))
2367 {
2368 void *pv;
2369 rc = pgmRZDynMapHCPageInlined(pVCpu, PGM_PAGE_GET_HCPHYS(pPage), &pv RTLOG_COMMA_SRC_POS_ARGS);
2370 if (RT_SUCCESS(rc))
2371 *ppv = (void *)((uintptr_t)pv | ((uintptr_t)GCPhys & PAGE_OFFSET_MASK));
2372 }
2373 else
2374 AssertRC(rc);
2375 }
2376 else
2377 {
2378 AssertMsgFailed(("Invalid physical address %RGp!\n", GCPhys));
2379 rc = VERR_PGM_INVALID_GC_PHYSICAL_ADDRESS;
2380 }
2381
2382 pgmUnlock(pVM);
2383 return rc;
2384}
2385
2386#endif /* IN_RC || VBOX_WITH_2X_4GB_ADDR_SPACE_IN_R0 */
2387#if !defined(IN_R0) || defined(LOG_ENABLED)
2388
2389/** Format handler for PGMPAGE.
2390 * @copydoc FNRTSTRFORMATTYPE */
2391static DECLCALLBACK(size_t) pgmFormatTypeHandlerPage(PFNRTSTROUTPUT pfnOutput, void *pvArgOutput,
2392 const char *pszType, void const *pvValue,
2393 int cchWidth, int cchPrecision, unsigned fFlags,
2394 void *pvUser)
2395{
2396 size_t cch;
2397 PCPGMPAGE pPage = (PCPGMPAGE)pvValue;
2398 if (VALID_PTR(pPage))
2399 {
2400 char szTmp[64+80];
2401
2402 cch = 0;
2403
2404 /* The single char state stuff. */
2405 static const char s_achPageStates[4] = { 'Z', 'A', 'W', 'S' };
2406 szTmp[cch++] = s_achPageStates[PGM_PAGE_GET_STATE(pPage)];
2407
2408#define IS_PART_INCLUDED(lvl) ( !(fFlags & RTSTR_F_PRECISION) || cchPrecision == (lvl) || cchPrecision >= (lvl)+10 )
2409 if (IS_PART_INCLUDED(5))
2410 {
2411 static const char s_achHandlerStates[4] = { '-', 't', 'w', 'a' };
2412 szTmp[cch++] = s_achHandlerStates[PGM_PAGE_GET_HNDL_PHYS_STATE(pPage)];
2413 szTmp[cch++] = s_achHandlerStates[PGM_PAGE_GET_HNDL_VIRT_STATE(pPage)];
2414 }
2415
2416 /* The type. */
2417 if (IS_PART_INCLUDED(4))
2418 {
2419 szTmp[cch++] = ':';
2420 static const char s_achPageTypes[8][4] = { "INV", "RAM", "MI2", "M2A", "SHA", "ROM", "MIO", "BAD" };
2421 szTmp[cch++] = s_achPageTypes[PGM_PAGE_GET_TYPE(pPage)][0];
2422 szTmp[cch++] = s_achPageTypes[PGM_PAGE_GET_TYPE(pPage)][1];
2423 szTmp[cch++] = s_achPageTypes[PGM_PAGE_GET_TYPE(pPage)][2];
2424 }
2425
2426 /* The numbers. */
2427 if (IS_PART_INCLUDED(3))
2428 {
2429 szTmp[cch++] = ':';
2430 cch += RTStrFormatNumber(&szTmp[cch], PGM_PAGE_GET_HCPHYS(pPage), 16, 12, 0, RTSTR_F_ZEROPAD | RTSTR_F_64BIT);
2431 }
2432
2433 if (IS_PART_INCLUDED(2))
2434 {
2435 szTmp[cch++] = ':';
2436 cch += RTStrFormatNumber(&szTmp[cch], PGM_PAGE_GET_PAGEID(pPage), 16, 7, 0, RTSTR_F_ZEROPAD | RTSTR_F_32BIT);
2437 }
2438
2439 if (IS_PART_INCLUDED(6))
2440 {
2441 szTmp[cch++] = ':';
2442 static const char s_achRefs[4] = { '-', 'U', '!', 'L' };
2443 szTmp[cch++] = s_achRefs[PGM_PAGE_GET_TD_CREFS(pPage)];
2444 cch += RTStrFormatNumber(&szTmp[cch], PGM_PAGE_GET_TD_IDX(pPage), 16, 4, 0, RTSTR_F_ZEROPAD | RTSTR_F_16BIT);
2445 }
2446#undef IS_PART_INCLUDED
2447
2448 cch = pfnOutput(pvArgOutput, szTmp, cch);
2449 }
2450 else
2451 cch = pfnOutput(pvArgOutput, "<bad-pgmpage-ptr>", sizeof("<bad-pgmpage-ptr>") - 1);
2452 return cch;
2453}
2454
2455
2456/** Format handler for PGMRAMRANGE.
2457 * @copydoc FNRTSTRFORMATTYPE */
2458static DECLCALLBACK(size_t) pgmFormatTypeHandlerRamRange(PFNRTSTROUTPUT pfnOutput, void *pvArgOutput,
2459 const char *pszType, void const *pvValue,
2460 int cchWidth, int cchPrecision, unsigned fFlags,
2461 void *pvUser)
2462{
2463 size_t cch;
2464 PGMRAMRANGE const *pRam = (PGMRAMRANGE const *)pvValue;
2465 if (VALID_PTR(pRam))
2466 {
2467 char szTmp[80];
2468 cch = RTStrPrintf(szTmp, sizeof(szTmp), "%RGp-%RGp", pRam->GCPhys, pRam->GCPhysLast);
2469 cch = pfnOutput(pvArgOutput, szTmp, cch);
2470 }
2471 else
2472 cch = pfnOutput(pvArgOutput, "<bad-pgmramrange-ptr>", sizeof("<bad-pgmramrange-ptr>") - 1);
2473 return cch;
2474}
2475
2476/** Format type andlers to be registered/deregistered. */
2477static const struct
2478{
2479 char szType[24];
2480 PFNRTSTRFORMATTYPE pfnHandler;
2481} g_aPgmFormatTypes[] =
2482{
2483 { "pgmpage", pgmFormatTypeHandlerPage },
2484 { "pgmramrange", pgmFormatTypeHandlerRamRange }
2485};
2486
2487#endif /* !IN_R0 || LOG_ENABLED */
2488
2489/**
2490 * Registers the global string format types.
2491 *
2492 * This should be called at module load time or in some other manner that ensure
2493 * that it's called exactly one time.
2494 *
2495 * @returns IPRT status code on RTStrFormatTypeRegister failure.
2496 */
2497VMMDECL(int) PGMRegisterStringFormatTypes(void)
2498{
2499#if !defined(IN_R0) || defined(LOG_ENABLED)
2500 int rc = VINF_SUCCESS;
2501 unsigned i;
2502 for (i = 0; RT_SUCCESS(rc) && i < RT_ELEMENTS(g_aPgmFormatTypes); i++)
2503 {
2504 rc = RTStrFormatTypeRegister(g_aPgmFormatTypes[i].szType, g_aPgmFormatTypes[i].pfnHandler, NULL);
2505# ifdef IN_RING0
2506 if (rc == VERR_ALREADY_EXISTS)
2507 {
2508 /* in case of cleanup failure in ring-0 */
2509 RTStrFormatTypeDeregister(g_aPgmFormatTypes[i].szType);
2510 rc = RTStrFormatTypeRegister(g_aPgmFormatTypes[i].szType, g_aPgmFormatTypes[i].pfnHandler, NULL);
2511 }
2512# endif
2513 }
2514 if (RT_FAILURE(rc))
2515 while (i-- > 0)
2516 RTStrFormatTypeDeregister(g_aPgmFormatTypes[i].szType);
2517
2518 return rc;
2519#else
2520 return VINF_SUCCESS;
2521#endif
2522}
2523
2524
2525/**
2526 * Deregisters the global string format types.
2527 *
2528 * This should be called at module unload time or in some other manner that
2529 * ensure that it's called exactly one time.
2530 */
2531VMMDECL(void) PGMDeregisterStringFormatTypes(void)
2532{
2533#if !defined(IN_R0) || defined(LOG_ENABLED)
2534 for (unsigned i = 0; i < RT_ELEMENTS(g_aPgmFormatTypes); i++)
2535 RTStrFormatTypeDeregister(g_aPgmFormatTypes[i].szType);
2536#endif
2537}
2538
2539#ifdef VBOX_STRICT
2540
2541/**
2542 * Asserts that there are no mapping conflicts.
2543 *
2544 * @returns Number of conflicts.
2545 * @param pVM The VM Handle.
2546 */
2547VMMDECL(unsigned) PGMAssertNoMappingConflicts(PVM pVM)
2548{
2549 unsigned cErrors = 0;
2550
2551 /* Only applies to raw mode -> 1 VPCU */
2552 Assert(pVM->cCpus == 1);
2553 PVMCPU pVCpu = &pVM->aCpus[0];
2554
2555 /*
2556 * Check for mapping conflicts.
2557 */
2558 for (PPGMMAPPING pMapping = pVM->pgm.s.CTX_SUFF(pMappings);
2559 pMapping;
2560 pMapping = pMapping->CTX_SUFF(pNext))
2561 {
2562 /** @todo This is slow and should be optimized, but since it's just assertions I don't care now. */
2563 for (RTGCPTR GCPtr = pMapping->GCPtr;
2564 GCPtr <= pMapping->GCPtrLast;
2565 GCPtr += PAGE_SIZE)
2566 {
2567 int rc = PGMGstGetPage(pVCpu, (RTGCPTR)GCPtr, NULL, NULL);
2568 if (rc != VERR_PAGE_TABLE_NOT_PRESENT)
2569 {
2570 AssertMsgFailed(("Conflict at %RGv with %s\n", GCPtr, R3STRING(pMapping->pszDesc)));
2571 cErrors++;
2572 break;
2573 }
2574 }
2575 }
2576
2577 return cErrors;
2578}
2579
2580
2581/**
2582 * Asserts that everything related to the guest CR3 is correctly shadowed.
2583 *
2584 * This will call PGMAssertNoMappingConflicts() and PGMAssertHandlerAndFlagsInSync(),
2585 * and assert the correctness of the guest CR3 mapping before asserting that the
2586 * shadow page tables is in sync with the guest page tables.
2587 *
2588 * @returns Number of conflicts.
2589 * @param pVM The VM Handle.
2590 * @param pVCpu VMCPU handle.
2591 * @param cr3 The current guest CR3 register value.
2592 * @param cr4 The current guest CR4 register value.
2593 */
2594VMMDECL(unsigned) PGMAssertCR3(PVM pVM, PVMCPU pVCpu, uint64_t cr3, uint64_t cr4)
2595{
2596 STAM_PROFILE_START(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,SyncCR3), a);
2597 pgmLock(pVM);
2598 unsigned cErrors = PGM_BTH_PFN(AssertCR3, pVCpu)(pVCpu, cr3, cr4, 0, ~(RTGCPTR)0);
2599 pgmUnlock(pVM);
2600 STAM_PROFILE_STOP(&pVCpu->pgm.s.CTX_SUFF(pStats)->CTX_MID_Z(Stat,SyncCR3), a);
2601 return cErrors;
2602}
2603
2604#endif /* VBOX_STRICT */
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette