VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMAll/TRPMAll.cpp@ 1273

Last change on this file since 1273 was 1145, checked in by vboxsync, 18 years ago

Forgot to clear ds, es, fs & gs for interrupt/trap in V86 mode.
Put eflags including virtualized bits on the interrupt stack.

  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 30.9 KB
Line 
1/* $Id: TRPMAll.cpp 1145 2007-03-02 09:20:44Z vboxsync $ */
2/** @file
3 * TRPM - Trap Monitor - Any Context.
4 */
5
6/*
7 * Copyright (C) 2006 InnoTek Systemberatung GmbH
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License as published by the Free Software Foundation,
13 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14 * distribution. VirtualBox OSE is distributed in the hope that it will
15 * be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * If you received this file as part of a commercial VirtualBox
18 * distribution, then only the terms of your commercial VirtualBox
19 * license agreement apply instead of the previous paragraph.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_TRPM
27#include <VBox/trpm.h>
28#include <VBox/pgm.h>
29#include <VBox/mm.h>
30#include <VBox/patm.h>
31#include <VBox/selm.h>
32#include "TRPMInternal.h"
33#include <VBox/vm.h>
34#include <VBox/err.h>
35#include <VBox/x86.h>
36#include <VBox/em.h>
37
38#include <VBox/log.h>
39#include <iprt/assert.h>
40#include <iprt/asm.h>
41#include <iprt/param.h>
42
43
44
45/**
46 * Query info about the current active trap/interrupt.
47 * If no trap is active active an error code is returned.
48 *
49 * @returns VBox status code.
50 * @param pVM The virtual machine.
51 * @param pu8TrapNo Where to store the trap number.
52 * @param pfSoftwareInterrupt Where to store the software interrupt indicator.
53 */
54TRPMDECL(int) TRPMQueryTrap(PVM pVM, uint8_t *pu8TrapNo, bool *pfSoftwareInterrupt)
55{
56 /*
57 * Check if we have a trap at present.
58 */
59 if (pVM->trpm.s.uActiveVector != ~0U)
60 {
61 if (pu8TrapNo)
62 *pu8TrapNo = (uint8_t)pVM->trpm.s.uActiveVector;
63 if (pfSoftwareInterrupt)
64 *pfSoftwareInterrupt = !!pVM->trpm.s.fActiveSoftwareInterrupt;
65 return VINF_SUCCESS;
66 }
67
68 return VERR_TRPM_NO_ACTIVE_TRAP;
69}
70
71
72/**
73 * Gets the trap number for the current trap.
74 *
75 * The caller is responsible for making sure there is an active trap which
76 * takes an error code when making this request.
77 *
78 * @returns The current trap number.
79 * @param pVM VM handle.
80 */
81TRPMDECL(uint8_t) TRPMGetTrapNo(PVM pVM)
82{
83 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
84 return (uint8_t)pVM->trpm.s.uActiveVector;
85}
86
87
88/**
89 * Gets the error code for the current trap.
90 *
91 * The caller is responsible for making sure there is an active trap which
92 * takes an error code when making this request.
93 *
94 * @returns Error code.
95 * @param pVM VM handle.
96 */
97TRPMDECL(RTGCUINT) TRPMGetErrorCode(PVM pVM)
98{
99 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
100#ifdef VBOX_STRICT
101 switch (pVM->trpm.s.uActiveVector)
102 {
103 case 0x0a:
104 case 0x0b:
105 case 0x0c:
106 case 0x0d:
107 case 0x0e:
108 case 0x11:
109 case 0x08:
110 break;
111 default:
112 AssertMsgFailed(("This trap (%#x) doesn't have any error code\n", pVM->trpm.s.uActiveVector));
113 break;
114 }
115#endif
116 return pVM->trpm.s.uActiveErrorCode;
117}
118
119
120/**
121 * Gets the fault address for the current trap.
122 *
123 * The caller is responsible for making sure there is an active trap 0x0e when
124 * making this request.
125 *
126 * @returns Fault address associated with the trap.
127 * @param pVM VM handle.
128 */
129TRPMDECL(RTGCUINTPTR) TRPMGetFaultAddress(PVM pVM)
130{
131 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
132 AssertMsg(pVM->trpm.s.uActiveVector == 0xe, ("Not trap 0e!\n"));
133 return pVM->trpm.s.uActiveCR2;
134}
135
136
137/**
138 * Clears the current active trap/exception/interrupt.
139 *
140 * The caller is responsible for making sure there is an active trap
141 * when making this request.
142 *
143 * @returns VBox status code.
144 * @param pVM The virtual machine handle.
145 */
146TRPMDECL(int) TRPMResetTrap(PVM pVM)
147{
148 /*
149 * Cannot reset non-existing trap!
150 */
151 if (pVM->trpm.s.uActiveVector == ~0U)
152 {
153 AssertMsgFailed(("No active trap!\n"));
154 return VERR_TRPM_NO_ACTIVE_TRAP;
155 }
156
157 /*
158 * Reset it.
159 */
160 pVM->trpm.s.uActiveVector = ~0U;
161 return VINF_SUCCESS;
162}
163
164
165/**
166 * Assert trap/exception/interrupt.
167 *
168 * The caller is responsible for making sure there is no active trap
169 * when making this request.
170 *
171 * @returns VBox status code.
172 * @param pVM The virtual machine.
173 * @param u8TrapNo The trap vector to assert.
174 * @param fSoftwareInterrupt Indicate if it's a software interrupt or not.
175 */
176TRPMDECL(int) TRPMAssertTrap(PVM pVM, uint8_t u8TrapNo, bool fSoftwareInterrupt)
177{
178 Log2(("TRPMAssertTrap: u8TrapNo=%02x fSoftwareInterrupt=%d\n", u8TrapNo, fSoftwareInterrupt));
179
180 /*
181 * Cannot assert a trap when one is already active.
182 */
183 if (pVM->trpm.s.uActiveVector != ~0U)
184 {
185 AssertMsgFailed(("Active trap %#x\n", pVM->trpm.s.uActiveVector));
186 return VERR_TRPM_ACTIVE_TRAP;
187 }
188
189 pVM->trpm.s.uActiveVector = u8TrapNo;
190 pVM->trpm.s.fActiveSoftwareInterrupt = fSoftwareInterrupt;
191 pVM->trpm.s.uActiveErrorCode = ~0;
192 pVM->trpm.s.uActiveCR2 = 0xdeadface;
193 return VINF_SUCCESS;
194}
195
196
197/**
198 * Sets the error code of the current trap.
199 * (This function is for use in trap handlers and such.)
200 *
201 * The caller is responsible for making sure there is an active trap
202 * which takes an errorcode when making this request.
203 *
204 * @param pVM The virtual machine.
205 * @param uErrorCode The new error code.
206 */
207TRPMDECL(void) TRPMSetErrorCode(PVM pVM, RTGCUINT uErrorCode)
208{
209 Log2(("TRPMSetErrorCode: uErrorCode=%VGv\n", uErrorCode));
210 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
211 pVM->trpm.s.uActiveErrorCode = uErrorCode;
212#ifdef VBOX_STRICT
213 switch (pVM->trpm.s.uActiveVector)
214 {
215 case 0x0a: case 0x0b: case 0x0c: case 0x0d: case 0x0e:
216 AssertMsg(uErrorCode != ~(RTGCUINT)0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVM->trpm.s.uActiveVector));
217 break;
218 case 0x11: case 0x08:
219 AssertMsg(uErrorCode == 0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVM->trpm.s.uActiveVector));
220 break;
221 default:
222 AssertMsg(uErrorCode == ~(RTGCUINT)0, ("Invalid uErrorCode=%#x u8TrapNo=%d\n", uErrorCode, pVM->trpm.s.uActiveVector));
223 break;
224 }
225#endif
226}
227
228
229/**
230 * Sets the error code of the current trap.
231 * (This function is for use in trap handlers and such.)
232 *
233 * The caller is responsible for making sure there is an active trap 0e
234 * when making this request.
235 *
236 * @param pVM The virtual machine.
237 * @param uCR2 The new fault address (cr2 register).
238 */
239TRPMDECL(void) TRPMSetFaultAddress(PVM pVM, RTGCUINTPTR uCR2)
240{
241 Log2(("TRPMSetFaultAddress: uCR2=%VGv\n", uCR2));
242 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
243 AssertMsg(pVM->trpm.s.uActiveVector == 0xe, ("Not trap 0e!\n"));
244 pVM->trpm.s.uActiveCR2 = uCR2;
245}
246
247
248/**
249 * Checks if the current active trap/interrupt/exception/fault/whatever is a software
250 * interrupt or not.
251 *
252 * The caller is responsible for making sure there is an active trap
253 * when making this request.
254 *
255 * @returns true if software interrupt, false if not.
256 *
257 * @param pVM VM handle.
258 */
259TRPMDECL(bool) TRPMIsSoftwareInterrupt(PVM pVM)
260{
261 AssertMsg(pVM->trpm.s.uActiveVector != ~0U, ("No active trap!\n"));
262 return !!pVM->trpm.s.fActiveSoftwareInterrupt;
263}
264
265
266/**
267 * Check if there is an active trap.
268 *
269 * @returns true if trap active, false if not.
270 * @param pVM The virtual machine.
271 */
272TRPMDECL(bool) TRPMHasTrap(PVM pVM)
273{
274 return pVM->trpm.s.uActiveVector != ~0U;
275}
276
277
278/**
279 * Query all info about the current active trap/interrupt.
280 * If no trap is active active an error code is returned.
281 *
282 * @returns VBox status code.
283 * @param pVM The virtual machine.
284 * @param pu8TrapNo Where to store the trap number.
285 * @param pfSoftwareInterrupt Where to store the software interrupt indicator.
286 * @param puErrorCode Where to store the error code associated with some traps.
287 * ~0U is stored if the trap have no error code.
288 * @param puCR2 Where to store the CR2 associated with a trap 0E.
289 */
290TRPMDECL(int) TRPMQueryTrapAll(PVM pVM, uint8_t *pu8TrapNo, bool *pfSoftwareInterrupt, PRTGCUINT puErrorCode, PRTGCUINTPTR puCR2)
291{
292 /*
293 * Check if we have a trap at present.
294 */
295 if (pVM->trpm.s.uActiveVector == ~0U)
296 return VERR_TRPM_NO_ACTIVE_TRAP;
297
298 if (pu8TrapNo)
299 *pu8TrapNo = (uint8_t)pVM->trpm.s.uActiveVector;
300 if (pfSoftwareInterrupt)
301 *pfSoftwareInterrupt = !!pVM->trpm.s.fActiveSoftwareInterrupt;
302 if (puErrorCode)
303 *puErrorCode = pVM->trpm.s.uActiveErrorCode;
304 if (puCR2)
305 *puCR2 = pVM->trpm.s.uActiveCR2;
306
307 return VINF_SUCCESS;
308}
309
310
311/**
312 * Save the active trap.
313 *
314 * This routine useful when doing try/catch in the hypervisor.
315 * Any function which uses temporary trap handlers should
316 * probably also use this facility to save the original trap.
317 *
318 * @param pVM VM handle.
319 */
320TRPMDECL(void) TRPMSaveTrap(PVM pVM)
321{
322 pVM->trpm.s.uSavedVector = pVM->trpm.s.uActiveVector;
323 pVM->trpm.s.fSavedSoftwareInterrupt = pVM->trpm.s.fActiveSoftwareInterrupt;
324 pVM->trpm.s.uSavedErrorCode = pVM->trpm.s.uActiveErrorCode;
325 pVM->trpm.s.uSavedCR2 = pVM->trpm.s.uActiveCR2;
326}
327
328
329/**
330 * Restore a saved trap.
331 *
332 * Multiple restores of a saved trap is possible.
333 *
334 * @param pVM VM handle.
335 */
336TRPMDECL(void) TRPMRestoreTrap(PVM pVM)
337{
338 pVM->trpm.s.uActiveVector = pVM->trpm.s.uSavedVector;
339 pVM->trpm.s.fActiveSoftwareInterrupt = pVM->trpm.s.fSavedSoftwareInterrupt;
340 pVM->trpm.s.uActiveErrorCode = pVM->trpm.s.uSavedErrorCode;
341 pVM->trpm.s.uActiveCR2 = pVM->trpm.s.uSavedCR2;
342}
343
344
345/**
346 * Forward trap or interrupt to the guest's handler
347 *
348 *
349 * @returns VBox status code.
350 * or does not return at all (when the trap is actually forwarded)
351 *
352 * @param pVM The VM to operate on.
353 * @param pRegFrame Pointer to the register frame for the trap.
354 * @param iGate Trap or interrupt gate number
355 * @param opsize Instruction size (only relevant for software interrupts)
356 * @param enmError TRPM_TRAP_HAS_ERRORCODE or TRPM_TRAP_NO_ERRORCODE.
357 * @param enmType TRPM event type
358 * @internal
359 */
360TRPMDECL(int) TRPMForwardTrap(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t iGate, uint32_t opsize, TRPMERRORCODE enmError, TRPMEVENT enmType)
361{
362#ifdef TRPM_FORWARD_TRAPS_IN_GC
363 X86EFLAGS eflags;
364
365 STAM_PROFILE_ADV_START(CTXSUFF(&pVM->trpm.s.StatForwardProf), a);
366
367 Log(("TRPMForwardTrap: eip=%VGv iGate=%d\n", pRegFrame->eip, iGate));
368
369#ifdef DEBUG
370 switch (iGate) {
371 case 14:
372 if (pRegFrame->eip == pVM->trpm.s.uActiveCR2)
373 {
374 int rc;
375 RTGCPTR pCallerGC;
376#ifdef IN_GC
377 rc = MMGCRamRead(pVM, &pCallerGC, (RTGCPTR)pRegFrame->esp, sizeof(pCallerGC));
378#else
379 rc = PGMPhysReadGCPtr(pVM, &pCallerGC, (RTGCPTR)pRegFrame->esp, sizeof(pCallerGC));
380#endif
381 if (VBOX_SUCCESS(rc))
382 {
383 Log(("TRPMForwardTrap: caller=%VGv\n", pCallerGC));
384 }
385 }
386 /* no break */
387 case 8:
388 case 10:
389 case 11:
390 case 12:
391 case 13:
392 case 17:
393 Assert(enmError == TRPM_TRAP_HAS_ERRORCODE);
394 break;
395 default:
396 Assert(enmError == TRPM_TRAP_NO_ERRORCODE);
397 break;
398 }
399#endif /* DEBUG */
400
401 /* Retrieve the eflags including the virtualized bits. */
402 /** @note hackish as the cpumctxcore structure doesn't contain the right value */
403 eflags.u32 = CPUMRawGetEFlags(pVM, pRegFrame);
404
405 /* VM_FF_INHIBIT_INTERRUPTS should be cleared upfront or don't call this function at all for dispatching hardware interrupts. */
406 Assert(enmType != TRPM_HARDWARE_INT || !VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS));
407
408 /*
409 * If it's a real guest trap and the guest's page fault handler is marked as safe for GC execution, then we call it directly.
410 * Well, only if the IF flag is set.
411 */
412 /*
413 * @todo if the trap handler was modified and marked invalid, then we should *now* go back to the host context and install a new patch.
414 *
415 */
416 if ( pVM->trpm.s.aGuestTrapHandler[iGate]
417 && (eflags.Bits.u1IF)
418#ifndef VBOX_RAW_V86
419 && !(eflags.Bits.u1VM) /* @todo implement when needed (illegal for same privilege level transfers). */
420#endif
421 && !PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip)
422 )
423 {
424 uint16_t cbIDT;
425 RTGCPTR GCPtrIDT = (RTGCPTR)CPUMGetGuestIDTR(pVM, &cbIDT);
426 uint32_t cpl;
427 VBOXIDTE GuestIdte;
428 RTGCPTR pIDTEntry;
429 int rc;
430
431 Assert(PATMAreInterruptsEnabledByCtxCore(pVM, pRegFrame));
432
433 /* Must get the CPL from the SS selector (CS might be conforming) */
434 if (eflags.Bits.u1VM)
435 cpl = 3;
436 else
437 if ((pRegFrame->ss & X86_SEL_RPL) == 1)
438 cpl = 0;
439 else
440 cpl = (pRegFrame->ss & X86_SEL_RPL);
441
442 if (GCPtrIDT && iGate * sizeof(VBOXIDTE) >= cbIDT)
443 goto failure;
444
445 /*
446 * BIG TODO: The checks are not complete. see trap and interrupt dispatching section in Intel docs for details
447 * All very obscure, but still necessary.
448 * Currently only some CS & TSS selector checks are missing.
449 *
450 */
451 pIDTEntry = (RTGCPTR)((RTGCUINTPTR)GCPtrIDT + sizeof(VBOXIDTE) * iGate);
452#ifdef IN_GC
453 rc = MMGCRamRead(pVM, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
454#else
455 rc = PGMPhysReadGCPtr(pVM, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
456#endif
457 if (VBOX_FAILURE(rc))
458 {
459 /* The page might be out of sync. (@todo might cross a page boundary) */
460 Log(("Page %VGv out of sync -> prefetch and try again\n", pIDTEntry));
461 rc = PGMPrefetchPage(pVM, pIDTEntry); /** @todo r=bird: rainy day: this isn't entirely safe because of access bit virtualiziation and CSAM. */
462 if (rc != VINF_SUCCESS)
463 {
464 Log(("TRPMForwardTrap: PGMPrefetchPage failed with rc=%Vrc\n", rc));
465 goto failure;
466 }
467#ifdef IN_GC
468 rc = MMGCRamRead(pVM, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
469#else
470 rc = PGMPhysReadGCPtr(pVM, &GuestIdte, pIDTEntry, sizeof(GuestIdte));
471#endif
472 }
473 if ( VBOX_SUCCESS(rc)
474 && GuestIdte.Gen.u1Present
475 && (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_TRAP_32 || GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
476 && (GuestIdte.Gen.u2DPL == 3 || GuestIdte.Gen.u2DPL == 0)
477 && (GuestIdte.Gen.u16SegSel & 0xfffc) /* must not be zero */
478 && (enmType == TRPM_TRAP || enmType == TRPM_HARDWARE_INT || cpl <= GuestIdte.Gen.u2DPL) /* CPL <= DPL if software int */
479 )
480 {
481 RTGCPTR pHandler, dummy;
482 GCPTRTYPE(uint32_t *)pTrapStackGC;
483#ifndef IN_GC
484 HCPTRTYPE(uint32_t *)pTrapStackHC;
485#endif
486
487 pHandler = (RTGCPTR)((GuestIdte.Gen.u16OffsetHigh << 16) | GuestIdte.Gen.u16OffsetLow);
488
489 /* Note: SELMValidateAndConvertCSAddr checks for code type, memory type, selector validity. */
490 /** @todo dpl <= cpl else GPF */
491 rc = SELMValidateAndConvertCSAddr(pVM, 0, GuestIdte.Gen.u16SegSel, NULL, pHandler, &dummy);
492 if (rc == VINF_SUCCESS)
493 {
494 VBOXGDTR gdtr = {0};
495 bool fConforming = false;
496 int idx = 0;
497 uint32_t dpl;
498 uint32_t ss_r0;
499 uint32_t esp_r0;
500 VBOXDESC Desc;
501 RTGCPTR pGdtEntry;
502
503 CPUMGetGuestGDTR(pVM, &gdtr);
504 Assert(gdtr.pGdt && gdtr.cbGdt > GuestIdte.Gen.u16SegSel);
505
506 if (!gdtr.pGdt)
507 goto failure;
508
509 pGdtEntry = (RTGCPTR)(uintptr_t)&((VBOXDESC *)gdtr.pGdt)[GuestIdte.Gen.u16SegSel >> X86_SEL_SHIFT]; /// @todo fix this
510#ifdef IN_GC
511 rc = MMGCRamRead(pVM, &Desc, pGdtEntry, sizeof(Desc));
512#else
513 rc = PGMPhysReadGCPtr(pVM, &Desc, pGdtEntry, sizeof(Desc));
514#endif
515 if (VBOX_FAILURE(rc))
516 {
517 /* The page might be out of sync. (@todo might cross a page boundary) */
518 Log(("Page %VGv out of sync -> prefetch and try again\n", pGdtEntry));
519 rc = PGMPrefetchPage(pVM, pGdtEntry); /** @todo r=bird: rainy day: this isn't entirely safe because of access bit virtualiziation and CSAM. */
520 if (rc != VINF_SUCCESS)
521 {
522 Log(("PGMPrefetchPage failed with rc=%Vrc\n", rc));
523 goto failure;
524 }
525#ifdef IN_GC
526 rc = MMGCRamRead(pVM, &Desc, pGdtEntry, sizeof(Desc));
527#else
528 rc = PGMPhysReadGCPtr(pVM, &Desc, pGdtEntry, sizeof(Desc));
529#endif
530 if (VBOX_FAILURE(rc))
531 {
532 Log(("MMGCRamRead failed with %Vrc\n", rc));
533 goto failure;
534 }
535 }
536
537 if (Desc.Gen.u4Type & X86_SEL_TYPE_CONF)
538 {
539 Log(("Conforming code selector\n"));
540 fConforming = true;
541 }
542 /** @todo check descriptor type!! */
543
544 dpl = Desc.Gen.u2Dpl;
545
546 if (!fConforming && dpl < cpl) /* to inner privilege level */
547 {
548 rc = SELMGetRing1Stack(pVM, &ss_r0, &esp_r0);
549 if (VBOX_FAILURE(rc))
550 goto failure;
551
552 Assert((ss_r0 & X86_SEL_RPL) == 1);
553
554 if ( !esp_r0
555 || !ss_r0
556 || (ss_r0 & X86_SEL_RPL) != ((dpl == 0) ? 1 : dpl)
557 || SELMToFlatEx(pVM, ss_r0, (RTGCPTR)esp_r0, SELMTOFLAT_FLAGS_CPL1, (PRTGCPTR)&pTrapStackGC, NULL) != VINF_SUCCESS
558 )
559 {
560 Log(("Invalid ring 0 stack %04X:%VGv\n", ss_r0, esp_r0));
561 goto failure;
562 }
563 }
564 else
565 if (fConforming || dpl == cpl) /* to the same privilege level */
566 {
567 ss_r0 = pRegFrame->ss;
568 esp_r0 = pRegFrame->esp;
569
570 if ( eflags.Bits.u1VM /* illegal */
571 || SELMToFlatEx(pVM, ss_r0, (RTGCPTR)esp_r0, SELMTOFLAT_FLAGS_CPL1, (PRTGCPTR)&pTrapStackGC, NULL) != VINF_SUCCESS)
572 {
573 AssertMsgFailed(("Invalid stack %04X:%VGv??? (VM=%d)\n", ss_r0, esp_r0, eflags.Bits.u1VM));
574 goto failure;
575 }
576 }
577 else
578 {
579 Log(("Invalid cpl-dpl combo %d vs %d\n", cpl, dpl));
580 goto failure;
581 }
582 /*
583 * Build trap stack frame on guest handler's stack
584 */
585#ifdef IN_GC
586 Assert(eflags.Bits.u1VM || (pRegFrame->ss & X86_SEL_RPL) != 0);
587 /* Check maximum amount we need (10 when executing in V86 mode) */
588 rc = PGMVerifyAccess(pVM, (RTGCUINTPTR)pTrapStackGC - 10*sizeof(uint32_t), 10 * sizeof(uint32_t), X86_PTE_RW);
589#else
590 Assert(eflags.Bits.u1VM || (pRegFrame->ss & X86_SEL_RPL) == 0 || (pRegFrame->ss & X86_SEL_RPL) == 3);
591 /* Check maximum amount we need (10 when executing in V86 mode) */
592 if ( PAGE_ADDRESS(pTrapStackGC) != PAGE_ADDRESS(pTrapStackGC - 10*sizeof(uint32_t)) /* fail if we cross a page boundary */
593 || VBOX_FAILURE((rc = PGMPhysGCPtr2HCPtr(pVM, pTrapStackGC, (PRTHCPTR)&pTrapStackHC)))
594 )
595 {
596 AssertRC(rc);
597 goto failure;
598 }
599#endif
600 if (rc == VINF_SUCCESS)
601 {
602 /** if eflags.Bits.u1VM then push gs, fs, ds, es */
603 if (eflags.Bits.u1VM)
604 {
605 Log(("TRAP%02X: (VM) Handler %04X:%08X Stack %04X:%08X RPL=%d CR2=%08X\n", iGate, GuestIdte.Gen.u16SegSel, pHandler, ss_r0, esp_r0, (pRegFrame->ss & X86_SEL_RPL), pVM->trpm.s.uActiveCR2));
606 CTXSUFF(pTrapStack)[--idx] = pRegFrame->gs;
607 CTXSUFF(pTrapStack)[--idx] = pRegFrame->fs;
608 CTXSUFF(pTrapStack)[--idx] = pRegFrame->ds;
609 CTXSUFF(pTrapStack)[--idx] = pRegFrame->es;
610
611 /* clear ds, es, fs & gs in current context */
612 pRegFrame->ds = pRegFrame->es = pRegFrame->fs = pRegFrame->gs = 0;
613 }
614 else
615 Log(("TRAP%02X: Handler %04X:%08X Stack %04X:%08X RPL=%d CR2=%08X\n", iGate, GuestIdte.Gen.u16SegSel, pHandler, ss_r0, esp_r0, (pRegFrame->ss & X86_SEL_RPL), pVM->trpm.s.uActiveCR2));
616
617 if (fConforming == false && dpl < cpl)
618 {
619 if ((pRegFrame->ss & X86_SEL_RPL) == 1 && !eflags.Bits.u1VM)
620 CTXSUFF(pTrapStack)[--idx] = pRegFrame->ss & ~1; /* Mask away traces of raw ring execution (ring 1). */
621 else
622 CTXSUFF(pTrapStack)[--idx] = pRegFrame->ss;
623
624 CTXSUFF(pTrapStack)[--idx] = pRegFrame->esp;
625 }
626
627 /* @note we use the eflags copy, that includes the virtualized bits! */
628 CTXSUFF(pTrapStack)[--idx] = eflags.u32;
629
630 if ((pRegFrame->cs & X86_SEL_RPL) == 1 && !eflags.Bits.u1VM)
631 CTXSUFF(pTrapStack)[--idx] = pRegFrame->cs & ~1; /* Mask away traces of raw ring execution (ring 1). */
632 else
633 CTXSUFF(pTrapStack)[--idx] = pRegFrame->cs;
634
635 if (enmType == TRPM_SOFTWARE_INT)
636 {
637 Assert(opsize);
638 CTXSUFF(pTrapStack)[--idx] = pRegFrame->eip + opsize; /* return address = next instruction */
639 }
640 else
641 CTXSUFF(pTrapStack)[--idx] = pRegFrame->eip;
642
643 if (enmError == TRPM_TRAP_HAS_ERRORCODE)
644 {
645 CTXSUFF(pTrapStack)[--idx] = pVM->trpm.s.uActiveErrorCode;
646 }
647
648 Assert(esp_r0 > -idx*sizeof(uint32_t));
649 /* Adjust ESP accordingly */
650 esp_r0 += idx*sizeof(uint32_t);
651
652 /* Mask away dangerous flags for the trap/interrupt handler. */
653 eflags.u32 &= ~(X86_EFL_TF | X86_EFL_VM | X86_EFL_RF | X86_EFL_NT);
654#ifdef DEBUG
655 for (int j=idx;j<0;j++)
656 {
657 LogFlow(("Stack %VGv pos %02d: %08x\n", &CTXSUFF(pTrapStack)[j], j, CTXSUFF(pTrapStack)[j]));
658 }
659 char *pszPrefix = "";
660 char *szEFlags = "";
661
662 LogFlow(( "%seax=%08x %sebx=%08x %secx=%08x %sedx=%08x %sesi=%08x %sedi=%08x\n"
663 "%seip=%08x %sesp=%08x %sebp=%08x %siopl=%d %*s\n"
664 "%scs=%04x %sds=%04x %ses=%04x %sfs=%04x %sgs=%04x %seflags=%08x\n",
665 pszPrefix, pRegFrame->eax, pszPrefix, pRegFrame->ebx, pszPrefix, pRegFrame->ecx, pszPrefix, pRegFrame->edx, pszPrefix, pRegFrame->esi, pszPrefix, pRegFrame->edi,
666 pszPrefix, pRegFrame->eip, pszPrefix, pRegFrame->esp, pszPrefix, pRegFrame->ebp, pszPrefix, eflags.Bits.u2IOPL, *pszPrefix ? 33 : 31, szEFlags,
667 pszPrefix, (RTSEL)pRegFrame->cs, pszPrefix, (RTSEL)pRegFrame->ds, pszPrefix, (RTSEL)pRegFrame->es,
668 pszPrefix, (RTSEL)pRegFrame->fs, pszPrefix, (RTSEL)pRegFrame->gs, pszPrefix, eflags.u32));
669#endif
670
671 Log(("PATM Handler %VGv Adjusted stack %08X new EFLAGS=%08X idx=%d dpl=%d cpl=%d\n", pVM->trpm.s.aGuestTrapHandler[iGate], esp_r0, eflags.u32, idx, dpl, cpl));
672
673 /* Make sure the internal guest context structure is up-to-date. */
674 CPUMSetGuestCR2(pVM, pVM->trpm.s.uActiveCR2);
675
676#ifdef IN_GC
677 /** @note shouldn't be necessary */
678 ASMSetCR2(pVM->trpm.s.uActiveCR2);
679
680 /* Turn off interrupts for interrupt gates. */
681 if (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
682 CPUMRawSetEFlags(pVM, pRegFrame, eflags.u32 & ~X86_EFL_IF);
683
684 /* The virtualized bits must be removed again!! */
685 eflags.Bits.u1IF = 1;
686 eflags.Bits.u2IOPL = 0;
687
688 Assert(eflags.Bits.u1IF);
689 Assert(eflags.Bits.u2IOPL == 0);
690 STAM_COUNTER_INC(&pVM->trpm.s.CTXALLSUFF(paStatForwardedIRQ)[iGate]);
691 STAM_PROFILE_ADV_STOP(CTXSUFF(&pVM->trpm.s.StatForwardProf), a);
692
693 CPUMGCCallGuestTrapHandler(pRegFrame, GuestIdte.Gen.u16SegSel | 1, pVM->trpm.s.aGuestTrapHandler[iGate], eflags.u32, ss_r0, (RTGCPTR)esp_r0);
694 /* does not return */
695#else
696 /* Turn off interrupts for interrupt gates. */
697 if (GuestIdte.Gen.u5Type2 == VBOX_IDTE_TYPE2_INT_32)
698 eflags.Bits.u1IF = 0;
699
700 pRegFrame->eflags.u32 = eflags.u32;
701
702 pRegFrame->eip = pVM->trpm.s.aGuestTrapHandler[iGate];
703 pRegFrame->cs = GuestIdte.Gen.u16SegSel;
704 pRegFrame->esp = esp_r0;
705 pRegFrame->ss = ss_r0 & ~X86_SEL_RPL; /* set rpl to ring 0 */
706 STAM_PROFILE_ADV_STOP(CTXSUFF(&pVM->trpm.s.StatForwardProf), a);
707 return VINF_SUCCESS;
708#endif
709 }
710 else
711 Log(("TRAP%02X: PGMVerifyAccess %VGv failed with %Vrc -> forward to REM\n", iGate, pTrapStackGC, rc));
712 }
713 else
714 Log(("SELMValidateAndConvertCSAddr failed with %Vrc\n", rc));
715 }
716 else
717 Log(("MMRamRead %VGv size %d failed with %Vrc\n", (RTGCUINTPTR)GCPtrIDT + sizeof(VBOXIDTE) * iGate, sizeof(GuestIdte), rc));
718 }
719 else
720 {
721 Log(("Refused to forward trap: eflags=%08x IF=%d\n", eflags.u32, eflags.Bits.u1IF));
722#ifdef VBOX_WITH_STATISTICS
723 if (pVM->trpm.s.aGuestTrapHandler[iGate] == TRPM_INVALID_HANDLER)
724 STAM_COUNTER_INC(&pVM->trpm.s.StatForwardFailNoHandler);
725 else
726 if (PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip))
727 STAM_COUNTER_INC(&pVM->trpm.s.StatForwardFailPatchAddr);
728#endif
729 }
730failure:
731 STAM_COUNTER_INC(&CTXSUFF(pVM->trpm.s.StatForwardFail));
732 STAM_PROFILE_ADV_STOP(CTXSUFF(&pVM->trpm.s.StatForwardProf), a);
733
734 Log(("TRAP%02X: forwarding to REM (ss rpl=%d eflags=%08X VMIF=%d handler=%08X\n", iGate, pRegFrame->ss & X86_SEL_RPL, pRegFrame->eflags.u32, PATMAreInterruptsEnabledByCtxCore(pVM, pRegFrame), pVM->trpm.s.aGuestTrapHandler[iGate]));
735#endif
736 return VINF_EM_RAW_GUEST_TRAP;
737}
738
739
740/**
741 * Raises a cpu exception which doesn't take an error code.
742 *
743 * This function may or may not dispatch the exception before returning.
744 *
745 * @returns VBox status code fit for scheduling.
746 * @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
747 * @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
748 * @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
749 *
750 * @param pVM The VM handle.
751 * @param pCtxCore The CPU context core.
752 * @param enmXcpt The exception.
753 */
754TRPMDECL(int) TRPMRaiseXcpt(PVM pVM, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt)
755{
756 LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x\n", pCtxCore->cs, pCtxCore->eip, enmXcpt));
757/** @todo dispatch the trap. */
758 pVM->trpm.s.uActiveVector = enmXcpt;
759 pVM->trpm.s.fActiveSoftwareInterrupt = false;
760 pVM->trpm.s.uActiveErrorCode = 0xdeadbeef;
761 pVM->trpm.s.uActiveCR2 = 0xdeadface;
762 return VINF_EM_RAW_GUEST_TRAP;
763}
764
765
766/**
767 * Raises a cpu exception with an errorcode.
768 *
769 * This function may or may not dispatch the exception before returning.
770 *
771 * @returns VBox status code fit for scheduling.
772 * @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
773 * @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
774 * @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
775 *
776 * @param pVM The VM handle.
777 * @param pCtxCore The CPU context core.
778 * @param enmXcpt The exception.
779 * @param uErr The error code.
780 */
781TRPMDECL(int) TRPMRaiseXcptErr(PVM pVM, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt, uint32_t uErr)
782{
783 LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x uErr=%RX32\n", pCtxCore->cs, pCtxCore->eip, enmXcpt, uErr));
784/** @todo dispatch the trap. */
785 pVM->trpm.s.uActiveVector = enmXcpt;
786 pVM->trpm.s.fActiveSoftwareInterrupt = false;
787 pVM->trpm.s.uActiveErrorCode = uErr;
788 pVM->trpm.s.uActiveCR2 = 0xdeadface;
789 return VINF_EM_RAW_GUEST_TRAP;
790}
791
792
793/**
794 * Raises a cpu exception with an errorcode and CR2.
795 *
796 * This function may or may not dispatch the exception before returning.
797 *
798 * @returns VBox status code fit for scheduling.
799 * @retval VINF_EM_RAW_GUEST_TRAP if the exception was left pending.
800 * @retval VINF_TRPM_XCPT_DISPATCHED if the exception was raised and dispatched for raw-mode execution.
801 * @retval VINF_EM_RESCHEDULE_REM if the exception was dispatched and cannot be executed in raw-mode.
802 *
803 * @param pVM The VM handle.
804 * @param pCtxCore The CPU context core.
805 * @param enmXcpt The exception.
806 * @param uErr The error code.
807 * @param uCR2 The CR2 value.
808 */
809TRPMDECL(int) TRPMRaiseXcptErrCR2(PVM pVM, PCPUMCTXCORE pCtxCore, X86XCPT enmXcpt, uint32_t uErr, RTGCUINTPTR uCR2)
810{
811 LogFlow(("TRPMRaiseXcptErr: cs:eip=%RTsel:%RX32 enmXcpt=%#x uErr=%RX32 uCR2=%RGv\n", pCtxCore->cs, pCtxCore->eip, enmXcpt, uErr, uCR2));
812/** @todo dispatch the trap. */
813 pVM->trpm.s.uActiveVector = enmXcpt;
814 pVM->trpm.s.fActiveSoftwareInterrupt = false;
815 pVM->trpm.s.uActiveErrorCode = uErr;
816 pVM->trpm.s.uActiveCR2 = uCR2;
817 return VINF_EM_RAW_GUEST_TRAP;
818}
819
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette