VirtualBox

source: vbox/trunk/src/VBox/VMM/VMMGC/TRPMGCHandlers.cpp@ 3460

Last change on this file since 3460 was 3216, checked in by vboxsync, 18 years ago

Removed incorrect io return code changes.
  • Property svn:eol-style set to native
  • Property svn:keywords set to Id
File size: 39.7 KB
Line 
1/* $Id: TRPMGCHandlers.cpp 3216 2007-06-21 15:47:31Z vboxsync $ */
2/** @file
3 * TRPM - Guest Context Trap Handlers, CPP part
4 */
5
6/*
7 * Copyright (C) 2006-2007 innotek GmbH
8 *
9 * This file is part of VirtualBox Open Source Edition (OSE), as
10 * available from http://www.virtualbox.org. This file is free software;
11 * you can redistribute it and/or modify it under the terms of the GNU
12 * General Public License as published by the Free Software Foundation,
13 * in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14 * distribution. VirtualBox OSE is distributed in the hope that it will
15 * be useful, but WITHOUT ANY WARRANTY of any kind.
16 *
17 * If you received this file as part of a commercial VirtualBox
18 * distribution, then only the terms of your commercial VirtualBox
19 * license agreement apply instead of the previous paragraph.
20 */
21
22
23/*******************************************************************************
24* Header Files *
25*******************************************************************************/
26#define LOG_GROUP LOG_GROUP_TRPM
27#include <VBox/selm.h>
28#include <VBox/iom.h>
29#include <VBox/pgm.h>
30#include <VBox/pdm.h>
31#include <VBox/dbgf.h>
32#include <VBox/em.h>
33#include <VBox/csam.h>
34#include <VBox/patm.h>
35#include <VBox/mm.h>
36#include <VBox/cpum.h>
37#include "TRPMInternal.h"
38#include <VBox/vm.h>
39#include <VBox/param.h>
40
41#include <VBox/err.h>
42#include <VBox/dis.h>
43#include <VBox/disopcode.h>
44#include <VBox/x86.h>
45#include <VBox/log.h>
46#include <VBox/tm.h>
47#include <iprt/asm.h>
48#include <iprt/assert.h>
49
50/* still here. MODR/M byte parsing */
51#define X86_OPCODE_MODRM_MOD_MASK 0xc0
52#define X86_OPCODE_MODRM_REG_MASK 0x38
53#define X86_OPCODE_MODRM_RM_MASK 0x07
54
55/** Pointer to a readonly hypervisor trap record. */
56typedef const struct TRPMGCHYPER *PCTRPMGCHYPER;
57
58/**
59 * A hypervisor trap record.
60 * This contains information about a handler for a instruction range.
61 *
62 * @remark This must match what TRPM_HANDLER outputs.
63 */
64typedef struct TRPMGCHYPER
65{
66 /** The start address. */
67 uintptr_t uStartEIP;
68 /** The end address. (exclusive)
69 * If NULL the it's only for the instruction at pvStartEIP. */
70 uintptr_t uEndEIP;
71 /**
72 * The handler.
73 *
74 * @returns VBox status code
75 * VINF_SUCCESS means we've handled the trap.
76 * Any other error code means returning to the host context.
77 * @param pVM The VM handle.
78 * @param pRegFrame The register frame.
79 * @param uUser The user argument.
80 */
81 DECLCALLBACKMEMBER(int, pfnHandler)(PVM pVM, PCPUMCTXCORE pRegFrame, uintptr_t uUser);
82 /** Whatever the handler desires to put here. */
83 uintptr_t uUser;
84} TRPMGCHYPER;
85
86
87/*******************************************************************************
88* Global Variables *
89*******************************************************************************/
90__BEGIN_DECLS
91/** Defined in VMMGC0.asm or VMMGC99.asm.
92 * @{ */
93extern const TRPMGCHYPER g_aTrap0bHandlers[1];
94extern const TRPMGCHYPER g_aTrap0bHandlersEnd[1];
95extern const TRPMGCHYPER g_aTrap0dHandlers[1];
96extern const TRPMGCHYPER g_aTrap0dHandlersEnd[1];
97extern const TRPMGCHYPER g_aTrap0eHandlers[1];
98extern const TRPMGCHYPER g_aTrap0eHandlersEnd[1];
99/** @} */
100__END_DECLS
101
102
103/*******************************************************************************
104* Internal Functions *
105*******************************************************************************/
106__BEGIN_DECLS /* addressed from asm (not called so no DECLASM). */
107DECLCALLBACK(int) trpmGCTrapInGeneric(PVM pVM, PCPUMCTXCORE pRegFrame, uintptr_t uUser);
108__END_DECLS
109
110
111
112/**
113 * Exits the trap, called when exiting a trap handler.
114 *
115 * Will reset the trap if it's not a guest trap or the trap
116 * is already handled. Will process resume guest FFs.
117 *
118 * @returns rc.
119 * @param pVM VM handle.
120 * @param rc The VBox status code to return.
121 * @param pRegFrame Pointer to the register frame for the trap.
122 */
123static int trpmGCExitTrap(PVM pVM, int rc, PCPUMCTXCORE pRegFrame)
124{
125 uint32_t uOldActiveVector = pVM->trpm.s.uActiveVector;
126 NOREF(uOldActiveVector);
127
128 /* Reset trap? */
129 if ( rc != VINF_EM_RAW_GUEST_TRAP
130 && rc != VINF_EM_RAW_RING_SWITCH_INT)
131 pVM->trpm.s.uActiveVector = ~0;
132
133#ifdef VBOX_HIGH_RES_TIMERS_HACK
134 /*
135 * Occationally we should poll timers.
136 * We must *NOT* do this too frequently as it adds a significant overhead
137 * and it'll kill us if the trap load is high. (See #1354.)
138 * (The heuristic is not very intelligent, we should really check trap
139 * frequency etc. here, but alas, we lack any such information atm.)
140 */
141 static unsigned s_iTimerPoll = 0;
142 if (rc == VINF_SUCCESS)
143 {
144 if (!(++s_iTimerPoll & 0xf))
145 {
146 uint64_t cTicks = TMTimerPoll(pVM); NOREF(cTicks);
147 Log2(("TMTimerPoll at %VGv returned %RX64 (VM_FF_TIMER=%d)\n", pRegFrame->eip, cTicks, VM_FF_ISPENDING(pVM, VM_FF_TIMER)));
148 }
149 }
150 else
151 s_iTimerPoll = 0;
152#endif
153
154 /* Clear pending inhibit interrupt state if required. (necessary for dispatching interrupts later on) */
155 if (VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
156 {
157 Log2(("VM_FF_INHIBIT_INTERRUPTS at %VGv successor %VGv\n", pRegFrame->eip, EMGetInhibitInterruptsPC(pVM)));
158 if (pRegFrame->eip != EMGetInhibitInterruptsPC(pVM))
159 {
160 /** @note we intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here if the eip is the same as the inhibited instr address.
161 * Before we are able to execute this instruction in raw mode (iret to guest code) an external interrupt might
162 * force a world switch again. Possibly allowing a guest interrupt to be dispatched in the process. This could
163 * break the guest. Sounds very unlikely, but such timing sensitive problem are not as rare as you might think.
164 */
165 VM_FF_CLEAR(pVM, VM_FF_INHIBIT_INTERRUPTS);
166 }
167 }
168
169 /*
170 * Pending resume-guest-FF?
171 * Or pending (A)PIC interrupt? Windows XP will crash if we delay APIC interrupts.
172 */
173 if ( rc == VINF_SUCCESS
174 && VM_FF_ISPENDING(pVM, VM_FF_TO_R3 | VM_FF_TIMER | VM_FF_INTERRUPT_APIC | VM_FF_INTERRUPT_PIC | VM_FF_PGM_SYNC_CR3 | VM_FF_PGM_SYNC_CR3_NON_GLOBAL | VM_FF_REQUEST))
175 {
176 /* Pending Ring-3 action. */
177 if (VM_FF_ISPENDING(pVM, VM_FF_TO_R3))
178 {
179 VM_FF_CLEAR(pVM, VM_FF_TO_R3);
180 rc = VINF_EM_RAW_TO_R3;
181 }
182 /* Pending timer action. */
183 else if (VM_FF_ISPENDING(pVM, VM_FF_TIMER))
184 rc = VINF_EM_RAW_TIMER_PENDING;
185 /* Pending interrupt: dispatch it. */
186 else if ( VM_FF_ISPENDING(pVM, VM_FF_INTERRUPT_APIC | VM_FF_INTERRUPT_PIC)
187 && !VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS)
188 && PATMAreInterruptsEnabledByCtxCore(pVM, pRegFrame)
189 )
190 {
191 uint8_t u8Interrupt;
192 rc = PDMGetInterrupt(pVM, &u8Interrupt);
193 Log(("trpmGCExitTrap: u8Interrupt=%d (%#x) rc=%Vrc\n", u8Interrupt, u8Interrupt, rc));
194 AssertFatalMsgRC(rc, ("PDMGetInterrupt failed with %Vrc\n", rc));
195 rc = TRPMForwardTrap(pVM, pRegFrame, (uint32_t)u8Interrupt, 0, TRPM_TRAP_NO_ERRORCODE, TRPM_HARDWARE_INT);
196 /* can't return if successful */
197 Assert(rc != VINF_SUCCESS);
198
199 /* Stop the profile counter that was started in TRPMGCHandlersA.asm */
200 Assert(uOldActiveVector <= 16);
201 STAM_PROFILE_ADV_STOP(&pVM->trpm.s.aStatGCTraps[uOldActiveVector], a);
202
203 /* Assert the trap and go to the recompiler to dispatch it. */
204 TRPMAssertTrap(pVM, u8Interrupt, TRPM_HARDWARE_INT);
205
206 STAM_PROFILE_ADV_START(&pVM->trpm.s.aStatGCTraps[uOldActiveVector], a);
207 rc = VINF_EM_RAW_INTERRUPT_PENDING;
208 }
209 /*
210 * Try sync CR3?
211 * This ASSUMES that the MOV CRx, x emulation doesn't return with VINF_PGM_SYNC_CR3. (a bit hackish)
212 */
213 else if (VM_FF_ISPENDING(pVM, VM_FF_PGM_SYNC_CR3 | VM_FF_PGM_SYNC_CR3_NON_GLOBAL))
214#if 1
215 rc = PGMSyncCR3(pVM, CPUMGetGuestCR0(pVM), CPUMGetGuestCR3(pVM), CPUMGetGuestCR4(pVM), VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3));
216#else
217 rc = VINF_PGM_SYNC_CR3;
218#endif
219 /* Pending request packets might contain actions that need immediate attention, such as pending hardware interrupts. */
220 else if (VM_FF_ISPENDING(pVM, VM_FF_REQUEST))
221 rc = VINF_EM_PENDING_REQUEST;
222 }
223
224 AssertMsg( rc != VINF_SUCCESS
225 || ( pRegFrame->eflags.Bits.u1IF
226 && ( pRegFrame->eflags.Bits.u2IOPL < (unsigned)(pRegFrame->ss & X86_SEL_RPL) || pRegFrame->eflags.Bits.u1VM))
227 , ("rc = %VGv\neflags=%RX32 ss=%RTsel IOPL=%d\n", rc, pRegFrame->eflags.u32, pRegFrame->ss, pRegFrame->eflags.Bits.u2IOPL));
228 return rc;
229}
230
231
232/**
233 * \#DB (Debug event) handler.
234 *
235 * @returns VBox status code.
236 * VINF_SUCCESS means we completely handled this trap,
237 * other codes are passed execution to host context.
238 *
239 * @param pTrpm Pointer to TRPM data (within VM).
240 * @param pRegFrame Pointer to the register frame for the trap.
241 * @internal
242 */
243DECLASM(int) TRPMGCTrap01Handler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
244{
245 RTGCUINTREG uDr6 = ASMGetAndClearDR6();
246 PVM pVM = TRPM2VM(pTrpm);
247 LogFlow(("TRPMGCTrap01Handler: cs:eip=%04x:%08x uDr6=%RTreg\n", pRegFrame->cs, pRegFrame->eip, uDr6));
248
249 /*
250 * We currently don't make sure of the X86_DR7_GD bit, but
251 * there might come a time when we do.
252 */
253 if ((uDr6 & X86_DR6_BD) == X86_DR6_BD)
254 {
255 AssertReleaseMsgFailed(("X86_DR6_BD isn't used, but it's set! dr7=%RTreg(%RTreg) dr6=%RTreg\n",
256 ASMGetDR7(), CPUMGetHyperDR7(pVM), uDr6));
257 return VERR_NOT_IMPLEMENTED;
258 }
259
260 AssertReleaseMsg(!(uDr6 & X86_DR6_BT), ("X86_DR6_BT is impossible!\n"));
261
262 /*
263 * Now leave the rest to the DBGF.
264 */
265 int rc = DBGFGCTrap01Handler(pVM, pRegFrame, uDr6);
266 if (rc == VINF_EM_RAW_GUEST_TRAP)
267 CPUMSetGuestDR6(pVM, uDr6);
268
269 return trpmGCExitTrap(pVM, rc, pRegFrame);
270}
271
272
273
274/**
275 * NMI handler, for when we are using NMIs to debug things.
276 *
277 * @returns VBox status code.
278 * VINF_SUCCESS means we completely handled this trap,
279 * other codes are passed execution to host context.
280 *
281 * @param pTrpm Pointer to TRPM data (within VM).
282 * @param pRegFrame Pointer to the register frame for the trap.
283 * @internal
284 * @remark This is not hooked up unless you're building with VBOX_WITH_NMI defined.
285 */
286DECLASM(int) TRPMGCTrap02Handler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
287{
288 LogFlow(("TRPMGCTrap02Handler: cs:eip=%04x:%08x\n", pRegFrame->cs, pRegFrame->eip));
289 RTLogComPrintf("TRPMGCTrap02Handler: cs:eip=%04x:%08x\n", pRegFrame->cs, pRegFrame->eip);
290 return VERR_TRPM_DONT_PANIC;
291}
292
293
294/**
295 * \#BP (Breakpoint) handler.
296 *
297 * @returns VBox status code.
298 * VINF_SUCCESS means we completely handled this trap,
299 * other codes are passed execution to host context.
300 *
301 * @param pTrpm Pointer to TRPM data (within VM).
302 * @param pRegFrame Pointer to the register frame for the trap.
303 * @internal
304 */
305DECLASM(int) TRPMGCTrap03Handler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
306{
307 LogFlow(("TRPMGCTrap03Handler: cs:eip=%04x:%08x\n", pRegFrame->cs, pRegFrame->eip));
308 PVM pVM = TRPM2VM(pTrpm);
309 int rc;
310
311 /*
312 * Both PATM are using INT3s, let them have a go first.
313 */
314 if ( (pRegFrame->ss & X86_SEL_RPL) == 1
315 && !pRegFrame->eflags.Bits.u1VM)
316 {
317 rc = PATMHandleInt3PatchTrap(pVM, pRegFrame);
318 if (rc == VINF_SUCCESS || rc == VINF_EM_RAW_EMULATE_INSTR || rc == VINF_PATM_PATCH_INT3 || rc == VINF_PATM_DUPLICATE_FUNCTION)
319 return trpmGCExitTrap(pVM, rc, pRegFrame);
320 }
321 rc = DBGFGCTrap03Handler(pVM, pRegFrame);
322 /* anything we should do with this? Schedule it in GC? */
323 return trpmGCExitTrap(pVM, rc, pRegFrame);
324}
325
326
327/**
328 * Trap handler for illegal opcode fault (\#UD).
329 *
330 * @returns VBox status code.
331 * VINF_SUCCESS means we completely handled this trap,
332 * other codes are passed execution to host context.
333 *
334 * @param pTrpm Pointer to TRPM data (within VM).
335 * @param pRegFrame Pointer to the register frame for the trap.
336 * @internal
337 */
338DECLASM(int) TRPMGCTrap06Handler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
339{
340 PVM pVM = TRPM2VM(pTrpm);
341 int rc;
342
343 LogFlow(("TRPMGCTrap06Handler %VGv eflags=%x\n", pRegFrame->eip, pRegFrame->eflags.u32));
344
345 if (CPUMGetGuestCPL(pVM, pRegFrame) == 0)
346 {
347 /*
348 * Decode the instruction.
349 */
350 RTGCPTR PC;
351 rc = SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->eip, &PC);
352 if (VBOX_FAILURE(rc))
353 {
354 Log(("TRPMGCTrap06Handler: Failed to convert %RTsel:%RX32 (cpl=%d) - rc=%Vrc !!\n", pRegFrame->cs, pRegFrame->eip, pRegFrame->ss & X86_SEL_RPL, rc));
355 return trpmGCExitTrap(pVM, VINF_EM_RAW_GUEST_TRAP, pRegFrame);
356 }
357
358 DISCPUSTATE Cpu;
359 uint32_t cbOp;
360 rc = EMInterpretDisasOneEx(pVM, (RTGCUINTPTR)PC, pRegFrame, &Cpu, &cbOp);
361 if (VBOX_FAILURE(rc))
362 return trpmGCExitTrap(pVM, VINF_EM_RAW_EMULATE_INSTR, pRegFrame);
363
364 if ( PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip)
365 && Cpu.pCurInstr->opcode == OP_ILLUD2)
366 {
367 rc = PATMGCHandleIllegalInstrTrap(pVM, pRegFrame);
368 if (rc == VINF_SUCCESS || rc == VINF_EM_RAW_EMULATE_INSTR || rc == VINF_PATM_DUPLICATE_FUNCTION || rc == VINF_PATM_PENDING_IRQ_AFTER_IRET || rc == VINF_EM_RESCHEDULE)
369 return trpmGCExitTrap(pVM, rc, pRegFrame);
370 }
371 else
372 /** Note: monitor causes an #UD exception instead of #GP when not executed in ring 0. */
373 if (Cpu.pCurInstr->opcode == OP_MONITOR)
374 {
375 uint32_t cbIgnored;
376 rc = EMInterpretInstructionCPU(pVM, &Cpu, pRegFrame, PC, &cbIgnored);
377 if (RT_LIKELY(VBOX_SUCCESS(rc)))
378 pRegFrame->eip += Cpu.opsize;
379 }
380 else
381 /* Never generate a raw trap here; it might be an instruction, that requires emulation. */
382 rc = VINF_EM_RAW_EMULATE_INSTR;
383 }
384 else
385 {
386 rc = TRPMForwardTrap(pVM, pRegFrame, 0x6, 0, TRPM_TRAP_NO_ERRORCODE, TRPM_TRAP);
387 Assert(rc == VINF_EM_RAW_GUEST_TRAP);
388 }
389
390 return trpmGCExitTrap(pVM, rc, pRegFrame);
391}
392
393
394/**
395 * Trap handler for device not present fault (\#NM).
396 *
397 * Device not available, FP or (F)WAIT instruction.
398 *
399 * @returns VBox status code.
400 * VINF_SUCCESS means we completely handled this trap,
401 * other codes are passed execution to host context.
402 *
403 * @param pTrpm Pointer to TRPM data (within VM).
404 * @param pRegFrame Pointer to the register frame for the trap.
405 * @internal
406 */
407DECLASM(int) TRPMGCTrap07Handler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
408{
409 PVM pVM = TRPM2VM(pTrpm);
410
411 LogFlow(("TRPMTrap07HandlerGC: eip=%VGv\n", pRegFrame->eip));
412 return CPUMHandleLazyFPU(pVM);
413}
414
415
416/**
417 * \#NP ((segment) Not Present) handler.
418 *
419 * @returns VBox status code.
420 * VINF_SUCCESS means we completely handled this trap,
421 * other codes are passed execution to host context.
422 *
423 * @param pTrpm Pointer to TRPM data (within VM).
424 * @param pRegFrame Pointer to the register frame for the trap.
425 * @internal
426 */
427DECLASM(int) TRPMGCTrap0bHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
428{
429 LogFlow(("TRPMGCTrap0bHandler: eip=%VGv\n", pRegFrame->eip));
430 PVM pVM = TRPM2VM(pTrpm);
431
432 /*
433 * Try to detect instruction by opcode which caused trap.
434 * XXX note: this code may cause \#PF (trap e) or \#GP (trap d) while
435 * accessing user code. need to handle it somehow in future!
436 */
437 uint8_t *pu8Code;
438 if (SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->eip, (PRTGCPTR)&pu8Code) == VINF_SUCCESS)
439 {
440 /*
441 * First skip possible instruction prefixes, such as:
442 * OS, AS
443 * CS:, DS:, ES:, SS:, FS:, GS:
444 * REPE, REPNE
445 *
446 * note: Currently we supports only up to 4 prefixes per opcode, more
447 * prefixes (normally not used anyway) will cause trap d in guest.
448 * note: Instruction length in IA-32 may be up to 15 bytes, we dont
449 * check this issue, its too hard.
450 */
451 for (unsigned i = 0; i < 4; i++)
452 {
453 if ( pu8Code[0] != 0xf2 /* REPNE/REPNZ */
454 && pu8Code[0] != 0xf3 /* REP/REPE/REPZ */
455 && pu8Code[0] != 0x2e /* CS: */
456 && pu8Code[0] != 0x36 /* SS: */
457 && pu8Code[0] != 0x3e /* DS: */
458 && pu8Code[0] != 0x26 /* ES: */
459 && pu8Code[0] != 0x64 /* FS: */
460 && pu8Code[0] != 0x65 /* GS: */
461 && pu8Code[0] != 0x66 /* OS */
462 && pu8Code[0] != 0x67 /* AS */
463 )
464 break;
465 pu8Code++;
466 }
467
468 /*
469 * Detect right switch using a callgate.
470 *
471 * We recognize the following causes for the trap 0b:
472 * CALL FAR, CALL FAR []
473 * JMP FAR, JMP FAR []
474 * IRET (may cause a task switch)
475 *
476 * Note: we can't detect whether the trap was caused by a call to a
477 * callgate descriptor or it is a real trap 0b due to a bad selector.
478 * In both situations we'll pass execution to our recompiler so we don't
479 * have to worry.
480 * If we wanted to do better detection, we have set GDT entries to callgate
481 * descriptors pointing to our own handlers.
482 */
483 /** @todo not sure about IRET, may generate Trap 0d (\#GP), NEED TO CHECK! */
484 if ( pu8Code[0] == 0x9a /* CALL FAR */
485 || ( pu8Code[0] == 0xff /* CALL FAR [] */
486 && (pu8Code[1] & X86_OPCODE_MODRM_REG_MASK) == 0x18)
487 || pu8Code[0] == 0xea /* JMP FAR */
488 || ( pu8Code[0] == 0xff /* JMP FAR [] */
489 && (pu8Code[1] & X86_OPCODE_MODRM_REG_MASK) == 0x28)
490 || pu8Code[0] == 0xcf /* IRET */
491 )
492 {
493 /*
494 * Got potential call to callgate.
495 * We simply return execution to the recompiler to do emulation
496 * starting from the instruction which caused the trap.
497 */
498 pTrpm->uActiveVector = ~0;
499 return VINF_EM_RAW_RING_SWITCH;
500 }
501 }
502
503 /*
504 * Pass trap 0b as is to the recompiler in all other cases.
505 */
506 return VINF_EM_RAW_GUEST_TRAP;
507}
508
509
510/**
511 * \#GP (General Protection Fault) handler for Ring-0 privileged instructions.
512 *
513 * @returns VBox status code.
514 * VINF_SUCCESS means we completely handled this trap,
515 * other codes are passed execution to host context.
516 *
517 * @param pVM The VM handle.
518 * @param pRegFrame Pointer to the register frame for the trap.
519 * @param pCpu The opcode info.
520 * @param PC The program counter corresponding to cs:eip in pRegFrame.
521 */
522static int trpmGCTrap0dHandlerRing0(PVM pVM, PCPUMCTXCORE pRegFrame, PDISCPUSTATE pCpu, RTGCPTR PC)
523{
524 int rc;
525
526 /*
527 * Try handle it here, if not return to HC and emulate/interpret it there.
528 */
529 switch (pCpu->pCurInstr->opcode)
530 {
531 case OP_INT3:
532 /*
533 * Little hack to make the code below not fail
534 */
535 pCpu->param1.flags = USE_IMMEDIATE8;
536 pCpu->param1.parval = 3;
537 /* fallthru */
538 case OP_INT:
539 {
540 Assert(pCpu->param1.flags & USE_IMMEDIATE8);
541 Assert(!(PATMIsPatchGCAddr(pVM, PC)));
542 if (pCpu->param1.parval == 3)
543 {
544 /* Int 3 replacement patch? */
545 if (PATMHandleInt3PatchTrap(pVM, pRegFrame) == VINF_SUCCESS)
546 {
547 AssertFailed();
548 return trpmGCExitTrap(pVM, VINF_SUCCESS, pRegFrame);
549 }
550 }
551 rc = TRPMForwardTrap(pVM, pRegFrame, (uint32_t)pCpu->param1.parval, pCpu->opsize, TRPM_TRAP_NO_ERRORCODE, TRPM_SOFTWARE_INT);
552 if (VBOX_SUCCESS(rc) && rc != VINF_EM_RAW_GUEST_TRAP)
553 return trpmGCExitTrap(pVM, VINF_SUCCESS, pRegFrame);
554
555 pVM->trpm.s.uActiveVector = (pVM->trpm.s.uActiveErrorCode & X86_TRAP_ERR_SEL_MASK) >> X86_TRAP_ERR_SEL_SHIFT;
556 pVM->trpm.s.enmActiveType = TRPM_SOFTWARE_INT;
557 return trpmGCExitTrap(pVM, VINF_EM_RAW_RING_SWITCH_INT, pRegFrame);
558 }
559
560#ifdef PATM_EMULATE_SYSENTER
561 case OP_SYSEXIT:
562 case OP_SYSRET:
563 rc = PATMSysCall(pVM, pRegFrame, pCpu);
564 return trpmGCExitTrap(pVM, rc, pRegFrame);
565#endif
566
567 case OP_HLT:
568 /* If it's in patch code, defer to ring-3. */
569 if (PATMIsPatchGCAddr(pVM, PC))
570 break;
571
572 pRegFrame->eip += pCpu->opsize;
573 return trpmGCExitTrap(pVM, VINF_EM_HALT, pRegFrame);
574
575
576 /*
577 * These instructions are used by PATM and CASM for finding
578 * dangerous non-trapping instructions. Thus, since all
579 * scanning and patching is done in ring-3 we'll have to
580 * return to ring-3 on the first encounter of these instructions.
581 */
582 case OP_MOV_CR:
583 case OP_MOV_DR:
584 /* We can safely emulate control/debug register move instructions in patched code. */
585 if ( !PATMIsPatchGCAddr(pVM, PC)
586 && !CSAMIsKnownDangerousInstr(pVM, PC))
587 break;
588 case OP_INVLPG:
589 case OP_LLDT:
590 case OP_STI:
591 case OP_RDTSC:
592 {
593 uint32_t cbIgnored;
594 rc = EMInterpretInstructionCPU(pVM, pCpu, pRegFrame, PC, &cbIgnored);
595 if (VBOX_SUCCESS(rc))
596 pRegFrame->eip += pCpu->opsize;
597 else if (rc == VERR_EM_INTERPRETER)
598 rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
599 return trpmGCExitTrap(pVM, rc, pRegFrame);
600 }
601 }
602
603 return trpmGCExitTrap(pVM, VINF_EM_RAW_EXCEPTION_PRIVILEGED, pRegFrame);
604}
605
606
607/**
608 * \#GP (General Protection Fault) handler for Ring-3.
609 *
610 * @returns VBox status code.
611 * VINF_SUCCESS means we completely handled this trap,
612 * other codes are passed execution to host context.
613 *
614 * @param pVM The VM handle.
615 * @param pRegFrame Pointer to the register frame for the trap.
616 * @param pCpu The opcode info.
617 * @param PC The program counter corresponding to cs:eip in pRegFrame.
618 */
619static int trpmGCTrap0dHandlerRing3(PVM pVM, PCPUMCTXCORE pRegFrame, PDISCPUSTATE pCpu, RTGCPTR PC)
620{
621 int rc;
622
623 Assert(!pRegFrame->eflags.Bits.u1VM);
624
625 switch (pCpu->pCurInstr->opcode)
626 {
627 /*
628 * STI and CLI are I/O privileged, i.e. if IOPL
629 */
630 case OP_STI:
631 case OP_CLI:
632 {
633 uint32_t efl = CPUMRawGetEFlags(pVM, pRegFrame);
634 if (X86_EFL_GET_IOPL(efl) >= (unsigned)(pRegFrame->ss & X86_SEL_RPL))
635 {
636 LogFlow(("trpmGCTrap0dHandlerRing3: CLI/STI -> REM\n"));
637 return trpmGCExitTrap(pVM, VINF_EM_RESCHEDULE_REM, pRegFrame);
638 }
639 LogFlow(("trpmGCTrap0dHandlerRing3: CLI/STI -> #GP(0)\n"));
640 break;
641 }
642
643 /*
644 * INT3 and INT xx are ring-switching.
645 * (The shadow IDT will have set the entries to DPL=0, that's why we're here.)
646 */
647 case OP_INT3:
648 /*
649 * Little hack to make the code below not fail
650 */
651 pCpu->param1.flags = USE_IMMEDIATE8;
652 pCpu->param1.parval = 3;
653 /* fall thru */
654 case OP_INT:
655 {
656 Assert(pCpu->param1.flags & USE_IMMEDIATE8);
657 rc = TRPMForwardTrap(pVM, pRegFrame, (uint32_t)pCpu->param1.parval, pCpu->opsize, TRPM_TRAP_NO_ERRORCODE, TRPM_SOFTWARE_INT);
658 if (VBOX_SUCCESS(rc) && rc != VINF_EM_RAW_GUEST_TRAP)
659 return trpmGCExitTrap(pVM, VINF_SUCCESS, pRegFrame);
660
661 pVM->trpm.s.uActiveVector = (pVM->trpm.s.uActiveErrorCode & X86_TRAP_ERR_SEL_MASK) >> X86_TRAP_ERR_SEL_SHIFT;
662 pVM->trpm.s.enmActiveType = TRPM_SOFTWARE_INT;
663 return trpmGCExitTrap(pVM, VINF_EM_RAW_RING_SWITCH_INT, pRegFrame);
664 }
665
666 /*
667 * SYSCALL, SYSENTER, INTO and BOUND are also ring-switchers.
668 */
669 case OP_SYSCALL:
670 case OP_SYSENTER:
671#ifdef PATM_EMULATE_SYSENTER
672 rc = PATMSysCall(pVM, pRegFrame, pCpu);
673 if (rc == VINF_SUCCESS)
674 return trpmGCExitTrap(pVM, VINF_SUCCESS, pRegFrame);
675 /* else no break; */
676#endif
677 case OP_BOUND:
678 case OP_INTO:
679 pVM->trpm.s.uActiveVector = ~0;
680 return trpmGCExitTrap(pVM, VINF_EM_RAW_RING_SWITCH, pRegFrame);
681
682 /*
683 * Handle virtualized TSC reads.
684 */
685 case OP_RDTSC:
686 {
687 uint32_t cbIgnored;
688 rc = EMInterpretInstructionCPU(pVM, pCpu, pRegFrame, PC, &cbIgnored);
689 if (VBOX_SUCCESS(rc))
690 pRegFrame->eip += pCpu->opsize;
691 else if (rc == VERR_EM_INTERPRETER)
692 rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
693 return trpmGCExitTrap(pVM, rc, pRegFrame);
694 }
695 }
696
697 /*
698 * A genuine guest fault.
699 */
700 return trpmGCExitTrap(pVM, VINF_EM_RAW_GUEST_TRAP, pRegFrame);
701}
702
703
704/**
705 * \#GP (General Protection Fault) handler.
706 *
707 * @returns VBox status code.
708 * VINF_SUCCESS means we completely handled this trap,
709 * other codes are passed execution to host context.
710 *
711 * @param pVM The VM handle.
712 * @param pTrpm Pointer to TRPM data (within VM).
713 * @param pRegFrame Pointer to the register frame for the trap.
714 */
715static int trpmGCTrap0dHandler(PVM pVM, PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
716{
717 LogFlow(("trpmGCTrap0dHandler: cs:eip=%RTsel:%VGv uErr=%RX32\n", pRegFrame->ss, pRegFrame->eip, pTrpm->uActiveErrorCode));
718
719#if 0 /* not right for iret. Shouldn't really be needed as SELMValidateAndConvertCSAddr deals with invalid cs. */
720 /*
721 * Filter out selector problems first as these may mean that the
722 * instruction isn't safe to read. If we're here because CS is NIL
723 * the flattening of cs:eip will deal with that.
724 */
725 if ( !(pTrpm->uActiveErrorCode & (X86_TRAP_ERR_IDT | X86_TRAP_ERR_EXTERNAL))
726 && (pTrpm->uActiveErrorCode & X86_TRAP_ERR_SEL_MASK))
727 {
728 /* It's a guest trap. */
729 return trpmGCExitTrap(pVM, VINF_EM_RAW_GUEST_TRAP, pRegFrame);
730 }
731#endif
732
733 STAM_PROFILE_ADV_START(&pVM->trpm.s.StatTrap0dDisasm, a);
734 /*
735 * Decode the instruction.
736 */
737 RTGCPTR PC;
738 int rc = SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->eip, &PC);
739 if (VBOX_FAILURE(rc))
740 {
741 Log(("trpmGCTrap0dHandler: Failed to convert %RTsel:%RX32 (cpl=%d) - rc=%Vrc !!\n",
742 pRegFrame->cs, pRegFrame->eip, pRegFrame->ss & X86_SEL_RPL, rc));
743 STAM_PROFILE_ADV_STOP(&pVM->trpm.s.StatTrap0dDisasm, a);
744 return trpmGCExitTrap(pVM, VINF_EM_RAW_EMULATE_INSTR, pRegFrame);
745 }
746
747 DISCPUSTATE Cpu;
748 uint32_t cbOp;
749 rc = EMInterpretDisasOneEx(pVM, (RTGCUINTPTR)PC, pRegFrame, &Cpu, &cbOp);
750 if (VBOX_FAILURE(rc))
751 {
752 STAM_PROFILE_ADV_STOP(&pVM->trpm.s.StatTrap0dDisasm, a);
753 return trpmGCExitTrap(pVM, VINF_EM_RAW_EMULATE_INSTR, pRegFrame);
754 }
755 STAM_PROFILE_ADV_STOP(&pVM->trpm.s.StatTrap0dDisasm, a);
756
757 /*
758 * Deal with I/O port access.
759 */
760 if ( pVM->trpm.s.uActiveErrorCode == 0
761 && (Cpu.pCurInstr->optype & OPTYPE_PORTIO))
762 {
763 rc = EMInterpretPortIO(pVM, pRegFrame, &Cpu, cbOp);
764 return trpmGCExitTrap(pVM, rc, pRegFrame);
765 }
766
767
768 /*
769 * Deal with Ring-0 (privileged instructions)
770 */
771 if ( (pRegFrame->ss & X86_SEL_RPL) <= 1
772 && !pRegFrame->eflags.Bits.u1VM)
773 return trpmGCTrap0dHandlerRing0(pVM, pRegFrame, &Cpu, PC);
774
775 /*
776 * Deal with Ring-3 GPs.
777 */
778 if (!pRegFrame->eflags.Bits.u1VM)
779 return trpmGCTrap0dHandlerRing3(pVM, pRegFrame, &Cpu, PC);
780
781 /*
782 * Deal with v86 code.
783 */
784
785 /* We always set IOPL to zero which makes e.g. pushf fault in V86 mode. The guest might use IOPL=3 and therefor not expect a #GP.
786 * Simply fall back to the recompiler to emulate this instruction.
787 */
788 /* Retrieve the eflags including the virtualized bits. */
789 /** @note hackish as the cpumctxcore structure doesn't contain the right value */
790 X86EFLAGS eflags;
791 eflags.u32 = CPUMRawGetEFlags(pVM, pRegFrame);
792 if (eflags.Bits.u2IOPL != 3)
793 {
794 Assert(eflags.Bits.u2IOPL == 0);
795
796 int rc = TRPMForwardTrap(pVM, pRegFrame, 0xD, 0, TRPM_TRAP_HAS_ERRORCODE, TRPM_TRAP);
797 Assert(rc == VINF_EM_RAW_GUEST_TRAP);
798 return trpmGCExitTrap(pVM, rc, pRegFrame);
799 }
800 return trpmGCExitTrap(pVM, VINF_EM_RAW_EMULATE_INSTR, pRegFrame);
801}
802
803
804/**
805 * \#GP (General Protection Fault) handler.
806 *
807 * @returns VBox status code.
808 * VINF_SUCCESS means we completely handled this trap,
809 * other codes are passed execution to host context.
810 *
811 * @param pTrpm Pointer to TRPM data (within VM).
812 * @param pRegFrame Pointer to the register frame for the trap.
813 * @internal
814 */
815DECLASM(int) TRPMGCTrap0dHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
816{
817 LogFlow(("TRPMGCTrap0dHandler: eip=%RGv\n", pRegFrame->eip));
818 PVM pVM = TRPM2VM(pTrpm);
819
820 int rc = trpmGCTrap0dHandler(pVM, pTrpm, pRegFrame);
821 switch (rc)
822 {
823 case VINF_EM_RAW_GUEST_TRAP:
824 case VINF_EM_RAW_EXCEPTION_PRIVILEGED:
825 if (PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip))
826 rc = VINF_PATM_PATCH_TRAP_GP;
827 break;
828
829 case VINF_EM_RAW_INTERRUPT_PENDING:
830 Assert(TRPMHasTrap(pVM));
831 /* no break; */
832 case VINF_PGM_SYNC_CR3: /** @todo Check this with Sander. */
833 case VINF_IOM_HC_IOPORT_READ:
834 case VINF_IOM_HC_IOPORT_WRITE:
835 case VINF_IOM_HC_MMIO_WRITE:
836 case VINF_IOM_HC_MMIO_READ:
837 case VINF_IOM_HC_MMIO_READ_WRITE:
838 case VINF_PATM_PATCH_INT3:
839 case VINF_EM_RAW_TO_R3:
840 case VINF_EM_RAW_TIMER_PENDING:
841 case VINF_EM_PENDING_REQUEST:
842 case VINF_EM_HALT:
843 case VINF_SUCCESS:
844 break;
845
846 default:
847 AssertMsg(PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip) == false, ("return code %d\n", rc));
848 break;
849 }
850 return rc;
851}
852
853/**
854 * \#PF (Page Fault) handler.
855 *
856 * Calls PGM which does the actual handling.
857 *
858 *
859 * @returns VBox status code.
860 * VINF_SUCCESS means we completely handled this trap,
861 * other codes are passed execution to host context.
862 *
863 * @param pTrpm Pointer to TRPM data (within VM).
864 * @param pRegFrame Pointer to the register frame for the trap.
865 * @internal
866 */
867DECLASM(int) TRPMGCTrap0eHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
868{
869 LogBird(("TRPMGCTrap0eHandler: eip=%RGv\n", pRegFrame->eip));
870 PVM pVM = TRPM2VM(pTrpm);
871
872 /*
873 * This is all PGM stuff.
874 */
875 int rc = PGMTrap0eHandler(pVM, pTrpm->uActiveErrorCode, pRegFrame, (RTGCPTR)pTrpm->uActiveCR2);
876
877 switch (rc)
878 {
879 case VINF_EM_RAW_EMULATE_INSTR:
880 case VINF_EM_RAW_EMULATE_INSTR_PD_FAULT:
881 case VINF_EM_RAW_EMULATE_INSTR_GDT_FAULT:
882 case VINF_EM_RAW_EMULATE_INSTR_TSS_FAULT:
883 case VINF_EM_RAW_EMULATE_INSTR_LDT_FAULT:
884 case VINF_EM_RAW_EMULATE_INSTR_IDT_FAULT:
885 if (PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip))
886 rc = VINF_PATCH_EMULATE_INSTR;
887 break;
888
889 case VINF_EM_RAW_GUEST_TRAP:
890 if (PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip))
891 return VINF_PATM_PATCH_TRAP_PF;
892
893 rc = TRPMForwardTrap(pVM, pRegFrame, 0xE, 0, TRPM_TRAP_HAS_ERRORCODE, TRPM_TRAP);
894 Assert(rc == VINF_EM_RAW_GUEST_TRAP);
895 break;
896
897 case VINF_EM_RAW_INTERRUPT_PENDING:
898 Assert(TRPMHasTrap(pVM));
899 /* no break; */
900 case VINF_IOM_HC_MMIO_READ:
901 case VINF_IOM_HC_MMIO_WRITE:
902 case VINF_IOM_HC_MMIO_READ_WRITE:
903 case VINF_PATM_HC_MMIO_PATCH_READ:
904 case VINF_PATM_HC_MMIO_PATCH_WRITE:
905 case VINF_SUCCESS:
906 case VINF_EM_RAW_TO_R3:
907 case VINF_EM_PENDING_REQUEST:
908 case VINF_EM_RAW_TIMER_PENDING:
909 case VINF_CSAM_PENDING_ACTION:
910 case VINF_PGM_SYNC_CR3: /** @todo Check this with Sander. */
911 break;
912
913 default:
914 AssertMsg(PATMIsPatchGCAddr(pVM, (RTGCPTR)pRegFrame->eip) == false, ("Patch address for return code %d. eip=%08x\n", rc, pRegFrame->eip));
915 break;
916 }
917 return trpmGCExitTrap(pVM, rc, pRegFrame);
918}
919
920
921/**
922 * Scans for the EIP in the specified array of trap handlers.
923 *
924 * If we don't fine the EIP, we'll panic.
925 *
926 * @returns VBox status code.
927 *
928 * @param pVM The VM handle.
929 * @param pRegFrame Pointer to the register frame for the trap.
930 * @param paHandlers The array of trap handler records.
931 * @param pEndRecord The end record (exclusive).
932 */
933static int trpmGCHyperGeneric(PVM pVM, PCPUMCTXCORE pRegFrame, PCTRPMGCHYPER paHandlers, PCTRPMGCHYPER pEndRecord)
934{
935 uintptr_t uEip = (uintptr_t)pRegFrame->eip;
936 Assert(paHandlers <= pEndRecord);
937
938 Log(("trpmGCHyperGeneric: uEip=%x %p-%p\n", uEip, paHandlers, pEndRecord));
939
940#if 0 /// @todo later
941 /*
942 * Start by doing a kind of binary search.
943 */
944 unsigned iStart = 0;
945 unsigned iEnd = pEndRecord - paHandlers;
946 unsigned i = iEnd / 2;
947#endif
948
949 /*
950 * Do a linear search now (in case the array wasn't properly sorted).
951 */
952 for (PCTRPMGCHYPER pCur = paHandlers; pCur < pEndRecord; pCur++)
953 {
954 if ( pCur->uStartEIP <= uEip
955 && (pCur->uEndEIP ? pCur->uEndEIP > uEip : pCur->uStartEIP == uEip))
956 return pCur->pfnHandler(pVM, pRegFrame, pCur->uUser);
957 }
958
959 return VERR_TRPM_DONT_PANIC;
960}
961
962
963/**
964 * Hypervisor \#NP ((segment) Not Present) handler.
965 *
966 * Scans for the EIP in the registered trap handlers.
967 *
968 * @returns VBox status code.
969 * VINF_SUCCESS means we completely handled this trap,
970 * other codes are passed back to host context.
971 *
972 * @param pTrpm Pointer to TRPM data (within VM).
973 * @param pRegFrame Pointer to the register frame for the trap.
974 * @internal
975 */
976DECLASM(int) TRPMGCHyperTrap0bHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
977{
978 return trpmGCHyperGeneric(TRPM2VM(pTrpm), pRegFrame, g_aTrap0bHandlers, g_aTrap0bHandlersEnd);
979}
980
981
982/**
983 * Hypervisor \#GP (General Protection Fault) handler.
984 *
985 * Scans for the EIP in the registered trap handlers.
986 *
987 * @returns VBox status code.
988 * VINF_SUCCESS means we completely handled this trap,
989 * other codes are passed back to host context.
990 *
991 * @param pTrpm Pointer to TRPM data (within VM).
992 * @param pRegFrame Pointer to the register frame for the trap.
993 * @internal
994 */
995DECLASM(int) TRPMGCHyperTrap0dHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
996{
997 return trpmGCHyperGeneric(TRPM2VM(pTrpm), pRegFrame, g_aTrap0dHandlers, g_aTrap0dHandlersEnd);
998}
999
1000
1001/**
1002 * Hypervisor \#PF (Page Fault) handler.
1003 *
1004 * Scans for the EIP in the registered trap handlers.
1005 *
1006 * @returns VBox status code.
1007 * VINF_SUCCESS means we completely handled this trap,
1008 * other codes are passed back to host context.
1009 *
1010 * @param pTrpm Pointer to TRPM data (within VM).
1011 * @param pRegFrame Pointer to the register frame for the trap.
1012 * @internal
1013 */
1014DECLASM(int) TRPMGCHyperTrap0eHandler(PTRPM pTrpm, PCPUMCTXCORE pRegFrame)
1015{
1016 return trpmGCHyperGeneric(TRPM2VM(pTrpm), pRegFrame, g_aTrap0dHandlers, g_aTrap0dHandlersEnd);
1017}
1018
1019
1020/**
1021 * Deal with hypervisor traps occuring when resuming execution on a trap.
1022 *
1023 * @returns VBox status code.
1024 * @param pVM The VM handle.
1025 * @param pRegFrame Register frame.
1026 * @param uUser User arg.
1027 */
1028DECLCALLBACK(int) trpmGCTrapInGeneric(PVM pVM, PCPUMCTXCORE pRegFrame, uintptr_t uUser)
1029{
1030 Log(("********************************************************\n"));
1031 Log(("trpmGCTrapInGeneric: eip=%RX32 uUser=%#x\n", pRegFrame->eip, uUser));
1032 Log(("********************************************************\n"));
1033
1034 if (uUser & TRPM_TRAP_IN_HYPER)
1035 {
1036 /*
1037 * Check that there is still some stack left, if not we'll flag
1038 * a guru meditation (the alternative is a triple fault).
1039 */
1040 RTGCUINTPTR cbStackUsed = (RTGCUINTPTR)VMMGetStackGC(pVM) - pRegFrame->esp;
1041 if (cbStackUsed > VMM_STACK_SIZE - _1K)
1042 {
1043 LogRel(("trpmGCTrapInGeneric: ran out of stack: esp=#x cbStackUsed=%#x\n", pRegFrame->esp, cbStackUsed));
1044 return VERR_TRPM_DONT_PANIC;
1045 }
1046
1047 /*
1048 * Just zero the register containing the selector in question.
1049 * We'll deal with the actual stale or troublesome selector value in
1050 * the outermost trap frame.
1051 */
1052 switch (uUser & TRPM_TRAP_IN_OP_MASK)
1053 {
1054 case TRPM_TRAP_IN_MOV_GS:
1055 pRegFrame->eax = 0;
1056 pRegFrame->gs = 0; /* prevent recursive trouble. */
1057 break;
1058 case TRPM_TRAP_IN_MOV_FS:
1059 pRegFrame->eax = 0;
1060 pRegFrame->fs = 0; /* prevent recursive trouble. */
1061 return VINF_SUCCESS;
1062
1063 default:
1064 AssertMsgFailed(("Invalid uUser=%#x\n", uUser));
1065 return VERR_INTERNAL_ERROR;
1066 }
1067 }
1068 else
1069 {
1070 /*
1071 * Reconstruct the guest context and switch to the recompiler.
1072 * We ASSUME we're only at
1073 */
1074 CPUMCTXCORE CtxCore = *pRegFrame;
1075 uint32_t *pEsp = (uint32_t *)pRegFrame->esp;
1076 int rc;
1077
1078 switch (uUser)
1079 {
1080 /*
1081 * This will only occur when resuming guest code in a trap handler!
1082 */
1083 /* @note ASSUMES esp points to the temporary guest CPUMCTXCORE!!! */
1084 case TRPM_TRAP_IN_MOV_GS:
1085 case TRPM_TRAP_IN_MOV_FS:
1086 case TRPM_TRAP_IN_MOV_ES:
1087 case TRPM_TRAP_IN_MOV_DS:
1088 {
1089 PCPUMCTXCORE pTempGuestCtx = (PCPUMCTXCORE)pEsp;
1090
1091 /* Just copy the whole thing; several selector registers, eip (etc) and eax are not yet in pRegFrame. */
1092 CtxCore = *pTempGuestCtx;
1093 rc = VINF_EM_RAW_STALE_SELECTOR;
1094 break;
1095 }
1096
1097 /*
1098 * This will only occur when resuming guest code!
1099 */
1100 case TRPM_TRAP_IN_IRET:
1101 CtxCore.eip = *pEsp++;
1102 CtxCore.cs = (RTSEL)*pEsp++;
1103 CtxCore.eflags.u32 = *pEsp++;
1104 CtxCore.esp = *pEsp++;
1105 CtxCore.ss = (RTSEL)*pEsp++;
1106 rc = VINF_EM_RAW_IRET_TRAP;
1107 break;
1108
1109 /*
1110 * This will only occur when resuming V86 guest code!
1111 */
1112 case TRPM_TRAP_IN_IRET | TRPM_TRAP_IN_V86:
1113 CtxCore.eip = *pEsp++;
1114 CtxCore.cs = (RTSEL)*pEsp++;
1115 CtxCore.eflags.u32 = *pEsp++;
1116 CtxCore.esp = *pEsp++;
1117 CtxCore.ss = (RTSEL)*pEsp++;
1118 CtxCore.es = (RTSEL)*pEsp++;
1119 CtxCore.ds = (RTSEL)*pEsp++;
1120 CtxCore.fs = (RTSEL)*pEsp++;
1121 CtxCore.gs = (RTSEL)*pEsp++;
1122 rc = VINF_EM_RAW_IRET_TRAP;
1123 break;
1124
1125 default:
1126 AssertMsgFailed(("Invalid uUser=%#x\n", uUser));
1127 return VERR_INTERNAL_ERROR;
1128 }
1129
1130
1131 CPUMSetGuestCtxCore(pVM, &CtxCore);
1132 TRPMGCHyperReturnToHost(pVM, rc);
1133 }
1134
1135 AssertMsgFailed(("Impossible!\n"));
1136 return VERR_INTERNAL_ERROR;
1137}
1138
Note: See TracBrowser for help on using the repository browser.

© 2024 Oracle Support Privacy / Do Not Sell My Info Terms of Use Trademark Policy Automated Access Etiquette