HMSVMR0.cpp@ 60804

Last change on this file since 60804 was 60804, checked in by vboxsync, 9 years ago
VMM: Introduced the new APIC update force-flag and relevant fixes, Win8.1 SMP boots now. VMM/HMVMXR0: Fixed the HLT exit to use instruction length and also keep the INHIBIT force-flag more in sync with the VT-x's guest-interruptibility state.
Property svn:eol-style set to `native` Property svn:keywords set to `Author Date Id Revision`
File size: 211.3 KB

Line
1	/* $Id: HMSVMR0.cpp 60804 2016-05-03 14:13:51Z vboxsync $ */
2	/** @file
3	* HM SVM (AMD-V) - Host Context Ring-0.
4	*/
5
6	/*
7	* Copyright (C) 2013-2015 Oracle Corporation
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*/
17
18
19	/*********************************************************************************************************************************
20	* Header Files *
21	*********************************************************************************************************************************/
22	#define LOG_GROUP LOG_GROUP_HM
23	#include <iprt/asm-amd64-x86.h>
24	#include <iprt/thread.h>
25
26	#include <VBox/vmm/pdmapi.h>
27	#include <VBox/vmm/dbgf.h>
28	#include <VBox/vmm/iem.h>
29	#include <VBox/vmm/iom.h>
30	#include <VBox/vmm/tm.h>
31	#include <VBox/vmm/gim.h>
32	#ifdef VBOX_WITH_NEW_APIC
33	# include <VBox/vmm/apic.h>
34	#endif
35	#include "HMInternal.h"
36	#include <VBox/vmm/vm.h>
37	#include "HMSVMR0.h"
38	#include "dtrace/VBoxVMM.h"
39
40	#ifdef DEBUG_ramshankar
41	# define HMSVM_SYNC_FULL_GUEST_STATE
42	# define HMSVM_ALWAYS_TRAP_ALL_XCPTS
43	# define HMSVM_ALWAYS_TRAP_PF
44	# define HMSVM_ALWAYS_TRAP_TASK_SWITCH
45	#endif
46
47
48	/*********************************************************************************************************************************
49	* Defined Constants And Macros *
50	*********************************************************************************************************************************/
51	#ifdef VBOX_WITH_STATISTICS
52	# define HMSVM_EXITCODE_STAM_COUNTER_INC(u64ExitCode) do { \
53	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitAll); \
54	if ((u64ExitCode) == SVM_EXIT_NPF) \
55	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitReasonNpf); \
56	else \
57	STAM_COUNTER_INC(&pVCpu->hm.s.paStatExitReasonR0[(u64ExitCode) & MASK_EXITREASON_STAT]); \
58	} while (0)
59	#else
60	# define HMSVM_EXITCODE_STAM_COUNTER_INC(u64ExitCode) do { } while (0)
61	#endif
62
63	/** If we decide to use a function table approach this can be useful to
64	* switch to a "static DECLCALLBACK(int)". */
65	#define HMSVM_EXIT_DECL static int
66
67	/** @name Segment attribute conversion between CPU and AMD-V VMCB format.
68	*
69	* The CPU format of the segment attribute is described in X86DESCATTRBITS
70	* which is 16-bits (i.e. includes 4 bits of the segment limit).
71	*
72	* The AMD-V VMCB format the segment attribute is compact 12-bits (strictly
73	* only the attribute bits and nothing else). Upper 4-bits are unused.
74	*
75	* @{ */
76	#define HMSVM_CPU_2_VMCB_SEG_ATTR(a) ( ((a) & 0xff) \| (((a) & 0xf000) >> 4) )
77	#define HMSVM_VMCB_2_CPU_SEG_ATTR(a) ( ((a) & 0xff) \| (((a) & 0x0f00) << 4) )
78	/** @} */
79
80	/** @name Macros for loading, storing segment registers to/from the VMCB.
81	* @{ */
82	#define HMSVM_LOAD_SEG_REG(REG, reg) \
83	do \
84	{ \
85	Assert(pCtx->reg.fFlags & CPUMSELREG_FLAGS_VALID); \
86	Assert(pCtx->reg.ValidSel == pCtx->reg.Sel); \
87	pVmcb->guest.REG.u16Sel = pCtx->reg.Sel; \
88	pVmcb->guest.REG.u32Limit = pCtx->reg.u32Limit; \
89	pVmcb->guest.REG.u64Base = pCtx->reg.u64Base; \
90	pVmcb->guest.REG.u16Attr = HMSVM_CPU_2_VMCB_SEG_ATTR(pCtx->reg.Attr.u); \
91	} while (0)
92
93	#define HMSVM_SAVE_SEG_REG(REG, reg) \
94	do \
95	{ \
96	pMixedCtx->reg.Sel = pVmcb->guest.REG.u16Sel; \
97	pMixedCtx->reg.ValidSel = pVmcb->guest.REG.u16Sel; \
98	pMixedCtx->reg.fFlags = CPUMSELREG_FLAGS_VALID; \
99	pMixedCtx->reg.u32Limit = pVmcb->guest.REG.u32Limit; \
100	pMixedCtx->reg.u64Base = pVmcb->guest.REG.u64Base; \
101	pMixedCtx->reg.Attr.u = HMSVM_VMCB_2_CPU_SEG_ATTR(pVmcb->guest.REG.u16Attr); \
102	} while (0)
103	/** @} */
104
105	/** Macro for checking and returning from the using function for
106	* \#VMEXIT intercepts that maybe caused during delivering of another
107	* event in the guest. */
108	#define HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY() \
109	do \
110	{ \
111	int rc = hmR0SvmCheckExitDueToEventDelivery(pVCpu, pCtx, pSvmTransient); \
112	if (RT_LIKELY(rc == VINF_SUCCESS)) { /* likely */ } \
113	else if (rc == VINF_HM_DOUBLE_FAULT) \
114	return VINF_SUCCESS; \
115	else \
116	return rc; \
117	} while (0)
118
119	/** Macro for upgrading a @a a_rc to VINF_EM_DBG_STEPPED after emulating an
120	* instruction that exited. */
121	#define HMSVM_CHECK_SINGLE_STEP(a_pVCpu, a_rc) \
122	do { \
123	if ((a_pVCpu)->hm.s.fSingleInstruction && (a_rc) == VINF_SUCCESS) \
124	(a_rc) = VINF_EM_DBG_STEPPED; \
125	} while (0)
126
127	/** Assert that preemption is disabled or covered by thread-context hooks. */
128	#define HMSVM_ASSERT_PREEMPT_SAFE() Assert( VMMR0ThreadCtxHookIsEnabled(pVCpu) \
129	\|\| !RTThreadPreemptIsEnabled(NIL_RTTHREAD));
130
131	/** Assert that we haven't migrated CPUs when thread-context hooks are not
132	* used. */
133	#define HMSVM_ASSERT_CPU_SAFE() AssertMsg( VMMR0ThreadCtxHookIsEnabled(pVCpu) \
134	\|\| pVCpu->hm.s.idEnteredCpu == RTMpCpuId(), \
135	("Illegal migration! Entered on CPU %u Current %u\n", \
136	pVCpu->hm.s.idEnteredCpu, RTMpCpuId()));
137
138	/** Exception bitmap mask for all contributory exceptions.
139	*
140	* Page fault is deliberately excluded here as it's conditional as to whether
141	* it's contributory or benign. Page faults are handled separately.
142	*/
143	#define HMSVM_CONTRIBUTORY_XCPT_MASK ( RT_BIT(X86_XCPT_GP) \| RT_BIT(X86_XCPT_NP) \| RT_BIT(X86_XCPT_SS) \| RT_BIT(X86_XCPT_TS) \
144	\| RT_BIT(X86_XCPT_DE))
145
146	/** @name VMCB Clean Bits.
147	*
148	* These flags are used for VMCB-state caching. A set VMCB Clean bit indicates
149	* AMD-V doesn't need to reload the corresponding value(s) from the VMCB in
150	* memory.
151	*
152	* @{ */
153	/** All intercepts vectors, TSC offset, PAUSE filter counter. */
154	#define HMSVM_VMCB_CLEAN_INTERCEPTS RT_BIT(0)
155	/** I/O permission bitmap, MSR permission bitmap. */
156	#define HMSVM_VMCB_CLEAN_IOPM_MSRPM RT_BIT(1)
157	/** ASID. */
158	#define HMSVM_VMCB_CLEAN_ASID RT_BIT(2)
159	/** TRP: V_TPR, V_IRQ, V_INTR_PRIO, V_IGN_TPR, V_INTR_MASKING,
160	V_INTR_VECTOR. */
161	#define HMSVM_VMCB_CLEAN_TPR RT_BIT(3)
162	/** Nested Paging: Nested CR3 (nCR3), PAT. */
163	#define HMSVM_VMCB_CLEAN_NP RT_BIT(4)
164	/** Control registers (CR0, CR3, CR4, EFER). */
165	#define HMSVM_VMCB_CLEAN_CRX_EFER RT_BIT(5)
166	/** Debug registers (DR6, DR7). */
167	#define HMSVM_VMCB_CLEAN_DRX RT_BIT(6)
168	/** GDT, IDT limit and base. */
169	#define HMSVM_VMCB_CLEAN_DT RT_BIT(7)
170	/** Segment register: CS, SS, DS, ES limit and base. */
171	#define HMSVM_VMCB_CLEAN_SEG RT_BIT(8)
172	/** CR2.*/
173	#define HMSVM_VMCB_CLEAN_CR2 RT_BIT(9)
174	/** Last-branch record (DbgCtlMsr, br_from, br_to, lastint_from, lastint_to) */
175	#define HMSVM_VMCB_CLEAN_LBR RT_BIT(10)
176	/** AVIC (AVIC APIC_BAR; AVIC APIC_BACKING_PAGE, AVIC
177	PHYSICAL_TABLE and AVIC LOGICAL_TABLE Pointers). */
178	#define HMSVM_VMCB_CLEAN_AVIC RT_BIT(11)
179	/** Mask of all valid VMCB Clean bits. */
180	#define HMSVM_VMCB_CLEAN_ALL ( HMSVM_VMCB_CLEAN_INTERCEPTS \
181	\| HMSVM_VMCB_CLEAN_IOPM_MSRPM \
182	\| HMSVM_VMCB_CLEAN_ASID \
183	\| HMSVM_VMCB_CLEAN_TPR \
184	\| HMSVM_VMCB_CLEAN_NP \
185	\| HMSVM_VMCB_CLEAN_CRX_EFER \
186	\| HMSVM_VMCB_CLEAN_DRX \
187	\| HMSVM_VMCB_CLEAN_DT \
188	\| HMSVM_VMCB_CLEAN_SEG \
189	\| HMSVM_VMCB_CLEAN_CR2 \
190	\| HMSVM_VMCB_CLEAN_LBR \
191	\| HMSVM_VMCB_CLEAN_AVIC)
192	/** @} */
193
194	/** @name SVM transient.
195	*
196	* A state structure for holding miscellaneous information across AMD-V
197	* VMRUN/\#VMEXIT operation, restored after the transition.
198	*
199	* @{ */
200	typedef struct SVMTRANSIENT
201	{
202	/** The host's rflags/eflags. */
203	RTCCUINTREG fEFlags;
204	#if HC_ARCH_BITS == 32
205	uint32_t u32Alignment0;
206	#endif
207
208	/** The \#VMEXIT exit code (the EXITCODE field in the VMCB). */
209	uint64_t u64ExitCode;
210	/** The guest's TPR value used for TPR shadowing. */
211	uint8_t u8GuestTpr;
212	/** Alignment. */
213	uint8_t abAlignment0[7];
214
215	/** Whether the guest FPU state was active at the time of \#VMEXIT. */
216	bool fWasGuestFPUStateActive;
217	/** Whether the guest debug state was active at the time of \#VMEXIT. */
218	bool fWasGuestDebugStateActive;
219	/** Whether the hyper debug state was active at the time of \#VMEXIT. */
220	bool fWasHyperDebugStateActive;
221	/** Whether the TSC offset mode needs to be updated. */
222	bool fUpdateTscOffsetting;
223	/** Whether the TSC_AUX MSR needs restoring on \#VMEXIT. */
224	bool fRestoreTscAuxMsr;
225	/** Whether the \#VMEXIT was caused by a page-fault during delivery of a
226	* contributary exception or a page-fault. */
227	bool fVectoringDoublePF;
228	/** Whether the \#VMEXIT was caused by a page-fault during delivery of an
229	* external interrupt or NMI. */
230	bool fVectoringPF;
231	} SVMTRANSIENT, *PSVMTRANSIENT;
232	AssertCompileMemberAlignment(SVMTRANSIENT, u64ExitCode, sizeof(uint64_t));
233	AssertCompileMemberAlignment(SVMTRANSIENT, fWasGuestFPUStateActive, sizeof(uint64_t));
234	/** @} */
235
236	/**
237	* MSRPM (MSR permission bitmap) read permissions (for guest RDMSR).
238	*/
239	typedef enum SVMMSREXITREAD
240	{
241	/** Reading this MSR causes a \#VMEXIT. */
242	SVMMSREXIT_INTERCEPT_READ = 0xb,
243	/** Reading this MSR does not cause a \#VMEXIT. */
244	SVMMSREXIT_PASSTHRU_READ
245	} SVMMSREXITREAD;
246
247	/**
248	* MSRPM (MSR permission bitmap) write permissions (for guest WRMSR).
249	*/
250	typedef enum SVMMSREXITWRITE
251	{
252	/** Writing to this MSR causes a \#VMEXIT. */
253	SVMMSREXIT_INTERCEPT_WRITE = 0xd,
254	/** Writing to this MSR does not cause a \#VMEXIT. */
255	SVMMSREXIT_PASSTHRU_WRITE
256	} SVMMSREXITWRITE;
257
258	/**
259	* SVM \#VMEXIT handler.
260	*
261	* @returns VBox status code.
262	* @param pVCpu The cross context virtual CPU structure.
263	* @param pMixedCtx Pointer to the guest-CPU context.
264	* @param pSvmTransient Pointer to the SVM-transient structure.
265	*/
266	typedef int FNSVMEXITHANDLER(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient);
267
268
269	/*********************************************************************************************************************************
270	* Internal Functions *
271	*********************************************************************************************************************************/
272	static void hmR0SvmSetMsrPermission(PVMCPU pVCpu, unsigned uMsr, SVMMSREXITREAD enmRead, SVMMSREXITWRITE enmWrite);
273	static void hmR0SvmPendingEventToTrpmTrap(PVMCPU pVCpu);
274	static void hmR0SvmLeave(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx);
275
276	/** @name \#VMEXIT handlers.
277	* @{
278	*/
279	static FNSVMEXITHANDLER hmR0SvmExitIntr;
280	static FNSVMEXITHANDLER hmR0SvmExitWbinvd;
281	static FNSVMEXITHANDLER hmR0SvmExitInvd;
282	static FNSVMEXITHANDLER hmR0SvmExitCpuid;
283	static FNSVMEXITHANDLER hmR0SvmExitRdtsc;
284	static FNSVMEXITHANDLER hmR0SvmExitRdtscp;
285	static FNSVMEXITHANDLER hmR0SvmExitRdpmc;
286	static FNSVMEXITHANDLER hmR0SvmExitInvlpg;
287	static FNSVMEXITHANDLER hmR0SvmExitHlt;
288	static FNSVMEXITHANDLER hmR0SvmExitMonitor;
289	static FNSVMEXITHANDLER hmR0SvmExitMwait;
290	static FNSVMEXITHANDLER hmR0SvmExitShutdown;
291	static FNSVMEXITHANDLER hmR0SvmExitReadCRx;
292	static FNSVMEXITHANDLER hmR0SvmExitWriteCRx;
293	static FNSVMEXITHANDLER hmR0SvmExitSetPendingXcptUD;
294	static FNSVMEXITHANDLER hmR0SvmExitMsr;
295	static FNSVMEXITHANDLER hmR0SvmExitReadDRx;
296	static FNSVMEXITHANDLER hmR0SvmExitWriteDRx;
297	static FNSVMEXITHANDLER hmR0SvmExitXsetbv;
298	static FNSVMEXITHANDLER hmR0SvmExitIOInstr;
299	static FNSVMEXITHANDLER hmR0SvmExitNestedPF;
300	static FNSVMEXITHANDLER hmR0SvmExitVIntr;
301	static FNSVMEXITHANDLER hmR0SvmExitTaskSwitch;
302	static FNSVMEXITHANDLER hmR0SvmExitVmmCall;
303	static FNSVMEXITHANDLER hmR0SvmExitPause;
304	static FNSVMEXITHANDLER hmR0SvmExitIret;
305	static FNSVMEXITHANDLER hmR0SvmExitXcptPF;
306	static FNSVMEXITHANDLER hmR0SvmExitXcptNM;
307	static FNSVMEXITHANDLER hmR0SvmExitXcptUD;
308	static FNSVMEXITHANDLER hmR0SvmExitXcptMF;
309	static FNSVMEXITHANDLER hmR0SvmExitXcptDB;
310	static FNSVMEXITHANDLER hmR0SvmExitXcptAC;
311	/** @} */
312
313	DECLINLINE(int) hmR0SvmHandleExit(PVMCPU pVCpu, PCPUMCTX pMixedCtx, PSVMTRANSIENT pSvmTransient);
314
315
316	/*********************************************************************************************************************************
317	* Global Variables *
318	*********************************************************************************************************************************/
319	/** Ring-0 memory object for the IO bitmap. */
320	RTR0MEMOBJ g_hMemObjIOBitmap = NIL_RTR0MEMOBJ;
321	/** Physical address of the IO bitmap. */
322	RTHCPHYS g_HCPhysIOBitmap = 0;
323	/** Virtual address of the IO bitmap. */
324	R0PTRTYPE(void *) g_pvIOBitmap = NULL;
325
326
327	/**
328	* Sets up and activates AMD-V on the current CPU.
329	*
330	* @returns VBox status code.
331	* @param pCpu Pointer to the CPU info struct.
332	* @param pVM The cross context VM structure. Can be
333	* NULL after a resume!
334	* @param pvCpuPage Pointer to the global CPU page.
335	* @param HCPhysCpuPage Physical address of the global CPU page.
336	* @param fEnabledByHost Whether the host OS has already initialized AMD-V.
337	* @param pvArg Unused on AMD-V.
338	*/
339	VMMR0DECL(int) SVMR0EnableCpu(PHMGLOBALCPUINFO pCpu, PVM pVM, void *pvCpuPage, RTHCPHYS HCPhysCpuPage, bool fEnabledByHost,
340	void *pvArg)
341	{
342	Assert(!fEnabledByHost);
343	Assert(HCPhysCpuPage && HCPhysCpuPage != NIL_RTHCPHYS);
344	Assert(RT_ALIGN_T(HCPhysCpuPage, _4K, RTHCPHYS) == HCPhysCpuPage);
345	Assert(pvCpuPage); NOREF(pvCpuPage);
346	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
347
348	NOREF(pvArg);
349	NOREF(fEnabledByHost);
350
351	/* Paranoid: Disable interrupt as, in theory, interrupt handlers might mess with EFER. */
352	RTCCUINTREG fEFlags = ASMIntDisableFlags();
353
354	/*
355	* We must turn on AMD-V and setup the host state physical address, as those MSRs are per CPU.
356	*/
357	uint64_t u64HostEfer = ASMRdMsr(MSR_K6_EFER);
358	if (u64HostEfer & MSR_K6_EFER_SVME)
359	{
360	/* If the VBOX_HWVIRTEX_IGNORE_SVM_IN_USE is active, then we blindly use AMD-V. */
361	if ( pVM
362	&& pVM->hm.s.svm.fIgnoreInUseError)
363	{
364	pCpu->fIgnoreAMDVInUseError = true;
365	}
366
367	if (!pCpu->fIgnoreAMDVInUseError)
368	{
369	ASMSetFlags(fEFlags);
370	return VERR_SVM_IN_USE;
371	}
372	}
373
374	/* Turn on AMD-V in the EFER MSR. */
375	ASMWrMsr(MSR_K6_EFER, u64HostEfer \| MSR_K6_EFER_SVME);
376
377	/* Write the physical page address where the CPU will store the host state while executing the VM. */
378	ASMWrMsr(MSR_K8_VM_HSAVE_PA, HCPhysCpuPage);
379
380	/* Restore interrupts. */
381	ASMSetFlags(fEFlags);
382
383	/*
384	* Theoretically, other hypervisors may have used ASIDs, ideally we should flush all non-zero ASIDs
385	* when enabling SVM. AMD doesn't have an SVM instruction to flush all ASIDs (flushing is done
386	* upon VMRUN). Therefore, just set the fFlushAsidBeforeUse flag which instructs hmR0SvmSetupTLB()
387	* to flush the TLB with before using a new ASID.
388	*/
389	pCpu->fFlushAsidBeforeUse = true;
390
391	/*
392	* Ensure each VCPU scheduled on this CPU gets a new VPID on resume. See @bugref{6255}.
393	*/
394	++pCpu->cTlbFlushes;
395
396	return VINF_SUCCESS;
397	}
398
399
400	/**
401	* Deactivates AMD-V on the current CPU.
402	*
403	* @returns VBox status code.
404	* @param pCpu Pointer to the CPU info struct.
405	* @param pvCpuPage Pointer to the global CPU page.
406	* @param HCPhysCpuPage Physical address of the global CPU page.
407	*/
408	VMMR0DECL(int) SVMR0DisableCpu(PHMGLOBALCPUINFO pCpu, void *pvCpuPage, RTHCPHYS HCPhysCpuPage)
409	{
410	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
411	AssertReturn( HCPhysCpuPage
412	&& HCPhysCpuPage != NIL_RTHCPHYS, VERR_INVALID_PARAMETER);
413	AssertReturn(pvCpuPage, VERR_INVALID_PARAMETER);
414	NOREF(pCpu);
415
416	/* Paranoid: Disable interrupts as, in theory, interrupt handlers might mess with EFER. */
417	RTCCUINTREG fEFlags = ASMIntDisableFlags();
418
419	/* Turn off AMD-V in the EFER MSR. */
420	uint64_t u64HostEfer = ASMRdMsr(MSR_K6_EFER);
421	ASMWrMsr(MSR_K6_EFER, u64HostEfer & ~MSR_K6_EFER_SVME);
422
423	/* Invalidate host state physical address. */
424	ASMWrMsr(MSR_K8_VM_HSAVE_PA, 0);
425
426	/* Restore interrupts. */
427	ASMSetFlags(fEFlags);
428
429	return VINF_SUCCESS;
430	}
431
432
433	/**
434	* Does global AMD-V initialization (called during module initialization).
435	*
436	* @returns VBox status code.
437	*/
438	VMMR0DECL(int) SVMR0GlobalInit(void)
439	{
440	/*
441	* Allocate 12 KB for the IO bitmap. Since this is non-optional and we always intercept all IO accesses, it's done
442	* once globally here instead of per-VM.
443	*/
444	Assert(g_hMemObjIOBitmap == NIL_RTR0MEMOBJ);
445	int rc = RTR0MemObjAllocCont(&g_hMemObjIOBitmap, 3 << PAGE_SHIFT, false /* fExecutable */);
446	if (RT_FAILURE(rc))
447	return rc;
448
449	g_pvIOBitmap = RTR0MemObjAddress(g_hMemObjIOBitmap);
450	g_HCPhysIOBitmap = RTR0MemObjGetPagePhysAddr(g_hMemObjIOBitmap, 0 /* iPage */);
451
452	/* Set all bits to intercept all IO accesses. */
453	ASMMemFill32(g_pvIOBitmap, 3 << PAGE_SHIFT, UINT32_C(0xffffffff));
454	return VINF_SUCCESS;
455	}
456
457
458	/**
459	* Does global AMD-V termination (called during module termination).
460	*/
461	VMMR0DECL(void) SVMR0GlobalTerm(void)
462	{
463	if (g_hMemObjIOBitmap != NIL_RTR0MEMOBJ)
464	{
465	RTR0MemObjFree(g_hMemObjIOBitmap, true /* fFreeMappings */);
466	g_pvIOBitmap = NULL;
467	g_HCPhysIOBitmap = 0;
468	g_hMemObjIOBitmap = NIL_RTR0MEMOBJ;
469	}
470	}
471
472
473	/**
474	* Frees any allocated per-VCPU structures for a VM.
475	*
476	* @param pVM The cross context VM structure.
477	*/
478	DECLINLINE(void) hmR0SvmFreeStructs(PVM pVM)
479	{
480	for (uint32_t i = 0; i < pVM->cCpus; i++)
481	{
482	PVMCPU pVCpu = &pVM->aCpus[i];
483	AssertPtr(pVCpu);
484
485	if (pVCpu->hm.s.svm.hMemObjVmcbHost != NIL_RTR0MEMOBJ)
486	{
487	RTR0MemObjFree(pVCpu->hm.s.svm.hMemObjVmcbHost, false);
488	pVCpu->hm.s.svm.pvVmcbHost = 0;
489	pVCpu->hm.s.svm.HCPhysVmcbHost = 0;
490	pVCpu->hm.s.svm.hMemObjVmcbHost = NIL_RTR0MEMOBJ;
491	}
492
493	if (pVCpu->hm.s.svm.hMemObjVmcb != NIL_RTR0MEMOBJ)
494	{
495	RTR0MemObjFree(pVCpu->hm.s.svm.hMemObjVmcb, false);
496	pVCpu->hm.s.svm.pvVmcb = 0;
497	pVCpu->hm.s.svm.HCPhysVmcb = 0;
498	pVCpu->hm.s.svm.hMemObjVmcb = NIL_RTR0MEMOBJ;
499	}
500
501	if (pVCpu->hm.s.svm.hMemObjMsrBitmap != NIL_RTR0MEMOBJ)
502	{
503	RTR0MemObjFree(pVCpu->hm.s.svm.hMemObjMsrBitmap, false);
504	pVCpu->hm.s.svm.pvMsrBitmap = 0;
505	pVCpu->hm.s.svm.HCPhysMsrBitmap = 0;
506	pVCpu->hm.s.svm.hMemObjMsrBitmap = NIL_RTR0MEMOBJ;
507	}
508	}
509	}
510
511
512	/**
513	* Does per-VM AMD-V initialization.
514	*
515	* @returns VBox status code.
516	* @param pVM The cross context VM structure.
517	*/
518	VMMR0DECL(int) SVMR0InitVM(PVM pVM)
519	{
520	int rc = VERR_INTERNAL_ERROR_5;
521
522	/*
523	* Check for an AMD CPU erratum which requires us to flush the TLB before every world-switch.
524	*/
525	uint32_t u32Family;
526	uint32_t u32Model;
527	uint32_t u32Stepping;
528	if (HMAmdIsSubjectToErratum170(&u32Family, &u32Model, &u32Stepping))
529	{
530	Log4(("SVMR0InitVM: AMD cpu with erratum 170 family %#x model %#x stepping %#x\n", u32Family, u32Model, u32Stepping));
531	pVM->hm.s.svm.fAlwaysFlushTLB = true;
532	}
533
534	/*
535	* Initialize the R0 memory objects up-front so we can properly cleanup on allocation failures.
536	*/
537	for (VMCPUID i = 0; i < pVM->cCpus; i++)
538	{
539	PVMCPU pVCpu = &pVM->aCpus[i];
540	pVCpu->hm.s.svm.hMemObjVmcbHost = NIL_RTR0MEMOBJ;
541	pVCpu->hm.s.svm.hMemObjVmcb = NIL_RTR0MEMOBJ;
542	pVCpu->hm.s.svm.hMemObjMsrBitmap = NIL_RTR0MEMOBJ;
543	}
544
545	for (VMCPUID i = 0; i < pVM->cCpus; i++)
546	{
547	PVMCPU pVCpu = &pVM->aCpus[i];
548
549	/*
550	* Allocate one page for the host-context VM control block (VMCB). This is used for additional host-state (such as
551	* FS, GS, Kernel GS Base, etc.) apart from the host-state save area specified in MSR_K8_VM_HSAVE_PA.
552	*/
553	rc = RTR0MemObjAllocCont(&pVCpu->hm.s.svm.hMemObjVmcbHost, 1 << PAGE_SHIFT, false /* fExecutable */);
554	if (RT_FAILURE(rc))
555	goto failure_cleanup;
556
557	pVCpu->hm.s.svm.pvVmcbHost = RTR0MemObjAddress(pVCpu->hm.s.svm.hMemObjVmcbHost);
558	pVCpu->hm.s.svm.HCPhysVmcbHost = RTR0MemObjGetPagePhysAddr(pVCpu->hm.s.svm.hMemObjVmcbHost, 0 /* iPage */);
559	Assert(pVCpu->hm.s.svm.HCPhysVmcbHost < _4G);
560	ASMMemZeroPage(pVCpu->hm.s.svm.pvVmcbHost);
561
562	/*
563	* Allocate one page for the guest-state VMCB.
564	*/
565	rc = RTR0MemObjAllocCont(&pVCpu->hm.s.svm.hMemObjVmcb, 1 << PAGE_SHIFT, false /* fExecutable */);
566	if (RT_FAILURE(rc))
567	goto failure_cleanup;
568
569	pVCpu->hm.s.svm.pvVmcb = RTR0MemObjAddress(pVCpu->hm.s.svm.hMemObjVmcb);
570	pVCpu->hm.s.svm.HCPhysVmcb = RTR0MemObjGetPagePhysAddr(pVCpu->hm.s.svm.hMemObjVmcb, 0 /* iPage */);
571	Assert(pVCpu->hm.s.svm.HCPhysVmcb < _4G);
572	ASMMemZeroPage(pVCpu->hm.s.svm.pvVmcb);
573
574	/*
575	* Allocate two pages (8 KB) for the MSR permission bitmap. There doesn't seem to be a way to convince
576	* SVM to not require one.
577	*/
578	rc = RTR0MemObjAllocCont(&pVCpu->hm.s.svm.hMemObjMsrBitmap, 2 << PAGE_SHIFT, false /* fExecutable */);
579	if (RT_FAILURE(rc))
580	goto failure_cleanup;
581
582	pVCpu->hm.s.svm.pvMsrBitmap = RTR0MemObjAddress(pVCpu->hm.s.svm.hMemObjMsrBitmap);
583	pVCpu->hm.s.svm.HCPhysMsrBitmap = RTR0MemObjGetPagePhysAddr(pVCpu->hm.s.svm.hMemObjMsrBitmap, 0 /* iPage */);
584	/* Set all bits to intercept all MSR accesses (changed later on). */
585	ASMMemFill32(pVCpu->hm.s.svm.pvMsrBitmap, 2 << PAGE_SHIFT, UINT32_C(0xffffffff));
586	}
587
588	return VINF_SUCCESS;
589
590	failure_cleanup:
591	hmR0SvmFreeStructs(pVM);
592	return rc;
593	}
594
595
596	/**
597	* Does per-VM AMD-V termination.
598	*
599	* @returns VBox status code.
600	* @param pVM The cross context VM structure.
601	*/
602	VMMR0DECL(int) SVMR0TermVM(PVM pVM)
603	{
604	hmR0SvmFreeStructs(pVM);
605	return VINF_SUCCESS;
606	}
607
608
609	/**
610	* Sets the permission bits for the specified MSR in the MSRPM.
611	*
612	* @param pVCpu The cross context virtual CPU structure.
613	* @param uMsr The MSR for which the access permissions are being set.
614	* @param enmRead MSR read permissions.
615	* @param enmWrite MSR write permissions.
616	*/
617	static void hmR0SvmSetMsrPermission(PVMCPU pVCpu, unsigned uMsr, SVMMSREXITREAD enmRead, SVMMSREXITWRITE enmWrite)
618	{
619	unsigned uBit;
620	uint8_t pbMsrBitmap = (uint8_t )pVCpu->hm.s.svm.pvMsrBitmap;
621
622	/*
623	* Layout:
624	* Byte offset MSR range
625	* 0x000 - 0x7ff 0x00000000 - 0x00001fff
626	* 0x800 - 0xfff 0xc0000000 - 0xc0001fff
627	* 0x1000 - 0x17ff 0xc0010000 - 0xc0011fff
628	* 0x1800 - 0x1fff Reserved
629	*/
630	if (uMsr <= 0x00001FFF)
631	{
632	/* Pentium-compatible MSRs. */
633	uBit = uMsr * 2;
634	}
635	else if ( uMsr >= 0xC0000000
636	&& uMsr <= 0xC0001FFF)
637	{
638	/* AMD Sixth Generation x86 Processor MSRs. */
639	uBit = (uMsr - 0xC0000000) * 2;
640	pbMsrBitmap += 0x800;
641	}
642	else if ( uMsr >= 0xC0010000
643	&& uMsr <= 0xC0011FFF)
644	{
645	/* AMD Seventh and Eighth Generation Processor MSRs. */
646	uBit = (uMsr - 0xC0001000) * 2;
647	pbMsrBitmap += 0x1000;
648	}
649	else
650	{
651	AssertFailed();
652	return;
653	}
654
655	Assert(uBit < 0x3fff /* 16 * 1024 - 1 */);
656	if (enmRead == SVMMSREXIT_INTERCEPT_READ)
657	ASMBitSet(pbMsrBitmap, uBit);
658	else
659	ASMBitClear(pbMsrBitmap, uBit);
660
661	if (enmWrite == SVMMSREXIT_INTERCEPT_WRITE)
662	ASMBitSet(pbMsrBitmap, uBit + 1);
663	else
664	ASMBitClear(pbMsrBitmap, uBit + 1);
665
666	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
667	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_IOPM_MSRPM;
668	}
669
670
671	/**
672	* Sets up AMD-V for the specified VM.
673	* This function is only called once per-VM during initalization.
674	*
675	* @returns VBox status code.
676	* @param pVM The cross context VM structure.
677	*/
678	VMMR0DECL(int) SVMR0SetupVM(PVM pVM)
679	{
680	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
681	AssertReturn(pVM, VERR_INVALID_PARAMETER);
682	Assert(pVM->hm.s.svm.fSupported);
683
684	bool const fPauseFilter = RT_BOOL(pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER);
685	bool const fPauseFilterThreshold = RT_BOOL(pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_PAUSE_FILTER_THRESHOLD);
686	bool const fUsePauseFilter = fPauseFilter && pVM->hm.s.svm.cPauseFilter && pVM->hm.s.svm.cPauseFilterThresholdTicks;
687
688	for (VMCPUID i = 0; i < pVM->cCpus; i++)
689	{
690	PVMCPU pVCpu = &pVM->aCpus[i];
691	PSVMVMCB pVmcb = (PSVMVMCB)pVM->aCpus[i].hm.s.svm.pvVmcb;
692
693	AssertMsgReturn(pVmcb, ("Invalid pVmcb for vcpu[%u]\n", i), VERR_SVM_INVALID_PVMCB);
694
695	/* Initialize the #VMEXIT history array with end-of-array markers (UINT16_MAX). */
696	Assert(!pVCpu->hm.s.idxExitHistoryFree);
697	HMCPU_EXIT_HISTORY_RESET(pVCpu);
698
699	/* Always trap #AC for reasons of security. */
700	pVmcb->ctrl.u32InterceptException \|= RT_BIT_32(X86_XCPT_AC);
701
702	/* Always trap #DB for reasons of security. */
703	pVmcb->ctrl.u32InterceptException \|= RT_BIT_32(X86_XCPT_DB);
704
705	/* Trap exceptions unconditionally (debug purposes). */
706	#ifdef HMSVM_ALWAYS_TRAP_PF
707	pVmcb->ctrl.u32InterceptException \|= RT_BIT(X86_XCPT_PF);
708	#endif
709	#ifdef HMSVM_ALWAYS_TRAP_ALL_XCPTS
710	/* If you add any exceptions here, make sure to update hmR0SvmHandleExit(). */
711	pVmcb->ctrl.u32InterceptException \|= 0
712	\| RT_BIT(X86_XCPT_BP)
713	\| RT_BIT(X86_XCPT_DE)
714	\| RT_BIT(X86_XCPT_NM)
715	\| RT_BIT(X86_XCPT_UD)
716	\| RT_BIT(X86_XCPT_NP)
717	\| RT_BIT(X86_XCPT_SS)
718	\| RT_BIT(X86_XCPT_GP)
719	\| RT_BIT(X86_XCPT_PF)
720	\| RT_BIT(X86_XCPT_MF)
721	;
722	#endif
723
724	/* Set up unconditional intercepts and conditions. */
725	pVmcb->ctrl.u32InterceptCtrl1 = SVM_CTRL1_INTERCEPT_INTR /* External interrupt causes a #VMEXIT. */
726	\| SVM_CTRL1_INTERCEPT_NMI /* Non-maskable interrupts causes a #VMEXIT. */
727	\| SVM_CTRL1_INTERCEPT_INIT /* INIT signal causes a #VMEXIT. */
728	\| SVM_CTRL1_INTERCEPT_RDPMC /* RDPMC causes a #VMEXIT. */
729	\| SVM_CTRL1_INTERCEPT_CPUID /* CPUID causes a #VMEXIT. */
730	\| SVM_CTRL1_INTERCEPT_RSM /* RSM causes a #VMEXIT. */
731	\| SVM_CTRL1_INTERCEPT_HLT /* HLT causes a #VMEXIT. */
732	\| SVM_CTRL1_INTERCEPT_INOUT_BITMAP /* Use the IOPM to cause IOIO #VMEXITs. */
733	\| SVM_CTRL1_INTERCEPT_MSR_SHADOW /* MSR access not covered by MSRPM causes a #VMEXIT.*/
734	\| SVM_CTRL1_INTERCEPT_INVLPGA /* INVLPGA causes a #VMEXIT. */
735	\| SVM_CTRL1_INTERCEPT_SHUTDOWN /* Shutdown events causes a #VMEXIT. */
736	\| SVM_CTRL1_INTERCEPT_FERR_FREEZE; /* Intercept "freezing" during legacy FPU handling. */
737
738	pVmcb->ctrl.u32InterceptCtrl2 = SVM_CTRL2_INTERCEPT_VMRUN /* VMRUN causes a #VMEXIT. */
739	\| SVM_CTRL2_INTERCEPT_VMMCALL /* VMMCALL causes a #VMEXIT. */
740	\| SVM_CTRL2_INTERCEPT_VMLOAD /* VMLOAD causes a #VMEXIT. */
741	\| SVM_CTRL2_INTERCEPT_VMSAVE /* VMSAVE causes a #VMEXIT. */
742	\| SVM_CTRL2_INTERCEPT_STGI /* STGI causes a #VMEXIT. */
743	\| SVM_CTRL2_INTERCEPT_CLGI /* CLGI causes a #VMEXIT. */
744	\| SVM_CTRL2_INTERCEPT_SKINIT /* SKINIT causes a #VMEXIT. */
745	\| SVM_CTRL2_INTERCEPT_WBINVD /* WBINVD causes a #VMEXIT. */
746	\| SVM_CTRL2_INTERCEPT_MONITOR /* MONITOR causes a #VMEXIT. */
747	\| SVM_CTRL2_INTERCEPT_MWAIT /* MWAIT causes a #VMEXIT. */
748	\| SVM_CTRL2_INTERCEPT_XSETBV; /* XSETBV causes a #VMEXIT. */
749
750	/* CR0, CR4 reads must be intercepted, our shadow values are not necessarily the same as the guest's. */
751	pVmcb->ctrl.u16InterceptRdCRx = RT_BIT(0) \| RT_BIT(4);
752
753	/* CR0, CR4 writes must be intercepted for the same reasons as above. */
754	pVmcb->ctrl.u16InterceptWrCRx = RT_BIT(0) \| RT_BIT(4);
755
756	/* Intercept all DRx reads and writes by default. Changed later on. */
757	pVmcb->ctrl.u16InterceptRdDRx = 0xffff;
758	pVmcb->ctrl.u16InterceptWrDRx = 0xffff;
759
760	/* Virtualize masking of INTR interrupts. (reads/writes from/to CR8 go to the V_TPR register) */
761	pVmcb->ctrl.IntCtrl.n.u1VIrqMasking = 1;
762
763	/* Ignore the priority in the TPR. This is necessary for delivering PIC style (ExtInt) interrupts and we currently
764	deliver both PIC and APIC interrupts alike. See hmR0SvmInjectPendingEvent() */
765	pVmcb->ctrl.IntCtrl.n.u1IgnoreTPR = 1;
766
767	/* Set IO and MSR bitmap permission bitmap physical addresses. */
768	pVmcb->ctrl.u64IOPMPhysAddr = g_HCPhysIOBitmap;
769	pVmcb->ctrl.u64MSRPMPhysAddr = pVCpu->hm.s.svm.HCPhysMsrBitmap;
770
771	/* No LBR virtualization. */
772	pVmcb->ctrl.u64LBRVirt = 0;
773
774	/* Initially set all VMCB clean bits to 0 indicating that everything should be loaded from the VMCB in memory. */
775	pVmcb->ctrl.u64VmcbCleanBits = 0;
776
777	/* The host ASID MBZ, for the guest start with 1. */
778	pVmcb->ctrl.TLBCtrl.n.u32ASID = 1;
779
780	/*
781	* Setup the PAT MSR (applicable for Nested Paging only).
782	* The default value should be 0x0007040600070406ULL, but we want to treat all guest memory as WB,
783	* so choose type 6 for all PAT slots.
784	*/
785	pVmcb->guest.u64GPAT = UINT64_C(0x0006060606060606);
786
787	/* Setup Nested Paging. This doesn't change throughout the execution time of the VM. */
788	pVmcb->ctrl.NestedPaging.n.u1NestedPaging = pVM->hm.s.fNestedPaging;
789
790	/* Without Nested Paging, we need additionally intercepts. */
791	if (!pVM->hm.s.fNestedPaging)
792	{
793	/* CR3 reads/writes must be intercepted; our shadow values differ from the guest values. */
794	pVmcb->ctrl.u16InterceptRdCRx \|= RT_BIT(3);
795	pVmcb->ctrl.u16InterceptWrCRx \|= RT_BIT(3);
796
797	/* Intercept INVLPG and task switches (may change CR3, EFLAGS, LDT). */
798	pVmcb->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_INVLPG
799	\| SVM_CTRL1_INTERCEPT_TASK_SWITCH;
800
801	/* Page faults must be intercepted to implement shadow paging. */
802	pVmcb->ctrl.u32InterceptException \|= RT_BIT(X86_XCPT_PF);
803	}
804
805	#ifdef HMSVM_ALWAYS_TRAP_TASK_SWITCH
806	pVmcb->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_TASK_SWITCH;
807	#endif
808
809	/* Apply the exceptions intercepts needed by the GIM provider. */
810	if (pVCpu->hm.s.fGIMTrapXcptUD)
811	pVmcb->ctrl.u32InterceptException \|= RT_BIT(X86_XCPT_UD);
812
813	/* Setup Pause Filter for guest pause-loop (spinlock) exiting. */
814	if (fUsePauseFilter)
815	{
816	pVmcb->ctrl.u16PauseFilterCount = pVM->hm.s.svm.cPauseFilter;
817	if (fPauseFilterThreshold)
818	pVmcb->ctrl.u16PauseFilterThreshold = pVM->hm.s.svm.cPauseFilterThresholdTicks;
819	}
820
821	/*
822	* The following MSRs are saved/restored automatically during the world-switch.
823	* Don't intercept guest read/write accesses to these MSRs.
824	*/
825	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_LSTAR, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
826	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_CSTAR, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
827	hmR0SvmSetMsrPermission(pVCpu, MSR_K6_STAR, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
828	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_SF_MASK, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
829	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_FS_BASE, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
830	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_GS_BASE, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
831	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_KERNEL_GS_BASE, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
832	hmR0SvmSetMsrPermission(pVCpu, MSR_IA32_SYSENTER_CS, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
833	hmR0SvmSetMsrPermission(pVCpu, MSR_IA32_SYSENTER_ESP, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
834	hmR0SvmSetMsrPermission(pVCpu, MSR_IA32_SYSENTER_EIP, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
835	}
836
837	return VINF_SUCCESS;
838	}
839
840
841	/**
842	* Invalidates a guest page by guest virtual address.
843	*
844	* @returns VBox status code.
845	* @param pVM The cross context VM structure.
846	* @param pVCpu The cross context virtual CPU structure.
847	* @param GCVirt Guest virtual address of the page to invalidate.
848	*/
849	VMMR0DECL(int) SVMR0InvalidatePage(PVM pVM, PVMCPU pVCpu, RTGCPTR GCVirt)
850	{
851	AssertReturn(pVM, VERR_INVALID_PARAMETER);
852	Assert(pVM->hm.s.svm.fSupported);
853
854	bool fFlushPending = pVM->hm.s.svm.fAlwaysFlushTLB \|\| VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_TLB_FLUSH);
855
856	/* Skip it if a TLB flush is already pending. */
857	if (!fFlushPending)
858	{
859	Log4(("SVMR0InvalidatePage %RGv\n", GCVirt));
860
861	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
862	AssertMsgReturn(pVmcb, ("Invalid pVmcb!\n"), VERR_SVM_INVALID_PVMCB);
863
864	#if HC_ARCH_BITS == 32
865	/* If we get a flush in 64-bit guest mode, then force a full TLB flush. INVLPGA takes only 32-bit addresses. */
866	if (CPUMIsGuestInLongMode(pVCpu))
867	VMCPU_FF_SET(pVCpu, VMCPU_FF_TLB_FLUSH);
868	else
869	#endif
870	{
871	SVMR0InvlpgA(GCVirt, pVmcb->ctrl.TLBCtrl.n.u32ASID);
872	STAM_COUNTER_INC(&pVCpu->hm.s.StatFlushTlbInvlpgVirt);
873	}
874	}
875	return VINF_SUCCESS;
876	}
877
878
879	/**
880	* Flushes the appropriate tagged-TLB entries.
881	*
882	* @param pVCpu The cross context virtual CPU structure.
883	*/
884	static void hmR0SvmFlushTaggedTlb(PVMCPU pVCpu)
885	{
886	PVM pVM = pVCpu->CTX_SUFF(pVM);
887	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
888	PHMGLOBALCPUINFO pCpu = HMR0GetCurrentCpu();
889
890	/*
891	* Force a TLB flush for the first world switch if the current CPU differs from the one we ran on last.
892	* This can happen both for start & resume due to long jumps back to ring-3.
893	* If the TLB flush count changed, another VM (VCPU rather) has hit the ASID limit while flushing the TLB,
894	* so we cannot reuse the ASIDs without flushing.
895	*/
896	bool fNewAsid = false;
897	Assert(pCpu->idCpu != NIL_RTCPUID);
898	if ( pVCpu->hm.s.idLastCpu != pCpu->idCpu
899	\|\| pVCpu->hm.s.cTlbFlushes != pCpu->cTlbFlushes)
900	{
901	STAM_COUNTER_INC(&pVCpu->hm.s.StatFlushTlbWorldSwitch);
902	pVCpu->hm.s.fForceTLBFlush = true;
903	fNewAsid = true;
904	}
905
906	/* Set TLB flush state as checked until we return from the world switch. */
907	ASMAtomicWriteBool(&pVCpu->hm.s.fCheckedTLBFlush, true);
908
909	/* Check for explicit TLB flushes. */
910	if (VMCPU_FF_TEST_AND_CLEAR(pVCpu, VMCPU_FF_TLB_FLUSH))
911	{
912	pVCpu->hm.s.fForceTLBFlush = true;
913	STAM_COUNTER_INC(&pVCpu->hm.s.StatFlushTlb);
914	}
915
916	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_NOTHING;
917
918	if (pVM->hm.s.svm.fAlwaysFlushTLB)
919	{
920	/*
921	* This is the AMD erratum 170. We need to flush the entire TLB for each world switch. Sad.
922	*/
923	pCpu->uCurrentAsid = 1;
924	pVCpu->hm.s.uCurrentAsid = 1;
925	pVCpu->hm.s.cTlbFlushes = pCpu->cTlbFlushes;
926	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_ENTIRE;
927
928	/* Clear the VMCB Clean Bit for NP while flushing the TLB. See @bugref{7152}. */
929	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_NP;
930	}
931	else if (pVCpu->hm.s.fForceTLBFlush)
932	{
933	/* Clear the VMCB Clean Bit for NP while flushing the TLB. See @bugref{7152}. */
934	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_NP;
935
936	if (fNewAsid)
937	{
938	++pCpu->uCurrentAsid;
939	bool fHitASIDLimit = false;
940	if (pCpu->uCurrentAsid >= pVM->hm.s.uMaxAsid)
941	{
942	pCpu->uCurrentAsid = 1; /* Wraparound at 1; host uses 0 */
943	pCpu->cTlbFlushes++; /* All VCPUs that run on this host CPU must use a new VPID. */
944	fHitASIDLimit = true;
945
946	if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID)
947	{
948	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_SINGLE_CONTEXT;
949	pCpu->fFlushAsidBeforeUse = true;
950	}
951	else
952	{
953	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_ENTIRE;
954	pCpu->fFlushAsidBeforeUse = false;
955	}
956	}
957
958	if ( !fHitASIDLimit
959	&& pCpu->fFlushAsidBeforeUse)
960	{
961	if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID)
962	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_SINGLE_CONTEXT;
963	else
964	{
965	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_ENTIRE;
966	pCpu->fFlushAsidBeforeUse = false;
967	}
968	}
969
970	pVCpu->hm.s.uCurrentAsid = pCpu->uCurrentAsid;
971	pVCpu->hm.s.idLastCpu = pCpu->idCpu;
972	pVCpu->hm.s.cTlbFlushes = pCpu->cTlbFlushes;
973	}
974	else
975	{
976	if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_FLUSH_BY_ASID)
977	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_SINGLE_CONTEXT;
978	else
979	pVmcb->ctrl.TLBCtrl.n.u8TLBFlush = SVM_TLB_FLUSH_ENTIRE;
980	}
981
982	pVCpu->hm.s.fForceTLBFlush = false;
983	}
984
985	/* Update VMCB with the ASID. */
986	if (pVmcb->ctrl.TLBCtrl.n.u32ASID != pVCpu->hm.s.uCurrentAsid)
987	{
988	pVmcb->ctrl.TLBCtrl.n.u32ASID = pVCpu->hm.s.uCurrentAsid;
989	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_ASID;
990	}
991
992	AssertMsg(pVCpu->hm.s.idLastCpu == pCpu->idCpu,
993	("vcpu idLastCpu=%u pcpu idCpu=%u\n", pVCpu->hm.s.idLastCpu, pCpu->idCpu));
994	AssertMsg(pVCpu->hm.s.cTlbFlushes == pCpu->cTlbFlushes,
995	("Flush count mismatch for cpu %u (%u vs %u)\n", pCpu->idCpu, pVCpu->hm.s.cTlbFlushes, pCpu->cTlbFlushes));
996	AssertMsg(pCpu->uCurrentAsid >= 1 && pCpu->uCurrentAsid < pVM->hm.s.uMaxAsid,
997	("cpu%d uCurrentAsid = %x\n", pCpu->idCpu, pCpu->uCurrentAsid));
998	AssertMsg(pVCpu->hm.s.uCurrentAsid >= 1 && pVCpu->hm.s.uCurrentAsid < pVM->hm.s.uMaxAsid,
999	("cpu%d VM uCurrentAsid = %x\n", pCpu->idCpu, pVCpu->hm.s.uCurrentAsid));
1000
1001	#ifdef VBOX_WITH_STATISTICS
1002	if (pVmcb->ctrl.TLBCtrl.n.u8TLBFlush == SVM_TLB_FLUSH_NOTHING)
1003	STAM_COUNTER_INC(&pVCpu->hm.s.StatNoFlushTlbWorldSwitch);
1004	else if ( pVmcb->ctrl.TLBCtrl.n.u8TLBFlush == SVM_TLB_FLUSH_SINGLE_CONTEXT
1005	\|\| pVmcb->ctrl.TLBCtrl.n.u8TLBFlush == SVM_TLB_FLUSH_SINGLE_CONTEXT_RETAIN_GLOBALS)
1006	{
1007	STAM_COUNTER_INC(&pVCpu->hm.s.StatFlushAsid);
1008	}
1009	else
1010	{
1011	Assert(pVmcb->ctrl.TLBCtrl.n.u8TLBFlush == SVM_TLB_FLUSH_ENTIRE);
1012	STAM_COUNTER_INC(&pVCpu->hm.s.StatFlushEntire);
1013	}
1014	#endif
1015	}
1016
1017
1018	/** @name 64-bit guest on 32-bit host OS helper functions.
1019	*
1020	* The host CPU is still 64-bit capable but the host OS is running in 32-bit
1021	* mode (code segment, paging). These wrappers/helpers perform the necessary
1022	* bits for the 32->64 switcher.
1023	*
1024	* @{ */
1025	#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS)
1026	/**
1027	* Prepares for and executes VMRUN (64-bit guests on a 32-bit host).
1028	*
1029	* @returns VBox status code.
1030	* @param HCPhysVmcbHost Physical address of host VMCB.
1031	* @param HCPhysVmcb Physical address of the VMCB.
1032	* @param pCtx Pointer to the guest-CPU context.
1033	* @param pVM The cross context VM structure.
1034	* @param pVCpu The cross context virtual CPU structure.
1035	*/
1036	DECLASM(int) SVMR0VMSwitcherRun64(RTHCPHYS HCPhysVmcbHost, RTHCPHYS HCPhysVmcb, PCPUMCTX pCtx, PVM pVM, PVMCPU pVCpu)
1037	{
1038	uint32_t aParam[8];
1039	aParam[0] = (uint32_t)(HCPhysVmcbHost); /* Param 1: HCPhysVmcbHost - Lo. */
1040	aParam[1] = (uint32_t)(HCPhysVmcbHost >> 32); /* Param 1: HCPhysVmcbHost - Hi. */
1041	aParam[2] = (uint32_t)(HCPhysVmcb); /* Param 2: HCPhysVmcb - Lo. */
1042	aParam[3] = (uint32_t)(HCPhysVmcb >> 32); /* Param 2: HCPhysVmcb - Hi. */
1043	aParam[4] = VM_RC_ADDR(pVM, pVM);
1044	aParam[5] = 0;
1045	aParam[6] = VM_RC_ADDR(pVM, pVCpu);
1046	aParam[7] = 0;
1047
1048	return SVMR0Execute64BitsHandler(pVM, pVCpu, pCtx, HM64ON32OP_SVMRCVMRun64, RT_ELEMENTS(aParam), &aParam[0]);
1049	}
1050
1051
1052	/**
1053	* Executes the specified VMRUN handler in 64-bit mode.
1054	*
1055	* @returns VBox status code.
1056	* @param pVM The cross context VM structure.
1057	* @param pVCpu The cross context virtual CPU structure.
1058	* @param pCtx Pointer to the guest-CPU context.
1059	* @param enmOp The operation to perform.
1060	* @param cParams Number of parameters.
1061	* @param paParam Array of 32-bit parameters.
1062	*/
1063	VMMR0DECL(int) SVMR0Execute64BitsHandler(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, HM64ON32OP enmOp,
1064	uint32_t cParams, uint32_t *paParam)
1065	{
1066	AssertReturn(pVM->hm.s.pfnHost32ToGuest64R0, VERR_HM_NO_32_TO_64_SWITCHER);
1067	Assert(enmOp > HM64ON32OP_INVALID && enmOp < HM64ON32OP_END);
1068
1069	NOREF(pCtx);
1070
1071	/* Disable interrupts. */
1072	RTHCUINTREG uOldEFlags = ASMIntDisableFlags();
1073
1074	#ifdef VBOX_WITH_VMMR0_DISABLE_LAPIC_NMI
1075	RTCPUID idHostCpu = RTMpCpuId();
1076	CPUMR0SetLApic(pVCpu, idHostCpu);
1077	#endif
1078
1079	CPUMSetHyperESP(pVCpu, VMMGetStackRC(pVCpu));
1080	CPUMSetHyperEIP(pVCpu, enmOp);
1081	for (int i = (int)cParams - 1; i >= 0; i--)
1082	CPUMPushHyper(pVCpu, paParam[i]);
1083
1084	STAM_PROFILE_ADV_START(&pVCpu->hm.s.StatWorldSwitch3264, z);
1085	/* Call the switcher. */
1086	int rc = pVM->hm.s.pfnHost32ToGuest64R0(pVM, RT_OFFSETOF(VM, aCpus[pVCpu->idCpu].cpum) - RT_OFFSETOF(VM, cpum));
1087	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatWorldSwitch3264, z);
1088
1089	/* Restore interrupts. */
1090	ASMSetFlags(uOldEFlags);
1091	return rc;
1092	}
1093
1094	#endif /* HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) */
1095	/** @} */
1096
1097
1098	/**
1099	* Adds an exception to the intercept exception bitmap in the VMCB and updates
1100	* the corresponding VMCB Clean bit.
1101	*
1102	* @param pVmcb Pointer to the VM control block.
1103	* @param u32Xcpt The value of the exception (X86_XCPT_*).
1104	*/
1105	DECLINLINE(void) hmR0SvmAddXcptIntercept(PSVMVMCB pVmcb, uint32_t u32Xcpt)
1106	{
1107	if (!(pVmcb->ctrl.u32InterceptException & RT_BIT(u32Xcpt)))
1108	{
1109	pVmcb->ctrl.u32InterceptException \|= RT_BIT(u32Xcpt);
1110	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
1111	}
1112	}
1113
1114
1115	/**
1116	* Removes an exception from the intercept-exception bitmap in the VMCB and
1117	* updates the corresponding VMCB Clean bit.
1118	*
1119	* @param pVmcb Pointer to the VM control block.
1120	* @param u32Xcpt The value of the exception (X86_XCPT_*).
1121	*/
1122	DECLINLINE(void) hmR0SvmRemoveXcptIntercept(PSVMVMCB pVmcb, uint32_t u32Xcpt)
1123	{
1124	Assert(u32Xcpt != X86_XCPT_DB);
1125	Assert(u32Xcpt != X86_XCPT_AC);
1126	#ifndef HMSVM_ALWAYS_TRAP_ALL_XCPTS
1127	if (pVmcb->ctrl.u32InterceptException & RT_BIT(u32Xcpt))
1128	{
1129	pVmcb->ctrl.u32InterceptException &= ~RT_BIT(u32Xcpt);
1130	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
1131	}
1132	#endif
1133	}
1134
1135
1136	/**
1137	* Loads the guest CR0 control register into the guest-state area in the VMCB.
1138	* Although the guest CR0 is a separate field in the VMCB we have to consider
1139	* the FPU state itself which is shared between the host and the guest.
1140	*
1141	* @returns VBox status code.
1142	* @param pVCpu The cross context virtual CPU structure.
1143	* @param pVmcb Pointer to the VM control block.
1144	* @param pCtx Pointer to the guest-CPU context.
1145	*
1146	* @remarks No-long-jump zone!!!
1147	*/
1148	static void hmR0SvmLoadSharedCR0(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1149	{
1150	/*
1151	* Guest CR0.
1152	*/
1153	PVM pVM = pVCpu->CTX_SUFF(pVM);
1154	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR0))
1155	{
1156	uint64_t u64GuestCR0 = pCtx->cr0;
1157
1158	/* Always enable caching. */
1159	u64GuestCR0 &= ~(X86_CR0_CD \| X86_CR0_NW);
1160
1161	/*
1162	* When Nested Paging is not available use shadow page tables and intercept #PFs (the latter done in SVMR0SetupVM()).
1163	*/
1164	if (!pVM->hm.s.fNestedPaging)
1165	{
1166	u64GuestCR0 \|= X86_CR0_PG; /* When Nested Paging is not available, use shadow page tables. */
1167	u64GuestCR0 \|= X86_CR0_WP; /* Guest CPL 0 writes to its read-only pages should cause a #PF #VMEXIT. */
1168	}
1169
1170	/*
1171	* Guest FPU bits.
1172	*/
1173	bool fInterceptNM = false;
1174	bool fInterceptMF = false;
1175	u64GuestCR0 \|= X86_CR0_NE; /* Use internal x87 FPU exceptions handling rather than external interrupts. */
1176	if (CPUMIsGuestFPUStateActive(pVCpu))
1177	{
1178	/* Catch floating point exceptions if we need to report them to the guest in a different way. */
1179	if (!(pCtx->cr0 & X86_CR0_NE))
1180	{
1181	Log4(("hmR0SvmLoadGuestControlRegs: Intercepting Guest CR0.MP Old-style FPU handling!!!\n"));
1182	fInterceptMF = true;
1183	}
1184	}
1185	else
1186	{
1187	fInterceptNM = true; /* Guest FPU inactive, #VMEXIT on #NM for lazy FPU loading. */
1188	u64GuestCR0 \|= X86_CR0_TS /* Guest can task switch quickly and do lazy FPU syncing. */
1189	\| X86_CR0_MP; /* FWAIT/WAIT should not ignore CR0.TS and should generate #NM. */
1190	}
1191
1192	/*
1193	* Update the exception intercept bitmap.
1194	*/
1195	if (fInterceptNM)
1196	hmR0SvmAddXcptIntercept(pVmcb, X86_XCPT_NM);
1197	else
1198	hmR0SvmRemoveXcptIntercept(pVmcb, X86_XCPT_NM);
1199
1200	if (fInterceptMF)
1201	hmR0SvmAddXcptIntercept(pVmcb, X86_XCPT_MF);
1202	else
1203	hmR0SvmRemoveXcptIntercept(pVmcb, X86_XCPT_MF);
1204
1205	pVmcb->guest.u64CR0 = u64GuestCR0;
1206	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CRX_EFER;
1207	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_CR0);
1208	}
1209	}
1210
1211
1212	/**
1213	* Loads the guest control registers (CR2, CR3, CR4) into the VMCB.
1214	*
1215	* @returns VBox status code.
1216	* @param pVCpu The cross context virtual CPU structure.
1217	* @param pVmcb Pointer to the VM control block.
1218	* @param pCtx Pointer to the guest-CPU context.
1219	*
1220	* @remarks No-long-jump zone!!!
1221	*/
1222	static int hmR0SvmLoadGuestControlRegs(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1223	{
1224	PVM pVM = pVCpu->CTX_SUFF(pVM);
1225
1226	/*
1227	* Guest CR2.
1228	*/
1229	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR2))
1230	{
1231	pVmcb->guest.u64CR2 = pCtx->cr2;
1232	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CR2;
1233	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_CR2);
1234	}
1235
1236	/*
1237	* Guest CR3.
1238	*/
1239	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR3))
1240	{
1241	if (pVM->hm.s.fNestedPaging)
1242	{
1243	PGMMODE enmShwPagingMode;
1244	#if HC_ARCH_BITS == 32
1245	if (CPUMIsGuestInLongModeEx(pCtx))
1246	enmShwPagingMode = PGMMODE_AMD64_NX;
1247	else
1248	#endif
1249	enmShwPagingMode = PGMGetHostMode(pVM);
1250
1251	pVmcb->ctrl.u64NestedPagingCR3 = PGMGetNestedCR3(pVCpu, enmShwPagingMode);
1252	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_NP;
1253	Assert(pVmcb->ctrl.u64NestedPagingCR3);
1254	pVmcb->guest.u64CR3 = pCtx->cr3;
1255	}
1256	else
1257	pVmcb->guest.u64CR3 = PGMGetHyperCR3(pVCpu);
1258
1259	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CRX_EFER;
1260	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_CR3);
1261	}
1262
1263	/*
1264	* Guest CR4.
1265	* ASSUMES this is done everytime we get in from ring-3! (XCR0)
1266	*/
1267	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR4))
1268	{
1269	uint64_t u64GuestCR4 = pCtx->cr4;
1270	if (!pVM->hm.s.fNestedPaging)
1271	{
1272	switch (pVCpu->hm.s.enmShadowMode)
1273	{
1274	case PGMMODE_REAL:
1275	case PGMMODE_PROTECTED: /* Protected mode, no paging. */
1276	AssertFailed();
1277	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1278
1279	case PGMMODE_32_BIT: /* 32-bit paging. */
1280	u64GuestCR4 &= ~X86_CR4_PAE;
1281	break;
1282
1283	case PGMMODE_PAE: /* PAE paging. */
1284	case PGMMODE_PAE_NX: /* PAE paging with NX enabled. */
1285	/** Must use PAE paging as we could use physical memory > 4 GB */
1286	u64GuestCR4 \|= X86_CR4_PAE;
1287	break;
1288
1289	case PGMMODE_AMD64: /* 64-bit AMD paging (long mode). */
1290	case PGMMODE_AMD64_NX: /* 64-bit AMD paging (long mode) with NX enabled. */
1291	#ifdef VBOX_ENABLE_64_BITS_GUESTS
1292	break;
1293	#else
1294	AssertFailed();
1295	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1296	#endif
1297
1298	default: /* shut up gcc */
1299	AssertFailed();
1300	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1301	}
1302	}
1303
1304	pVmcb->guest.u64CR4 = u64GuestCR4;
1305	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CRX_EFER;
1306
1307	/* Whether to save/load/restore XCR0 during world switch depends on CR4.OSXSAVE and host+guest XCR0. */
1308	pVCpu->hm.s.fLoadSaveGuestXcr0 = (u64GuestCR4 & X86_CR4_OSXSAVE) && pCtx->aXcr[0] != ASMGetXcr0();
1309
1310	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_CR4);
1311	}
1312
1313	return VINF_SUCCESS;
1314	}
1315
1316
1317	/**
1318	* Loads the guest segment registers into the VMCB.
1319	*
1320	* @returns VBox status code.
1321	* @param pVCpu The cross context virtual CPU structure.
1322	* @param pVmcb Pointer to the VM control block.
1323	* @param pCtx Pointer to the guest-CPU context.
1324	*
1325	* @remarks No-long-jump zone!!!
1326	*/
1327	static void hmR0SvmLoadGuestSegmentRegs(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1328	{
1329	/* Guest Segment registers: CS, SS, DS, ES, FS, GS. */
1330	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_SEGMENT_REGS))
1331	{
1332	HMSVM_LOAD_SEG_REG(CS, cs);
1333	HMSVM_LOAD_SEG_REG(SS, ss);
1334	HMSVM_LOAD_SEG_REG(DS, ds);
1335	HMSVM_LOAD_SEG_REG(ES, es);
1336	HMSVM_LOAD_SEG_REG(FS, fs);
1337	HMSVM_LOAD_SEG_REG(GS, gs);
1338
1339	pVmcb->guest.u8CPL = pCtx->ss.Attr.n.u2Dpl;
1340	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_SEG;
1341	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_SEGMENT_REGS);
1342	}
1343
1344	/* Guest TR. */
1345	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_TR))
1346	{
1347	HMSVM_LOAD_SEG_REG(TR, tr);
1348	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_TR);
1349	}
1350
1351	/* Guest LDTR. */
1352	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_LDTR))
1353	{
1354	HMSVM_LOAD_SEG_REG(LDTR, ldtr);
1355	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_LDTR);
1356	}
1357
1358	/* Guest GDTR. */
1359	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_GDTR))
1360	{
1361	pVmcb->guest.GDTR.u32Limit = pCtx->gdtr.cbGdt;
1362	pVmcb->guest.GDTR.u64Base = pCtx->gdtr.pGdt;
1363	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DT;
1364	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_GDTR);
1365	}
1366
1367	/* Guest IDTR. */
1368	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_IDTR))
1369	{
1370	pVmcb->guest.IDTR.u32Limit = pCtx->idtr.cbIdt;
1371	pVmcb->guest.IDTR.u64Base = pCtx->idtr.pIdt;
1372	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DT;
1373	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_IDTR);
1374	}
1375	}
1376
1377
1378	/**
1379	* Loads the guest MSRs into the VMCB.
1380	*
1381	* @param pVCpu The cross context virtual CPU structure.
1382	* @param pVmcb Pointer to the VM control block.
1383	* @param pCtx Pointer to the guest-CPU context.
1384	*
1385	* @remarks No-long-jump zone!!!
1386	*/
1387	static void hmR0SvmLoadGuestMsrs(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1388	{
1389	/* Guest Sysenter MSRs. */
1390	pVmcb->guest.u64SysEnterCS = pCtx->SysEnter.cs;
1391	pVmcb->guest.u64SysEnterEIP = pCtx->SysEnter.eip;
1392	pVmcb->guest.u64SysEnterESP = pCtx->SysEnter.esp;
1393
1394	/*
1395	* Guest EFER MSR.
1396	* AMD-V requires guest EFER.SVME to be set. Weird.
1397	* See AMD spec. 15.5.1 "Basic Operation" \| "Canonicalization and Consistency Checks".
1398	*/
1399	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_EFER_MSR))
1400	{
1401	pVmcb->guest.u64EFER = pCtx->msrEFER \| MSR_K6_EFER_SVME;
1402	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CRX_EFER;
1403	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_EFER_MSR);
1404	}
1405
1406	/* 64-bit MSRs. */
1407	if (CPUMIsGuestInLongModeEx(pCtx))
1408	{
1409	pVmcb->guest.FS.u64Base = pCtx->fs.u64Base;
1410	pVmcb->guest.GS.u64Base = pCtx->gs.u64Base;
1411	}
1412	else
1413	{
1414	/* If the guest isn't in 64-bit mode, clear MSR_K6_LME bit from guest EFER otherwise AMD-V expects amd64 shadow paging. */
1415	if (pCtx->msrEFER & MSR_K6_EFER_LME)
1416	{
1417	pVmcb->guest.u64EFER &= ~MSR_K6_EFER_LME;
1418	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_CRX_EFER;
1419	}
1420	}
1421
1422
1423	/** @todo The following are used in 64-bit only (SYSCALL/SYSRET) but they might
1424	* be writable in 32-bit mode. Clarify with AMD spec. */
1425	pVmcb->guest.u64STAR = pCtx->msrSTAR;
1426	pVmcb->guest.u64LSTAR = pCtx->msrLSTAR;
1427	pVmcb->guest.u64CSTAR = pCtx->msrCSTAR;
1428	pVmcb->guest.u64SFMASK = pCtx->msrSFMASK;
1429	pVmcb->guest.u64KernelGSBase = pCtx->msrKERNELGSBASE;
1430	}
1431
1432
1433	/**
1434	* Loads the guest state into the VMCB and programs the necessary intercepts
1435	* accordingly.
1436	*
1437	* @param pVCpu The cross context virtual CPU structure.
1438	* @param pVmcb Pointer to the VM control block.
1439	* @param pCtx Pointer to the guest-CPU context.
1440	*
1441	* @remarks No-long-jump zone!!!
1442	* @remarks Requires EFLAGS to be up-to-date in the VMCB!
1443	*/
1444	static void hmR0SvmLoadSharedDebugState(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1445	{
1446	if (!HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_DEBUG))
1447	return;
1448	Assert((pCtx->dr[6] & X86_DR6_RA1_MASK) == X86_DR6_RA1_MASK); Assert((pCtx->dr[6] & X86_DR6_RAZ_MASK) == 0);
1449	Assert((pCtx->dr[7] & X86_DR7_RA1_MASK) == X86_DR7_RA1_MASK); Assert((pCtx->dr[7] & X86_DR7_RAZ_MASK) == 0);
1450
1451	bool fInterceptMovDRx = false;
1452
1453	/*
1454	* Anyone single stepping on the host side? If so, we'll have to use the
1455	* trap flag in the guest EFLAGS since AMD-V doesn't have a trap flag on
1456	* the VMM level like the VT-x implementations does.
1457	*/
1458	bool const fStepping = pVCpu->hm.s.fSingleInstruction;
1459	if (fStepping)
1460	{
1461	pVCpu->hm.s.fClearTrapFlag = true;
1462	pVmcb->guest.u64RFlags \|= X86_EFL_TF;
1463	fInterceptMovDRx = true; /* Need clean DR6, no guest mess. */
1464	}
1465	else
1466	Assert(!DBGFIsStepping(pVCpu));
1467
1468	if ( fStepping
1469	\|\| (CPUMGetHyperDR7(pVCpu) & X86_DR7_ENABLED_MASK))
1470	{
1471	/*
1472	* Use the combined guest and host DRx values found in the hypervisor
1473	* register set because the debugger has breakpoints active or someone
1474	* is single stepping on the host side.
1475	*
1476	* Note! DBGF expects a clean DR6 state before executing guest code.
1477	*/
1478	#if HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
1479	if ( CPUMIsGuestInLongModeEx(pCtx)
1480	&& !CPUMIsHyperDebugStateActivePending(pVCpu))
1481	{
1482	CPUMR0LoadHyperDebugState(pVCpu, false /* include DR6 */);
1483	Assert(!CPUMIsGuestDebugStateActivePending(pVCpu));
1484	Assert(CPUMIsHyperDebugStateActivePending(pVCpu));
1485	}
1486	else
1487	#endif
1488	if (!CPUMIsHyperDebugStateActive(pVCpu))
1489	{
1490	CPUMR0LoadHyperDebugState(pVCpu, false /* include DR6 */);
1491	Assert(!CPUMIsGuestDebugStateActive(pVCpu));
1492	Assert(CPUMIsHyperDebugStateActive(pVCpu));
1493	}
1494
1495	/* Update DR6 & DR7. (The other DRx values are handled by CPUM one way or the other.) */
1496	if ( pVmcb->guest.u64DR6 != X86_DR6_INIT_VAL
1497	\|\| pVmcb->guest.u64DR7 != CPUMGetHyperDR7(pVCpu))
1498	{
1499	pVmcb->guest.u64DR7 = CPUMGetHyperDR7(pVCpu);
1500	pVmcb->guest.u64DR6 = X86_DR6_INIT_VAL;
1501	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DRX;
1502	pVCpu->hm.s.fUsingHyperDR7 = true;
1503	}
1504
1505	/** @todo If we cared, we could optimize to allow the guest to read registers
1506	* with the same values. */
1507	fInterceptMovDRx = true;
1508	Log5(("hmR0SvmLoadSharedDebugState: Loaded hyper DRx\n"));
1509	}
1510	else
1511	{
1512	/*
1513	* Update DR6, DR7 with the guest values if necessary.
1514	*/
1515	if ( pVmcb->guest.u64DR7 != pCtx->dr[7]
1516	\|\| pVmcb->guest.u64DR6 != pCtx->dr[6])
1517	{
1518	pVmcb->guest.u64DR7 = pCtx->dr[7];
1519	pVmcb->guest.u64DR6 = pCtx->dr[6];
1520	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DRX;
1521	pVCpu->hm.s.fUsingHyperDR7 = false;
1522	}
1523
1524	/*
1525	* If the guest has enabled debug registers, we need to load them prior to
1526	* executing guest code so they'll trigger at the right time.
1527	*/
1528	if (pCtx->dr[7] & (X86_DR7_ENABLED_MASK \| X86_DR7_GD)) /** @todo Why GD? */
1529	{
1530	#if HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
1531	if ( CPUMIsGuestInLongModeEx(pCtx)
1532	&& !CPUMIsGuestDebugStateActivePending(pVCpu))
1533	{
1534	CPUMR0LoadGuestDebugState(pVCpu, false /* include DR6 */);
1535	STAM_COUNTER_INC(&pVCpu->hm.s.StatDRxArmed);
1536	Assert(!CPUMIsHyperDebugStateActivePending(pVCpu));
1537	Assert(CPUMIsGuestDebugStateActivePending(pVCpu));
1538	}
1539	else
1540	#endif
1541	if (!CPUMIsGuestDebugStateActive(pVCpu))
1542	{
1543	CPUMR0LoadGuestDebugState(pVCpu, false /* include DR6 */);
1544	STAM_COUNTER_INC(&pVCpu->hm.s.StatDRxArmed);
1545	Assert(!CPUMIsHyperDebugStateActive(pVCpu));
1546	Assert(CPUMIsGuestDebugStateActive(pVCpu));
1547	}
1548	Log5(("hmR0SvmLoadSharedDebugState: Loaded guest DRx\n"));
1549	}
1550	/*
1551	* If no debugging enabled, we'll lazy load DR0-3. We don't need to
1552	* intercept #DB as DR6 is updated in the VMCB.
1553	*
1554	* Note! If we cared and dared, we could skip intercepting \#DB here.
1555	* However, \#DB shouldn't be performance critical, so we'll play safe
1556	* and keep the code similar to the VT-x code and always intercept it.
1557	*/
1558	#if HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
1559	else if ( !CPUMIsGuestDebugStateActivePending(pVCpu)
1560	&& !CPUMIsGuestDebugStateActive(pVCpu))
1561	#else
1562	else if (!CPUMIsGuestDebugStateActive(pVCpu))
1563	#endif
1564	{
1565	fInterceptMovDRx = true;
1566	}
1567	}
1568
1569	Assert(pVmcb->ctrl.u32InterceptException & RT_BIT_32(X86_XCPT_DB));
1570	if (fInterceptMovDRx)
1571	{
1572	if ( pVmcb->ctrl.u16InterceptRdDRx != 0xffff
1573	\|\| pVmcb->ctrl.u16InterceptWrDRx != 0xffff)
1574	{
1575	pVmcb->ctrl.u16InterceptRdDRx = 0xffff;
1576	pVmcb->ctrl.u16InterceptWrDRx = 0xffff;
1577	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
1578	}
1579	}
1580	else
1581	{
1582	if ( pVmcb->ctrl.u16InterceptRdDRx
1583	\|\| pVmcb->ctrl.u16InterceptWrDRx)
1584	{
1585	pVmcb->ctrl.u16InterceptRdDRx = 0;
1586	pVmcb->ctrl.u16InterceptWrDRx = 0;
1587	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
1588	}
1589	}
1590
1591	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_DEBUG);
1592	}
1593
1594
1595	/**
1596	* Loads the guest APIC state (currently just the TPR).
1597	*
1598	* @returns VBox status code.
1599	* @param pVCpu The cross context virtual CPU structure.
1600	* @param pVmcb Pointer to the VM control block.
1601	* @param pCtx Pointer to the guest-CPU context.
1602	*/
1603	static int hmR0SvmLoadGuestApicState(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1604	{
1605	if (!HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE))
1606	return VINF_SUCCESS;
1607
1608	bool fPendingIntr;
1609	uint8_t u8Tpr;
1610	int rc = PDMApicGetTPR(pVCpu, &u8Tpr, &fPendingIntr, NULL /* pu8PendingIrq */);
1611	AssertRCReturn(rc, rc);
1612
1613	/* Assume that we need to trap all TPR accesses and thus need not check on
1614	every #VMEXIT if we should update the TPR. */
1615	Assert(pVmcb->ctrl.IntCtrl.n.u1VIrqMasking);
1616	pVCpu->hm.s.svm.fSyncVTpr = false;
1617
1618	/* 32-bit guests uses LSTAR MSR for patching guest code which touches the TPR. */
1619	if (pVCpu->CTX_SUFF(pVM)->hm.s.fTPRPatchingActive)
1620	{
1621	pCtx->msrLSTAR = u8Tpr;
1622
1623	/* If there are interrupts pending, intercept LSTAR writes, otherwise don't intercept reads or writes. */
1624	if (fPendingIntr)
1625	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_LSTAR, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_INTERCEPT_WRITE);
1626	else
1627	{
1628	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_LSTAR, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
1629	pVCpu->hm.s.svm.fSyncVTpr = true;
1630	}
1631	}
1632	else
1633	{
1634	/* Bits 3-0 of the VTPR field correspond to bits 7-4 of the TPR (which is the Task-Priority Class). */
1635	pVmcb->ctrl.IntCtrl.n.u8VTPR = (u8Tpr >> 4);
1636
1637	/* If there are interrupts pending, intercept CR8 writes to evaluate ASAP if we can deliver the interrupt to the guest. */
1638	if (fPendingIntr)
1639	pVmcb->ctrl.u16InterceptWrCRx \|= RT_BIT(8);
1640	else
1641	{
1642	pVmcb->ctrl.u16InterceptWrCRx &= ~RT_BIT(8);
1643	pVCpu->hm.s.svm.fSyncVTpr = true;
1644	}
1645
1646	pVmcb->ctrl.u64VmcbCleanBits &= ~(HMSVM_VMCB_CLEAN_INTERCEPTS \| HMSVM_VMCB_CLEAN_TPR);
1647	}
1648
1649	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
1650	return rc;
1651	}
1652
1653
1654	/**
1655	* Loads the exception interrupts required for guest execution in the VMCB.
1656	*
1657	* @returns VBox status code.
1658	* @param pVCpu The cross context virtual CPU structure.
1659	* @param pVmcb Pointer to the VM control block.
1660	* @param pCtx Pointer to the guest-CPU context.
1661	*/
1662	static int hmR0SvmLoadGuestXcptIntercepts(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1663	{
1664	int rc = VINF_SUCCESS;
1665	NOREF(pCtx);
1666	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_XCPT_INTERCEPTS))
1667	{
1668	/* The remaining intercepts are handled elsewhere, e.g. in hmR0SvmLoadSharedCR0(). */
1669	if (pVCpu->hm.s.fGIMTrapXcptUD)
1670	hmR0SvmAddXcptIntercept(pVmcb, X86_XCPT_UD);
1671	else
1672	hmR0SvmRemoveXcptIntercept(pVmcb, X86_XCPT_UD);
1673	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_XCPT_INTERCEPTS);
1674	}
1675	return rc;
1676	}
1677
1678
1679	/**
1680	* Sets up the appropriate function to run guest code.
1681	*
1682	* @returns VBox status code.
1683	* @param pVCpu The cross context virtual CPU structure.
1684	* @param pCtx Pointer to the guest-CPU context.
1685	*
1686	* @remarks No-long-jump zone!!!
1687	*/
1688	static int hmR0SvmSetupVMRunHandler(PVMCPU pVCpu, PCPUMCTX pCtx)
1689	{
1690	if (CPUMIsGuestInLongModeEx(pCtx))
1691	{
1692	#ifndef VBOX_ENABLE_64_BITS_GUESTS
1693	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
1694	#endif
1695	Assert(pVCpu->CTX_SUFF(pVM)->hm.s.fAllow64BitGuests); /* Guaranteed by hmR3InitFinalizeR0(). */
1696	#if HC_ARCH_BITS == 32
1697	/* 32-bit host. We need to switch to 64-bit before running the 64-bit guest. */
1698	pVCpu->hm.s.svm.pfnVMRun = SVMR0VMSwitcherRun64;
1699	#else
1700	/* 64-bit host or hybrid host. */
1701	pVCpu->hm.s.svm.pfnVMRun = SVMR0VMRun64;
1702	#endif
1703	}
1704	else
1705	{
1706	/* Guest is not in long mode, use the 32-bit handler. */
1707	pVCpu->hm.s.svm.pfnVMRun = SVMR0VMRun;
1708	}
1709	return VINF_SUCCESS;
1710	}
1711
1712
1713	/**
1714	* Enters the AMD-V session.
1715	*
1716	* @returns VBox status code.
1717	* @param pVM The cross context VM structure.
1718	* @param pVCpu The cross context virtual CPU structure.
1719	* @param pCpu Pointer to the CPU info struct.
1720	*/
1721	VMMR0DECL(int) SVMR0Enter(PVM pVM, PVMCPU pVCpu, PHMGLOBALCPUINFO pCpu)
1722	{
1723	AssertPtr(pVM);
1724	AssertPtr(pVCpu);
1725	Assert(pVM->hm.s.svm.fSupported);
1726	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
1727	NOREF(pVM); NOREF(pCpu);
1728
1729	LogFlowFunc(("pVM=%p pVCpu=%p\n", pVM, pVCpu));
1730	Assert(HMCPU_CF_IS_SET(pVCpu, HM_CHANGED_HOST_CONTEXT \| HM_CHANGED_HOST_GUEST_SHARED_STATE));
1731
1732	pVCpu->hm.s.fLeaveDone = false;
1733	return VINF_SUCCESS;
1734	}
1735
1736
1737	/**
1738	* Thread-context callback for AMD-V.
1739	*
1740	* @param enmEvent The thread-context event.
1741	* @param pVCpu The cross context virtual CPU structure.
1742	* @param fGlobalInit Whether global VT-x/AMD-V init. is used.
1743	* @thread EMT(pVCpu)
1744	*/
1745	VMMR0DECL(void) SVMR0ThreadCtxCallback(RTTHREADCTXEVENT enmEvent, PVMCPU pVCpu, bool fGlobalInit)
1746	{
1747	NOREF(fGlobalInit);
1748
1749	switch (enmEvent)
1750	{
1751	case RTTHREADCTXEVENT_OUT:
1752	{
1753	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
1754	Assert(VMMR0ThreadCtxHookIsEnabled(pVCpu));
1755	VMCPU_ASSERT_EMT(pVCpu);
1756
1757	PVM pVM = pVCpu->CTX_SUFF(pVM);
1758	PCPUMCTX pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1759
1760	/* No longjmps (log-flush, locks) in this fragile context. */
1761	VMMRZCallRing3Disable(pVCpu);
1762
1763	if (!pVCpu->hm.s.fLeaveDone)
1764	{
1765	hmR0SvmLeave(pVM, pVCpu, pCtx);
1766	pVCpu->hm.s.fLeaveDone = true;
1767	}
1768
1769	/* Leave HM context, takes care of local init (term). */
1770	int rc = HMR0LeaveCpu(pVCpu);
1771	AssertRC(rc); NOREF(rc);
1772
1773	/* Restore longjmp state. */
1774	VMMRZCallRing3Enable(pVCpu);
1775	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchPreempt);
1776	break;
1777	}
1778
1779	case RTTHREADCTXEVENT_IN:
1780	{
1781	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
1782	Assert(VMMR0ThreadCtxHookIsEnabled(pVCpu));
1783	VMCPU_ASSERT_EMT(pVCpu);
1784
1785	/* No longjmps (log-flush, locks) in this fragile context. */
1786	VMMRZCallRing3Disable(pVCpu);
1787
1788	/*
1789	* Initialize the bare minimum state required for HM. This takes care of
1790	* initializing AMD-V if necessary (onlined CPUs, local init etc.)
1791	*/
1792	int rc = HMR0EnterCpu(pVCpu);
1793	AssertRC(rc); NOREF(rc);
1794	Assert(HMCPU_CF_IS_SET(pVCpu, HM_CHANGED_HOST_CONTEXT \| HM_CHANGED_HOST_GUEST_SHARED_STATE));
1795
1796	pVCpu->hm.s.fLeaveDone = false;
1797
1798	/* Restore longjmp state. */
1799	VMMRZCallRing3Enable(pVCpu);
1800	break;
1801	}
1802
1803	default:
1804	break;
1805	}
1806	}
1807
1808
1809	/**
1810	* Saves the host state.
1811	*
1812	* @returns VBox status code.
1813	* @param pVM The cross context VM structure.
1814	* @param pVCpu The cross context virtual CPU structure.
1815	*
1816	* @remarks No-long-jump zone!!!
1817	*/
1818	VMMR0DECL(int) SVMR0SaveHostState(PVM pVM, PVMCPU pVCpu)
1819	{
1820	NOREF(pVM);
1821	NOREF(pVCpu);
1822	/* Nothing to do here. AMD-V does this for us automatically during the world-switch. */
1823	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_HOST_CONTEXT);
1824	return VINF_SUCCESS;
1825	}
1826
1827
1828	/**
1829	* Loads the guest state into the VMCB.
1830	*
1831	* The CPU state will be loaded from these fields on every successful VM-entry.
1832	* Also sets up the appropriate VMRUN function to execute guest code based on
1833	* the guest CPU mode.
1834	*
1835	* @returns VBox status code.
1836	* @param pVM The cross context VM structure.
1837	* @param pVCpu The cross context virtual CPU structure.
1838	* @param pCtx Pointer to the guest-CPU context.
1839	*
1840	* @remarks No-long-jump zone!!!
1841	*/
1842	static int hmR0SvmLoadGuestState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1843	{
1844	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
1845	AssertMsgReturn(pVmcb, ("Invalid pVmcb\n"), VERR_SVM_INVALID_PVMCB);
1846
1847	STAM_PROFILE_ADV_START(&pVCpu->hm.s.StatLoadGuestState, x);
1848
1849	int rc = hmR0SvmLoadGuestControlRegs(pVCpu, pVmcb, pCtx);
1850	AssertLogRelMsgRCReturn(rc, ("hmR0SvmLoadGuestControlRegs! rc=%Rrc (pVM=%p pVCpu=%p)\n", rc, pVM, pVCpu), rc);
1851
1852	hmR0SvmLoadGuestSegmentRegs(pVCpu, pVmcb, pCtx);
1853	hmR0SvmLoadGuestMsrs(pVCpu, pVmcb, pCtx);
1854
1855	pVmcb->guest.u64RIP = pCtx->rip;
1856	pVmcb->guest.u64RSP = pCtx->rsp;
1857	pVmcb->guest.u64RFlags = pCtx->eflags.u32;
1858	pVmcb->guest.u64RAX = pCtx->rax;
1859
1860	rc = hmR0SvmLoadGuestApicState(pVCpu, pVmcb, pCtx);
1861	AssertLogRelMsgRCReturn(rc, ("hmR0SvmLoadGuestApicState! rc=%Rrc (pVM=%p pVCpu=%p)\n", rc, pVM, pVCpu), rc);
1862
1863	rc = hmR0SvmLoadGuestXcptIntercepts(pVCpu, pVmcb, pCtx);
1864	AssertLogRelMsgRCReturn(rc, ("hmR0SvmLoadGuestXcptIntercepts! rc=%Rrc (pVM=%p pVCpu=%p)\n", rc, pVM, pVCpu), rc);
1865
1866	rc = hmR0SvmSetupVMRunHandler(pVCpu, pCtx);
1867	AssertLogRelMsgRCReturn(rc, ("hmR0SvmSetupVMRunHandler! rc=%Rrc (pVM=%p pVCpu=%p)\n", rc, pVM, pVCpu), rc);
1868
1869	/* Clear any unused and reserved bits. */
1870	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_RIP /* Unused (loaded unconditionally). */
1871	\| HM_CHANGED_GUEST_RSP
1872	\| HM_CHANGED_GUEST_RFLAGS
1873	\| HM_CHANGED_GUEST_SYSENTER_CS_MSR
1874	\| HM_CHANGED_GUEST_SYSENTER_EIP_MSR
1875	\| HM_CHANGED_GUEST_SYSENTER_ESP_MSR
1876	\| HM_CHANGED_GUEST_LAZY_MSRS /* Unused. */
1877	\| HM_CHANGED_SVM_RESERVED1 /* Reserved. */
1878	\| HM_CHANGED_SVM_RESERVED2
1879	\| HM_CHANGED_SVM_RESERVED3
1880	\| HM_CHANGED_SVM_RESERVED4);
1881
1882	/* All the guest state bits should be loaded except maybe the host context and/or shared host/guest bits. */
1883	AssertMsg( !HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_ALL_GUEST)
1884	\|\| HMCPU_CF_IS_PENDING_ONLY(pVCpu, HM_CHANGED_HOST_CONTEXT \| HM_CHANGED_HOST_GUEST_SHARED_STATE),
1885	("fContextUseFlags=%#RX32\n", HMCPU_CF_VALUE(pVCpu)));
1886
1887	Log4(("Load: CS:RIP=%04x:%RX64 EFL=%#x SS:RSP=%04x:%RX64\n", pCtx->cs.Sel, pCtx->rip, pCtx->eflags.u, pCtx->ss.Sel, pCtx->rsp));
1888	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatLoadGuestState, x);
1889	return rc;
1890	}
1891
1892
1893	/**
1894	* Loads the state shared between the host and guest into the
1895	* VMCB.
1896	*
1897	* @param pVCpu The cross context virtual CPU structure.
1898	* @param pVmcb Pointer to the VM control block.
1899	* @param pCtx Pointer to the guest-CPU context.
1900	*
1901	* @remarks No-long-jump zone!!!
1902	*/
1903	static void hmR0SvmLoadSharedState(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx)
1904	{
1905	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
1906	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
1907
1908	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR0))
1909	hmR0SvmLoadSharedCR0(pVCpu, pVmcb, pCtx);
1910
1911	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_DEBUG))
1912	hmR0SvmLoadSharedDebugState(pVCpu, pVmcb, pCtx);
1913
1914	/* Unused on AMD-V. */
1915	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_GUEST_LAZY_MSRS);
1916
1917	AssertMsg(!HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_HOST_GUEST_SHARED_STATE),
1918	("fContextUseFlags=%#RX32\n", HMCPU_CF_VALUE(pVCpu)));
1919	}
1920
1921
1922	/**
1923	* Saves the entire guest state from the VMCB into the
1924	* guest-CPU context. Currently there is no residual state left in the CPU that
1925	* is not updated in the VMCB.
1926	*
1927	* @returns VBox status code.
1928	* @param pVCpu The cross context virtual CPU structure.
1929	* @param pMixedCtx Pointer to the guest-CPU context. The data may be
1930	* out-of-sync. Make sure to update the required fields
1931	* before using them.
1932	*/
1933	static void hmR0SvmSaveGuestState(PVMCPU pVCpu, PCPUMCTX pMixedCtx)
1934	{
1935	Assert(VMMRZCallRing3IsEnabled(pVCpu));
1936
1937	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
1938
1939	pMixedCtx->rip = pVmcb->guest.u64RIP;
1940	pMixedCtx->rsp = pVmcb->guest.u64RSP;
1941	pMixedCtx->eflags.u32 = pVmcb->guest.u64RFlags;
1942	pMixedCtx->rax = pVmcb->guest.u64RAX;
1943
1944	/*
1945	* Guest interrupt shadow.
1946	*/
1947	if (pVmcb->ctrl.u64IntShadow & SVM_INTERRUPT_SHADOW_ACTIVE)
1948	EMSetInhibitInterruptsPC(pVCpu, pMixedCtx->rip);
1949	else if (VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS))
1950	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
1951
1952	/*
1953	* Guest Control registers: CR2, CR3 (handled at the end) - accesses to other control registers are always intercepted.
1954	*/
1955	pMixedCtx->cr2 = pVmcb->guest.u64CR2;
1956
1957	/*
1958	* Guest MSRs.
1959	*/
1960	pMixedCtx->msrSTAR = pVmcb->guest.u64STAR; /* legacy syscall eip, cs & ss */
1961	pMixedCtx->msrLSTAR = pVmcb->guest.u64LSTAR; /* 64-bit mode syscall rip */
1962	pMixedCtx->msrCSTAR = pVmcb->guest.u64CSTAR; /* compatibility mode syscall rip */
1963	pMixedCtx->msrSFMASK = pVmcb->guest.u64SFMASK; /* syscall flag mask */
1964	pMixedCtx->msrKERNELGSBASE = pVmcb->guest.u64KernelGSBase; /* swapgs exchange value */
1965	pMixedCtx->SysEnter.cs = pVmcb->guest.u64SysEnterCS;
1966	pMixedCtx->SysEnter.eip = pVmcb->guest.u64SysEnterEIP;
1967	pMixedCtx->SysEnter.esp = pVmcb->guest.u64SysEnterESP;
1968
1969	/*
1970	* Guest segment registers (includes FS, GS base MSRs for 64-bit guests).
1971	*/
1972	HMSVM_SAVE_SEG_REG(CS, cs);
1973	HMSVM_SAVE_SEG_REG(SS, ss);
1974	HMSVM_SAVE_SEG_REG(DS, ds);
1975	HMSVM_SAVE_SEG_REG(ES, es);
1976	HMSVM_SAVE_SEG_REG(FS, fs);
1977	HMSVM_SAVE_SEG_REG(GS, gs);
1978
1979	/*
1980	* Correct the hidden CS granularity bit. Haven't seen it being wrong in any other
1981	* register (yet).
1982	*/
1983	/** @todo SELM might need to be fixed as it too should not care about the
1984	* granularity bit. See @bugref{6785}. */
1985	if ( !pMixedCtx->cs.Attr.n.u1Granularity
1986	&& pMixedCtx->cs.Attr.n.u1Present
1987	&& pMixedCtx->cs.u32Limit > UINT32_C(0xfffff))
1988	{
1989	Assert((pMixedCtx->cs.u32Limit & 0xfff) == 0xfff);
1990	pMixedCtx->cs.Attr.n.u1Granularity = 1;
1991	}
1992
1993	#ifdef VBOX_STRICT
1994	# define HMSVM_ASSERT_SEG_GRANULARITY(reg) \
1995	AssertMsg( !pMixedCtx->reg.Attr.n.u1Present \
1996	\|\| ( pMixedCtx->reg.Attr.n.u1Granularity \
1997	? (pMixedCtx->reg.u32Limit & 0xfff) == 0xfff \
1998	: pMixedCtx->reg.u32Limit <= UINT32_C(0xfffff)), \
1999	("Invalid Segment Attributes Limit=%#RX32 Attr=%#RX32 Base=%#RX64\n", pMixedCtx->reg.u32Limit, \
2000	pMixedCtx->reg.Attr.u, pMixedCtx->reg.u64Base))
2001
2002	HMSVM_ASSERT_SEG_GRANULARITY(cs);
2003	HMSVM_ASSERT_SEG_GRANULARITY(ss);
2004	HMSVM_ASSERT_SEG_GRANULARITY(ds);
2005	HMSVM_ASSERT_SEG_GRANULARITY(es);
2006	HMSVM_ASSERT_SEG_GRANULARITY(fs);
2007	HMSVM_ASSERT_SEG_GRANULARITY(gs);
2008
2009	# undef HMSVM_ASSERT_SEL_GRANULARITY
2010	#endif
2011
2012	/*
2013	* Sync the hidden SS DPL field. AMD CPUs have a separate CPL field in the VMCB and uses that
2014	* and thus it's possible that when the CPL changes during guest execution that the SS DPL
2015	* isn't updated by AMD-V. Observed on some AMD Fusion CPUs with 64-bit guests.
2016	* See AMD spec. 15.5.1 "Basic operation".
2017	*/
2018	Assert(!(pVmcb->guest.u8CPL & ~0x3));
2019	pMixedCtx->ss.Attr.n.u2Dpl = pVmcb->guest.u8CPL & 0x3;
2020
2021	/*
2022	* Guest TR.
2023	* Fixup TR attributes so it's compatible with Intel. Important when saved-states are used
2024	* between Intel and AMD. See @bugref{6208#c39}.
2025	* ASSUME that it's normally correct and that we're in 32-bit or 64-bit mode.
2026	*/
2027	HMSVM_SAVE_SEG_REG(TR, tr);
2028	if (pMixedCtx->tr.Attr.n.u4Type != X86_SEL_TYPE_SYS_386_TSS_BUSY)
2029	{
2030	if ( pMixedCtx->tr.Attr.n.u4Type == X86_SEL_TYPE_SYS_386_TSS_AVAIL
2031	\|\| CPUMIsGuestInLongModeEx(pMixedCtx))
2032	pMixedCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_386_TSS_BUSY;
2033	else if (pMixedCtx->tr.Attr.n.u4Type == X86_SEL_TYPE_SYS_286_TSS_AVAIL)
2034	pMixedCtx->tr.Attr.n.u4Type = X86_SEL_TYPE_SYS_286_TSS_BUSY;
2035	}
2036
2037	/*
2038	* Guest Descriptor-Table registers.
2039	*/
2040	HMSVM_SAVE_SEG_REG(LDTR, ldtr);
2041	pMixedCtx->gdtr.cbGdt = pVmcb->guest.GDTR.u32Limit;
2042	pMixedCtx->gdtr.pGdt = pVmcb->guest.GDTR.u64Base;
2043
2044	pMixedCtx->idtr.cbIdt = pVmcb->guest.IDTR.u32Limit;
2045	pMixedCtx->idtr.pIdt = pVmcb->guest.IDTR.u64Base;
2046
2047	/*
2048	* Guest Debug registers.
2049	*/
2050	if (!pVCpu->hm.s.fUsingHyperDR7)
2051	{
2052	pMixedCtx->dr[6] = pVmcb->guest.u64DR6;
2053	pMixedCtx->dr[7] = pVmcb->guest.u64DR7;
2054	}
2055	else
2056	{
2057	Assert(pVmcb->guest.u64DR7 == CPUMGetHyperDR7(pVCpu));
2058	CPUMSetHyperDR6(pVCpu, pVmcb->guest.u64DR6);
2059	}
2060
2061	/*
2062	* With Nested Paging, CR3 changes are not intercepted. Therefore, sync. it now.
2063	* This is done as the very last step of syncing the guest state, as PGMUpdateCR3() may cause longjmp's to ring-3.
2064	*/
2065	if ( pVCpu->CTX_SUFF(pVM)->hm.s.fNestedPaging
2066	&& pMixedCtx->cr3 != pVmcb->guest.u64CR3)
2067	{
2068	CPUMSetGuestCR3(pVCpu, pVmcb->guest.u64CR3);
2069	PGMUpdateCR3(pVCpu, pVmcb->guest.u64CR3);
2070	}
2071	}
2072
2073
2074	/**
2075	* Does the necessary state syncing before returning to ring-3 for any reason
2076	* (longjmp, preemption, voluntary exits to ring-3) from AMD-V.
2077	*
2078	* @param pVM The cross context VM structure.
2079	* @param pVCpu The cross context virtual CPU structure.
2080	* @param pCtx Pointer to the guest-CPU context.
2081	*
2082	* @remarks No-long-jmp zone!!!
2083	*/
2084	static void hmR0SvmLeave(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2085	{
2086	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
2087	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
2088	Assert(VMMR0IsLogFlushDisabled(pVCpu));
2089
2090	/*
2091	* !!! IMPORTANT !!!
2092	* If you modify code here, make sure to check whether hmR0SvmCallRing3Callback() needs to be updated too.
2093	*/
2094
2095	/* Restore host FPU state if necessary and resync on next R0 reentry .*/
2096	if (CPUMIsGuestFPUStateActive(pVCpu))
2097	{
2098	CPUMR0SaveGuestFPU(pVM, pVCpu, pCtx);
2099	Assert(!CPUMIsGuestFPUStateActive(pVCpu));
2100	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR0);
2101	}
2102
2103	/*
2104	* Restore host debug registers if necessary and resync on next R0 reentry.
2105	*/
2106	#ifdef VBOX_STRICT
2107	if (CPUMIsHyperDebugStateActive(pVCpu))
2108	{
2109	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
2110	Assert(pVmcb->ctrl.u16InterceptRdDRx == 0xffff);
2111	Assert(pVmcb->ctrl.u16InterceptWrDRx == 0xffff);
2112	}
2113	#endif
2114	if (CPUMR0DebugStateMaybeSaveGuestAndRestoreHost(pVCpu, false /* save DR6 */))
2115	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_DEBUG);
2116
2117	Assert(!CPUMIsHyperDebugStateActive(pVCpu));
2118	Assert(!CPUMIsGuestDebugStateActive(pVCpu));
2119
2120	STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hm.s.StatEntry);
2121	STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hm.s.StatLoadGuestState);
2122	STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hm.s.StatExit1);
2123	STAM_PROFILE_ADV_SET_STOPPED(&pVCpu->hm.s.StatExit2);
2124	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchLongJmpToR3);
2125
2126	VMCPU_CMPXCHG_STATE(pVCpu, VMCPUSTATE_STARTED_HM, VMCPUSTATE_STARTED_EXEC);
2127	}
2128
2129
2130	/**
2131	* Leaves the AMD-V session.
2132	*
2133	* @returns VBox status code.
2134	* @param pVM The cross context VM structure.
2135	* @param pVCpu The cross context virtual CPU structure.
2136	* @param pCtx Pointer to the guest-CPU context.
2137	*/
2138	static int hmR0SvmLeaveSession(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2139	{
2140	HM_DISABLE_PREEMPT();
2141	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
2142	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
2143
2144	/* When thread-context hooks are used, we can avoid doing the leave again if we had been preempted before
2145	and done this from the SVMR0ThreadCtxCallback(). */
2146	if (!pVCpu->hm.s.fLeaveDone)
2147	{
2148	hmR0SvmLeave(pVM, pVCpu, pCtx);
2149	pVCpu->hm.s.fLeaveDone = true;
2150	}
2151
2152	/*
2153	* !!! IMPORTANT !!!
2154	* If you modify code here, make sure to check whether hmR0SvmCallRing3Callback() needs to be updated too.
2155	*/
2156
2157	/** @todo eliminate the need for calling VMMR0ThreadCtxHookDisable here! */
2158	/* Deregister hook now that we've left HM context before re-enabling preemption. */
2159	VMMR0ThreadCtxHookDisable(pVCpu);
2160
2161	/* Leave HM context. This takes care of local init (term). */
2162	int rc = HMR0LeaveCpu(pVCpu);
2163
2164	HM_RESTORE_PREEMPT();
2165	return rc;
2166	}
2167
2168
2169	/**
2170	* Does the necessary state syncing before doing a longjmp to ring-3.
2171	*
2172	* @returns VBox status code.
2173	* @param pVM The cross context VM structure.
2174	* @param pVCpu The cross context virtual CPU structure.
2175	* @param pCtx Pointer to the guest-CPU context.
2176	*
2177	* @remarks No-long-jmp zone!!!
2178	*/
2179	static int hmR0SvmLongJmpToRing3(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2180	{
2181	return hmR0SvmLeaveSession(pVM, pVCpu, pCtx);
2182	}
2183
2184
2185	/**
2186	* VMMRZCallRing3() callback wrapper which saves the guest state (or restores
2187	* any remaining host state) before we longjump to ring-3 and possibly get
2188	* preempted.
2189	*
2190	* @param pVCpu The cross context virtual CPU structure.
2191	* @param enmOperation The operation causing the ring-3 longjump.
2192	* @param pvUser The user argument (pointer to the possibly
2193	* out-of-date guest-CPU context).
2194	*/
2195	static DECLCALLBACK(int) hmR0SvmCallRing3Callback(PVMCPU pVCpu, VMMCALLRING3 enmOperation, void *pvUser)
2196	{
2197	if (enmOperation == VMMCALLRING3_VM_R0_ASSERTION)
2198	{
2199	/*
2200	* !!! IMPORTANT !!!
2201	* If you modify code here, make sure to check whether hmR0SvmLeave() and hmR0SvmLeaveSession() needs
2202	* to be updated too. This is a stripped down version which gets out ASAP trying to not trigger any assertion.
2203	*/
2204	VMMRZCallRing3RemoveNotification(pVCpu);
2205	VMMRZCallRing3Disable(pVCpu);
2206	HM_DISABLE_PREEMPT();
2207
2208	/* Restore host FPU state if necessary and resync on next R0 reentry .*/
2209	if (CPUMIsGuestFPUStateActive(pVCpu))
2210	CPUMR0SaveGuestFPU(pVCpu->CTX_SUFF(pVM), pVCpu, (PCPUMCTX)pvUser);
2211
2212	/* Restore host debug registers if necessary and resync on next R0 reentry. */
2213	CPUMR0DebugStateMaybeSaveGuestAndRestoreHost(pVCpu, false /* save DR6 */);
2214
2215	/* Deregister the hook now that we've left HM context before re-enabling preemption. */
2216	/** @todo eliminate the need for calling VMMR0ThreadCtxHookDisable here! */
2217	VMMR0ThreadCtxHookDisable(pVCpu);
2218
2219	/* Leave HM context. This takes care of local init (term). */
2220	HMR0LeaveCpu(pVCpu);
2221
2222	HM_RESTORE_PREEMPT();
2223	return VINF_SUCCESS;
2224	}
2225
2226	Assert(pVCpu);
2227	Assert(pvUser);
2228	Assert(VMMRZCallRing3IsEnabled(pVCpu));
2229	HMSVM_ASSERT_PREEMPT_SAFE();
2230
2231	VMMRZCallRing3Disable(pVCpu);
2232	Assert(VMMR0IsLogFlushDisabled(pVCpu));
2233
2234	Log4(("hmR0SvmCallRing3Callback->hmR0SvmLongJmpToRing3\n"));
2235	int rc = hmR0SvmLongJmpToRing3(pVCpu->CTX_SUFF(pVM), pVCpu, (PCPUMCTX)pvUser);
2236	AssertRCReturn(rc, rc);
2237
2238	VMMRZCallRing3Enable(pVCpu);
2239	return VINF_SUCCESS;
2240	}
2241
2242
2243	/**
2244	* Take necessary actions before going back to ring-3.
2245	*
2246	* An action requires us to go back to ring-3. This function does the necessary
2247	* steps before we can safely return to ring-3. This is not the same as longjmps
2248	* to ring-3, this is voluntary.
2249	*
2250	* @param pVM The cross context VM structure.
2251	* @param pVCpu The cross context virtual CPU structure.
2252	* @param pCtx Pointer to the guest-CPU context.
2253	* @param rcExit The reason for exiting to ring-3. Can be
2254	* VINF_VMM_UNKNOWN_RING3_CALL.
2255	*/
2256	static void hmR0SvmExitToRing3(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, int rcExit)
2257	{
2258	Assert(pVM);
2259	Assert(pVCpu);
2260	Assert(pCtx);
2261	HMSVM_ASSERT_PREEMPT_SAFE();
2262
2263	/* Please, no longjumps here (any logging shouldn't flush jump back to ring-3). NO LOGGING BEFORE THIS POINT! */
2264	VMMRZCallRing3Disable(pVCpu);
2265	Log4(("hmR0SvmExitToRing3: rcExit=%d\n", rcExit));
2266
2267	/* We need to do this only while truly exiting the "inner loop" back to ring-3 and -not- for any longjmp to ring3. */
2268	if (pVCpu->hm.s.Event.fPending)
2269	{
2270	hmR0SvmPendingEventToTrpmTrap(pVCpu);
2271	Assert(!pVCpu->hm.s.Event.fPending);
2272	}
2273
2274	/* If we're emulating an instruction, we shouldn't have any TRPM traps pending
2275	and if we're injecting an event we should have a TRPM trap pending. */
2276	AssertMsg(rcExit != VINF_EM_RAW_INJECT_TRPM_EVENT \|\| TRPMHasTrap(pVCpu), ("rcExit=%Rrc\n", rcExit));
2277	AssertMsg(rcExit != VINF_EM_RAW_EMULATE_INSTR \|\| !TRPMHasTrap(pVCpu), ("rcExit=%Rrc\n", rcExit));
2278
2279	/* Sync. the necessary state for going back to ring-3. */
2280	hmR0SvmLeaveSession(pVM, pVCpu, pCtx);
2281	STAM_COUNTER_DEC(&pVCpu->hm.s.StatSwitchLongJmpToR3);
2282
2283	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_TO_R3);
2284	CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_SYSENTER_MSR
2285	\| CPUM_CHANGED_LDTR
2286	\| CPUM_CHANGED_GDTR
2287	\| CPUM_CHANGED_IDTR
2288	\| CPUM_CHANGED_TR
2289	\| CPUM_CHANGED_HIDDEN_SEL_REGS);
2290	if ( pVM->hm.s.fNestedPaging
2291	&& CPUMIsGuestPagingEnabledEx(pCtx))
2292	{
2293	CPUMSetChangedFlags(pVCpu, CPUM_CHANGED_GLOBAL_TLB_FLUSH);
2294	}
2295
2296	/* On our way back from ring-3 reload the guest state if there is a possibility of it being changed. */
2297	if (rcExit != VINF_EM_RAW_INTERRUPT)
2298	HMCPU_CF_SET(pVCpu, HM_CHANGED_ALL_GUEST);
2299
2300	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchExitToR3);
2301
2302	/* We do -not- want any longjmp notifications after this! We must return to ring-3 ASAP. */
2303	VMMRZCallRing3RemoveNotification(pVCpu);
2304	VMMRZCallRing3Enable(pVCpu);
2305	}
2306
2307
2308	/**
2309	* Updates the use of TSC offsetting mode for the CPU and adjusts the necessary
2310	* intercepts.
2311	*
2312	* @param pVM The cross context VM structure.
2313	* @param pVCpu The cross context virtual CPU structure.
2314	*
2315	* @remarks No-long-jump zone!!!
2316	*/
2317	static void hmR0SvmUpdateTscOffsetting(PVM pVM, PVMCPU pVCpu)
2318	{
2319	bool fParavirtTsc;
2320	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
2321	bool fCanUseRealTsc = TMCpuTickCanUseRealTSC(pVM, pVCpu, &pVmcb->ctrl.u64TSCOffset, &fParavirtTsc);
2322	if (fCanUseRealTsc)
2323	{
2324	pVmcb->ctrl.u32InterceptCtrl1 &= ~SVM_CTRL1_INTERCEPT_RDTSC;
2325	pVmcb->ctrl.u32InterceptCtrl2 &= ~SVM_CTRL2_INTERCEPT_RDTSCP;
2326	STAM_COUNTER_INC(&pVCpu->hm.s.StatTscOffset);
2327	}
2328	else
2329	{
2330	pVmcb->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_RDTSC;
2331	pVmcb->ctrl.u32InterceptCtrl2 \|= SVM_CTRL2_INTERCEPT_RDTSCP;
2332	STAM_COUNTER_INC(&pVCpu->hm.s.StatTscIntercept);
2333	}
2334	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
2335
2336	/** @todo later optimize this to be done elsewhere and not before every
2337	* VM-entry. */
2338	if (fParavirtTsc)
2339	{
2340	/* Currently neither Hyper-V nor KVM need to update their paravirt. TSC
2341	information before every VM-entry, hence disable it for performance sake. */
2342	#if 0
2343	int rc = GIMR0UpdateParavirtTsc(pVM, 0 /* u64Offset */);
2344	AssertRC(rc);
2345	#endif
2346	STAM_COUNTER_INC(&pVCpu->hm.s.StatTscParavirt);
2347	}
2348	}
2349
2350
2351	/**
2352	* Sets an event as a pending event to be injected into the guest.
2353	*
2354	* @param pVCpu The cross context virtual CPU structure.
2355	* @param pEvent Pointer to the SVM event.
2356	* @param GCPtrFaultAddress The fault-address (CR2) in case it's a
2357	* page-fault.
2358	*
2359	* @remarks Statistics counter assumes this is a guest event being reflected to
2360	* the guest i.e. 'StatInjectPendingReflect' is incremented always.
2361	*/
2362	DECLINLINE(void) hmR0SvmSetPendingEvent(PVMCPU pVCpu, PSVMEVENT pEvent, RTGCUINTPTR GCPtrFaultAddress)
2363	{
2364	Assert(!pVCpu->hm.s.Event.fPending);
2365	Assert(pEvent->n.u1Valid);
2366
2367	pVCpu->hm.s.Event.u64IntInfo = pEvent->u;
2368	pVCpu->hm.s.Event.fPending = true;
2369	pVCpu->hm.s.Event.GCPtrFaultAddress = GCPtrFaultAddress;
2370
2371	Log4(("hmR0SvmSetPendingEvent: u=%#RX64 u8Vector=%#x Type=%#x ErrorCodeValid=%RTbool ErrorCode=%#RX32\n", pEvent->u,
2372	pEvent->n.u8Vector, (uint8_t)pEvent->n.u3Type, !!pEvent->n.u1ErrorCodeValid, pEvent->n.u32ErrorCode));
2373
2374	STAM_COUNTER_INC(&pVCpu->hm.s.StatInjectPendingReflect);
2375	}
2376
2377
2378	/**
2379	* Injects an event into the guest upon VMRUN by updating the relevant field
2380	* in the VMCB.
2381	*
2382	* @param pVCpu The cross context virtual CPU structure.
2383	* @param pVmcb Pointer to the guest VM control block.
2384	* @param pCtx Pointer to the guest-CPU context.
2385	* @param pEvent Pointer to the event.
2386	*
2387	* @remarks No-long-jump zone!!!
2388	* @remarks Requires CR0!
2389	*/
2390	DECLINLINE(void) hmR0SvmInjectEventVmcb(PVMCPU pVCpu, PSVMVMCB pVmcb, PCPUMCTX pCtx, PSVMEVENT pEvent)
2391	{
2392	NOREF(pVCpu); NOREF(pCtx);
2393
2394	pVmcb->ctrl.EventInject.u = pEvent->u;
2395	STAM_COUNTER_INC(&pVCpu->hm.s.paStatInjectedIrqsR0[pEvent->n.u8Vector & MASK_INJECT_IRQ_STAT]);
2396
2397	Log4(("hmR0SvmInjectEventVmcb: u=%#RX64 u8Vector=%#x Type=%#x ErrorCodeValid=%RTbool ErrorCode=%#RX32\n", pEvent->u,
2398	pEvent->n.u8Vector, (uint8_t)pEvent->n.u3Type, !!pEvent->n.u1ErrorCodeValid, pEvent->n.u32ErrorCode));
2399	}
2400
2401
2402
2403	/**
2404	* Converts any TRPM trap into a pending HM event. This is typically used when
2405	* entering from ring-3 (not longjmp returns).
2406	*
2407	* @param pVCpu The cross context virtual CPU structure.
2408	*/
2409	static void hmR0SvmTrpmTrapToPendingEvent(PVMCPU pVCpu)
2410	{
2411	Assert(TRPMHasTrap(pVCpu));
2412	Assert(!pVCpu->hm.s.Event.fPending);
2413
2414	uint8_t uVector;
2415	TRPMEVENT enmTrpmEvent;
2416	RTGCUINT uErrCode;
2417	RTGCUINTPTR GCPtrFaultAddress;
2418	uint8_t cbInstr;
2419
2420	int rc = TRPMQueryTrapAll(pVCpu, &uVector, &enmTrpmEvent, &uErrCode, &GCPtrFaultAddress, &cbInstr);
2421	AssertRC(rc);
2422
2423	SVMEVENT Event;
2424	Event.u = 0;
2425	Event.n.u1Valid = 1;
2426	Event.n.u8Vector = uVector;
2427
2428	/* Refer AMD spec. 15.20 "Event Injection" for the format. */
2429	if (enmTrpmEvent == TRPM_TRAP)
2430	{
2431	Event.n.u3Type = SVM_EVENT_EXCEPTION;
2432	switch (uVector)
2433	{
2434	case X86_XCPT_NMI:
2435	{
2436	Event.n.u3Type = SVM_EVENT_NMI;
2437	break;
2438	}
2439
2440	case X86_XCPT_PF:
2441	case X86_XCPT_DF:
2442	case X86_XCPT_TS:
2443	case X86_XCPT_NP:
2444	case X86_XCPT_SS:
2445	case X86_XCPT_GP:
2446	case X86_XCPT_AC:
2447	{
2448	Event.n.u1ErrorCodeValid = 1;
2449	Event.n.u32ErrorCode = uErrCode;
2450	break;
2451	}
2452	}
2453	}
2454	else if (enmTrpmEvent == TRPM_HARDWARE_INT)
2455	Event.n.u3Type = SVM_EVENT_EXTERNAL_IRQ;
2456	else if (enmTrpmEvent == TRPM_SOFTWARE_INT)
2457	Event.n.u3Type = SVM_EVENT_SOFTWARE_INT;
2458	else
2459	AssertMsgFailed(("Invalid TRPM event type %d\n", enmTrpmEvent));
2460
2461	rc = TRPMResetTrap(pVCpu);
2462	AssertRC(rc);
2463
2464	Log4(("TRPM->HM event: u=%#RX64 u8Vector=%#x uErrorCodeValid=%RTbool uErrorCode=%#RX32\n", Event.u, Event.n.u8Vector,
2465	!!Event.n.u1ErrorCodeValid, Event.n.u32ErrorCode));
2466
2467	hmR0SvmSetPendingEvent(pVCpu, &Event, GCPtrFaultAddress);
2468	STAM_COUNTER_DEC(&pVCpu->hm.s.StatInjectPendingReflect);
2469	}
2470
2471
2472	/**
2473	* Converts any pending SVM event into a TRPM trap. Typically used when leaving
2474	* AMD-V to execute any instruction.
2475	*
2476	* @param pVCpu The cross context virtual CPU structure.
2477	*/
2478	static void hmR0SvmPendingEventToTrpmTrap(PVMCPU pVCpu)
2479	{
2480	Assert(pVCpu->hm.s.Event.fPending);
2481	Assert(TRPMQueryTrap(pVCpu, NULL /* pu8TrapNo /, NULL / pEnmType */) == VERR_TRPM_NO_ACTIVE_TRAP);
2482
2483	SVMEVENT Event;
2484	Event.u = pVCpu->hm.s.Event.u64IntInfo;
2485
2486	uint8_t uVector = Event.n.u8Vector;
2487	uint8_t uVectorType = Event.n.u3Type;
2488
2489	TRPMEVENT enmTrapType;
2490	switch (uVectorType)
2491	{
2492	case SVM_EVENT_EXTERNAL_IRQ:
2493	enmTrapType = TRPM_HARDWARE_INT;
2494	break;
2495	case SVM_EVENT_SOFTWARE_INT:
2496	enmTrapType = TRPM_SOFTWARE_INT;
2497	break;
2498	case SVM_EVENT_EXCEPTION:
2499	case SVM_EVENT_NMI:
2500	enmTrapType = TRPM_TRAP;
2501	break;
2502	default:
2503	AssertMsgFailed(("Invalid pending-event type %#x\n", uVectorType));
2504	enmTrapType = TRPM_32BIT_HACK;
2505	break;
2506	}
2507
2508	Log4(("HM event->TRPM: uVector=%#x enmTrapType=%d\n", uVector, uVectorType));
2509
2510	int rc = TRPMAssertTrap(pVCpu, uVector, enmTrapType);
2511	AssertRC(rc);
2512
2513	if (Event.n.u1ErrorCodeValid)
2514	TRPMSetErrorCode(pVCpu, Event.n.u32ErrorCode);
2515
2516	if ( uVectorType == SVM_EVENT_EXCEPTION
2517	&& uVector == X86_XCPT_PF)
2518	{
2519	TRPMSetFaultAddress(pVCpu, pVCpu->hm.s.Event.GCPtrFaultAddress);
2520	Assert(pVCpu->hm.s.Event.GCPtrFaultAddress == CPUMGetGuestCR2(pVCpu));
2521	}
2522	else if (uVectorType == SVM_EVENT_SOFTWARE_INT)
2523	{
2524	AssertMsg( uVectorType == SVM_EVENT_SOFTWARE_INT
2525	\|\| (uVector == X86_XCPT_BP \|\| uVector == X86_XCPT_OF),
2526	("Invalid vector: uVector=%#x uVectorType=%#x\n", uVector, uVectorType));
2527	TRPMSetInstrLength(pVCpu, pVCpu->hm.s.Event.cbInstr);
2528	}
2529	pVCpu->hm.s.Event.fPending = false;
2530	}
2531
2532
2533	/**
2534	* Gets the guest's interrupt-shadow.
2535	*
2536	* @returns The guest's interrupt-shadow.
2537	* @param pVCpu The cross context virtual CPU structure.
2538	* @param pCtx Pointer to the guest-CPU context.
2539	*
2540	* @remarks No-long-jump zone!!!
2541	* @remarks Has side-effects with VMCPU_FF_INHIBIT_INTERRUPTS force-flag.
2542	*/
2543	DECLINLINE(uint32_t) hmR0SvmGetGuestIntrShadow(PVMCPU pVCpu, PCPUMCTX pCtx)
2544	{
2545	/*
2546	* Instructions like STI and MOV SS inhibit interrupts till the next instruction completes. Check if we should
2547	* inhibit interrupts or clear any existing interrupt-inhibition.
2548	*/
2549	uint32_t uIntrState = 0;
2550	if (VMCPU_FF_IS_SET(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS))
2551	{
2552	if (pCtx->rip != EMGetInhibitInterruptsPC(pVCpu))
2553	{
2554	/*
2555	* We can clear the inhibit force flag as even if we go back to the recompiler without executing guest code in
2556	* AMD-V, the flag's condition to be cleared is met and thus the cleared state is correct.
2557	*/
2558	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INHIBIT_INTERRUPTS);
2559	}
2560	else
2561	uIntrState = SVM_INTERRUPT_SHADOW_ACTIVE;
2562	}
2563	return uIntrState;
2564	}
2565
2566
2567	/**
2568	* Sets the virtual interrupt intercept control in the VMCB which
2569	* instructs AMD-V to cause a \#VMEXIT as soon as the guest is in a state to
2570	* receive interrupts.
2571	*
2572	* @param pVmcb Pointer to the VM control block.
2573	*/
2574	DECLINLINE(void) hmR0SvmSetVirtIntrIntercept(PSVMVMCB pVmcb)
2575	{
2576	if (!(pVmcb->ctrl.u32InterceptCtrl1 & SVM_CTRL1_INTERCEPT_VINTR))
2577	{
2578	pVmcb->ctrl.IntCtrl.n.u1VIrqValid = 1; /* A virtual interrupt is pending. */
2579	pVmcb->ctrl.IntCtrl.n.u8VIrqVector = 0; /* Not necessary as we #VMEXIT for delivering the interrupt. */
2580	pVmcb->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_VINTR;
2581	pVmcb->ctrl.u64VmcbCleanBits &= ~(HMSVM_VMCB_CLEAN_INTERCEPTS \| HMSVM_VMCB_CLEAN_TPR);
2582
2583	Log4(("Setting VINTR intercept\n"));
2584	}
2585	}
2586
2587
2588	/**
2589	* Sets the IRET intercept control in the VMCB which instructs AMD-V to cause a
2590	* \#VMEXIT as soon as a guest starts executing an IRET. This is used to unblock
2591	* virtual NMIs.
2592	*
2593	* @param pVmcb Pointer to the VM control block.
2594	*/
2595	DECLINLINE(void) hmR0SvmSetIretIntercept(PSVMVMCB pVmcb)
2596	{
2597	if (!(pVmcb->ctrl.u32InterceptCtrl1 & SVM_CTRL1_INTERCEPT_IRET))
2598	{
2599	pVmcb->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_IRET;
2600	pVmcb->ctrl.u64VmcbCleanBits &= ~(HMSVM_VMCB_CLEAN_INTERCEPTS);
2601
2602	Log4(("Setting IRET intercept\n"));
2603	}
2604	}
2605
2606
2607	/**
2608	* Clears the IRET intercept control in the VMCB.
2609	*
2610	* @param pVmcb Pointer to the VM control block.
2611	*/
2612	DECLINLINE(void) hmR0SvmClearIretIntercept(PSVMVMCB pVmcb)
2613	{
2614	if (pVmcb->ctrl.u32InterceptCtrl1 & SVM_CTRL1_INTERCEPT_IRET)
2615	{
2616	pVmcb->ctrl.u32InterceptCtrl1 &= ~SVM_CTRL1_INTERCEPT_IRET;
2617	pVmcb->ctrl.u64VmcbCleanBits &= ~(HMSVM_VMCB_CLEAN_INTERCEPTS);
2618
2619	Log4(("Clearing IRET intercept\n"));
2620	}
2621	}
2622
2623
2624	/**
2625	* Evaluates the event to be delivered to the guest and sets it as the pending
2626	* event.
2627	*
2628	* @param pVCpu The cross context virtual CPU structure.
2629	* @param pCtx Pointer to the guest-CPU context.
2630	*/
2631	static void hmR0SvmEvaluatePendingEvent(PVMCPU pVCpu, PCPUMCTX pCtx)
2632	{
2633	Assert(!pVCpu->hm.s.Event.fPending);
2634	Log4Func(("\n"));
2635
2636	bool const fIntShadow = RT_BOOL(hmR0SvmGetGuestIntrShadow(pVCpu, pCtx));
2637	bool const fBlockInt = !(pCtx->eflags.u32 & X86_EFL_IF);
2638	bool const fBlockNmi = RT_BOOL(VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_BLOCK_NMIS));
2639	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
2640
2641	#ifdef VBOX_WITH_NEW_APIC
2642	if (VMCPU_FF_TEST_AND_CLEAR(pVCpu, VMCPU_FF_UPDATE_APIC))
2643	APICUpdatePendingInterrupts(pVCpu);
2644	#endif
2645
2646	SVMEVENT Event;
2647	Event.u = 0;
2648	/** @todo SMI. SMIs take priority over NMIs. */
2649	if (VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_INTERRUPT_NMI)) /* NMI. NMIs take priority over regular interrupts . */
2650	{
2651	if (fBlockNmi)
2652	hmR0SvmSetIretIntercept(pVmcb);
2653	else if (fIntShadow)
2654	hmR0SvmSetVirtIntrIntercept(pVmcb);
2655	else
2656	{
2657	Log4(("Pending NMI\n"));
2658
2659	Event.n.u1Valid = 1;
2660	Event.n.u8Vector = X86_XCPT_NMI;
2661	Event.n.u3Type = SVM_EVENT_NMI;
2662
2663	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
2664	hmR0SvmSetIretIntercept(pVmcb);
2665	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_INTERRUPT_NMI);
2666	}
2667	}
2668	else if (VMCPU_FF_IS_PENDING(pVCpu, (VMCPU_FF_INTERRUPT_APIC \| VMCPU_FF_INTERRUPT_PIC)))
2669	{
2670	/*
2671	* Check if the guest can receive external interrupts (PIC/APIC). Once we do PDMGetInterrupt() we -must- deliver
2672	* the interrupt ASAP. We must not execute any guest code until we inject the interrupt which is why it is
2673	* evaluated here and not set as pending, solely based on the force-flags.
2674	*/
2675	if ( !fBlockInt
2676	&& !fIntShadow)
2677	{
2678	uint8_t u8Interrupt;
2679	int rc = PDMGetInterrupt(pVCpu, &u8Interrupt);
2680	if (rc == VINF_SUCCESS)
2681	{
2682	Log4(("Injecting external interrupt u8Interrupt=%#x\n", u8Interrupt));
2683
2684	Event.n.u1Valid = 1;
2685	Event.n.u8Vector = u8Interrupt;
2686	Event.n.u3Type = SVM_EVENT_EXTERNAL_IRQ;
2687
2688	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
2689	}
2690	else if (rc == VERR_APIC_INTR_MASKED_BY_TPR)
2691	{
2692	/*
2693	* AMD-V has no TPR thresholding feature. We just avoid posting the interrupt.
2694	* We just avoid delivering the TPR-masked interrupt here. TPR will be updated
2695	* always via hmR0SvmLoadGuestState() -> hmR0SvmLoadGuestApicState().
2696	*/
2697	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchTprMaskedIrq);
2698	}
2699	else
2700	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchGuestIrq);
2701	}
2702	else
2703	hmR0SvmSetVirtIntrIntercept(pVmcb);
2704	}
2705	}
2706
2707
2708	/**
2709	* Injects any pending events into the guest if the guest is in a state to
2710	* receive them.
2711	*
2712	* @param pVCpu The cross context virtual CPU structure.
2713	* @param pCtx Pointer to the guest-CPU context.
2714	*/
2715	static void hmR0SvmInjectPendingEvent(PVMCPU pVCpu, PCPUMCTX pCtx)
2716	{
2717	Assert(!TRPMHasTrap(pVCpu));
2718	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
2719
2720	bool const fIntShadow = RT_BOOL(hmR0SvmGetGuestIntrShadow(pVCpu, pCtx));
2721	bool const fBlockInt = !(pCtx->eflags.u32 & X86_EFL_IF);
2722	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
2723
2724	if (pVCpu->hm.s.Event.fPending) /* First, inject any pending HM events. */
2725	{
2726	SVMEVENT Event;
2727	Event.u = pVCpu->hm.s.Event.u64IntInfo;
2728	Assert(Event.n.u1Valid);
2729	#ifdef VBOX_STRICT
2730	if (Event.n.u3Type == SVM_EVENT_EXTERNAL_IRQ)
2731	{
2732	Assert(!fBlockInt);
2733	Assert(!fIntShadow);
2734	}
2735	else if (Event.n.u3Type == SVM_EVENT_NMI)
2736	Assert(!fIntShadow);
2737	#endif
2738
2739	Log4(("Injecting pending HM event.\n"));
2740	hmR0SvmInjectEventVmcb(pVCpu, pVmcb, pCtx, &Event);
2741	pVCpu->hm.s.Event.fPending = false;
2742
2743	#ifdef VBOX_WITH_STATISTICS
2744	if (Event.n.u3Type == SVM_EVENT_EXTERNAL_IRQ)
2745	STAM_COUNTER_INC(&pVCpu->hm.s.StatInjectInterrupt);
2746	else
2747	STAM_COUNTER_INC(&pVCpu->hm.s.StatInjectXcpt);
2748	#endif
2749	}
2750
2751	/* Update the guest interrupt shadow in the VMCB. */
2752	pVmcb->ctrl.u64IntShadow = !!fIntShadow;
2753	NOREF(fBlockInt);
2754	}
2755
2756
2757	/**
2758	* Reports world-switch error and dumps some useful debug info.
2759	*
2760	* @param pVM The cross context VM structure.
2761	* @param pVCpu The cross context virtual CPU structure.
2762	* @param rcVMRun The return code from VMRUN (or
2763	* VERR_SVM_INVALID_GUEST_STATE for invalid
2764	* guest-state).
2765	* @param pCtx Pointer to the guest-CPU context.
2766	*/
2767	static void hmR0SvmReportWorldSwitchError(PVM pVM, PVMCPU pVCpu, int rcVMRun, PCPUMCTX pCtx)
2768	{
2769	NOREF(pCtx);
2770	HMSVM_ASSERT_PREEMPT_SAFE();
2771	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
2772
2773	if (rcVMRun == VERR_SVM_INVALID_GUEST_STATE)
2774	{
2775	HMDumpRegs(pVM, pVCpu, pCtx); NOREF(pVM);
2776	#ifdef VBOX_STRICT
2777	Log4(("ctrl.u64VmcbCleanBits %#RX64\n", pVmcb->ctrl.u64VmcbCleanBits));
2778	Log4(("ctrl.u16InterceptRdCRx %#x\n", pVmcb->ctrl.u16InterceptRdCRx));
2779	Log4(("ctrl.u16InterceptWrCRx %#x\n", pVmcb->ctrl.u16InterceptWrCRx));
2780	Log4(("ctrl.u16InterceptRdDRx %#x\n", pVmcb->ctrl.u16InterceptRdDRx));
2781	Log4(("ctrl.u16InterceptWrDRx %#x\n", pVmcb->ctrl.u16InterceptWrDRx));
2782	Log4(("ctrl.u32InterceptException %#x\n", pVmcb->ctrl.u32InterceptException));
2783	Log4(("ctrl.u32InterceptCtrl1 %#x\n", pVmcb->ctrl.u32InterceptCtrl1));
2784	Log4(("ctrl.u32InterceptCtrl2 %#x\n", pVmcb->ctrl.u32InterceptCtrl2));
2785	Log4(("ctrl.u64IOPMPhysAddr %#RX64\n", pVmcb->ctrl.u64IOPMPhysAddr));
2786	Log4(("ctrl.u64MSRPMPhysAddr %#RX64\n", pVmcb->ctrl.u64MSRPMPhysAddr));
2787	Log4(("ctrl.u64TSCOffset %#RX64\n", pVmcb->ctrl.u64TSCOffset));
2788
2789	Log4(("ctrl.TLBCtrl.u32ASID %#x\n", pVmcb->ctrl.TLBCtrl.n.u32ASID));
2790	Log4(("ctrl.TLBCtrl.u8TLBFlush %#x\n", pVmcb->ctrl.TLBCtrl.n.u8TLBFlush));
2791	Log4(("ctrl.TLBCtrl.u24Reserved %#x\n", pVmcb->ctrl.TLBCtrl.n.u24Reserved));
2792
2793	Log4(("ctrl.IntCtrl.u8VTPR %#x\n", pVmcb->ctrl.IntCtrl.n.u8VTPR));
2794	Log4(("ctrl.IntCtrl.u1VIrqValid %#x\n", pVmcb->ctrl.IntCtrl.n.u1VIrqValid));
2795	Log4(("ctrl.IntCtrl.u7Reserved %#x\n", pVmcb->ctrl.IntCtrl.n.u7Reserved));
2796	Log4(("ctrl.IntCtrl.u4VIrqPriority %#x\n", pVmcb->ctrl.IntCtrl.n.u4VIrqPriority));
2797	Log4(("ctrl.IntCtrl.u1IgnoreTPR %#x\n", pVmcb->ctrl.IntCtrl.n.u1IgnoreTPR));
2798	Log4(("ctrl.IntCtrl.u3Reserved %#x\n", pVmcb->ctrl.IntCtrl.n.u3Reserved));
2799	Log4(("ctrl.IntCtrl.u1VIrqMasking %#x\n", pVmcb->ctrl.IntCtrl.n.u1VIrqMasking));
2800	Log4(("ctrl.IntCtrl.u6Reserved %#x\n", pVmcb->ctrl.IntCtrl.n.u6Reserved));
2801	Log4(("ctrl.IntCtrl.u8VIrqVector %#x\n", pVmcb->ctrl.IntCtrl.n.u8VIrqVector));
2802	Log4(("ctrl.IntCtrl.u24Reserved %#x\n", pVmcb->ctrl.IntCtrl.n.u24Reserved));
2803
2804	Log4(("ctrl.u64IntShadow %#RX64\n", pVmcb->ctrl.u64IntShadow));
2805	Log4(("ctrl.u64ExitCode %#RX64\n", pVmcb->ctrl.u64ExitCode));
2806	Log4(("ctrl.u64ExitInfo1 %#RX64\n", pVmcb->ctrl.u64ExitInfo1));
2807	Log4(("ctrl.u64ExitInfo2 %#RX64\n", pVmcb->ctrl.u64ExitInfo2));
2808	Log4(("ctrl.ExitIntInfo.u8Vector %#x\n", pVmcb->ctrl.ExitIntInfo.n.u8Vector));
2809	Log4(("ctrl.ExitIntInfo.u3Type %#x\n", pVmcb->ctrl.ExitIntInfo.n.u3Type));
2810	Log4(("ctrl.ExitIntInfo.u1ErrorCodeValid %#x\n", pVmcb->ctrl.ExitIntInfo.n.u1ErrorCodeValid));
2811	Log4(("ctrl.ExitIntInfo.u19Reserved %#x\n", pVmcb->ctrl.ExitIntInfo.n.u19Reserved));
2812	Log4(("ctrl.ExitIntInfo.u1Valid %#x\n", pVmcb->ctrl.ExitIntInfo.n.u1Valid));
2813	Log4(("ctrl.ExitIntInfo.u32ErrorCode %#x\n", pVmcb->ctrl.ExitIntInfo.n.u32ErrorCode));
2814	Log4(("ctrl.NestedPaging %#RX64\n", pVmcb->ctrl.NestedPaging.u));
2815	Log4(("ctrl.EventInject.u8Vector %#x\n", pVmcb->ctrl.EventInject.n.u8Vector));
2816	Log4(("ctrl.EventInject.u3Type %#x\n", pVmcb->ctrl.EventInject.n.u3Type));
2817	Log4(("ctrl.EventInject.u1ErrorCodeValid %#x\n", pVmcb->ctrl.EventInject.n.u1ErrorCodeValid));
2818	Log4(("ctrl.EventInject.u19Reserved %#x\n", pVmcb->ctrl.EventInject.n.u19Reserved));
2819	Log4(("ctrl.EventInject.u1Valid %#x\n", pVmcb->ctrl.EventInject.n.u1Valid));
2820	Log4(("ctrl.EventInject.u32ErrorCode %#x\n", pVmcb->ctrl.EventInject.n.u32ErrorCode));
2821
2822	Log4(("ctrl.u64NestedPagingCR3 %#RX64\n", pVmcb->ctrl.u64NestedPagingCR3));
2823	Log4(("ctrl.u64LBRVirt %#RX64\n", pVmcb->ctrl.u64LBRVirt));
2824
2825	Log4(("guest.CS.u16Sel %RTsel\n", pVmcb->guest.CS.u16Sel));
2826	Log4(("guest.CS.u16Attr %#x\n", pVmcb->guest.CS.u16Attr));
2827	Log4(("guest.CS.u32Limit %#RX32\n", pVmcb->guest.CS.u32Limit));
2828	Log4(("guest.CS.u64Base %#RX64\n", pVmcb->guest.CS.u64Base));
2829	Log4(("guest.DS.u16Sel %#RTsel\n", pVmcb->guest.DS.u16Sel));
2830	Log4(("guest.DS.u16Attr %#x\n", pVmcb->guest.DS.u16Attr));
2831	Log4(("guest.DS.u32Limit %#RX32\n", pVmcb->guest.DS.u32Limit));
2832	Log4(("guest.DS.u64Base %#RX64\n", pVmcb->guest.DS.u64Base));
2833	Log4(("guest.ES.u16Sel %RTsel\n", pVmcb->guest.ES.u16Sel));
2834	Log4(("guest.ES.u16Attr %#x\n", pVmcb->guest.ES.u16Attr));
2835	Log4(("guest.ES.u32Limit %#RX32\n", pVmcb->guest.ES.u32Limit));
2836	Log4(("guest.ES.u64Base %#RX64\n", pVmcb->guest.ES.u64Base));
2837	Log4(("guest.FS.u16Sel %RTsel\n", pVmcb->guest.FS.u16Sel));
2838	Log4(("guest.FS.u16Attr %#x\n", pVmcb->guest.FS.u16Attr));
2839	Log4(("guest.FS.u32Limit %#RX32\n", pVmcb->guest.FS.u32Limit));
2840	Log4(("guest.FS.u64Base %#RX64\n", pVmcb->guest.FS.u64Base));
2841	Log4(("guest.GS.u16Sel %RTsel\n", pVmcb->guest.GS.u16Sel));
2842	Log4(("guest.GS.u16Attr %#x\n", pVmcb->guest.GS.u16Attr));
2843	Log4(("guest.GS.u32Limit %#RX32\n", pVmcb->guest.GS.u32Limit));
2844	Log4(("guest.GS.u64Base %#RX64\n", pVmcb->guest.GS.u64Base));
2845
2846	Log4(("guest.GDTR.u32Limit %#RX32\n", pVmcb->guest.GDTR.u32Limit));
2847	Log4(("guest.GDTR.u64Base %#RX64\n", pVmcb->guest.GDTR.u64Base));
2848
2849	Log4(("guest.LDTR.u16Sel %RTsel\n", pVmcb->guest.LDTR.u16Sel));
2850	Log4(("guest.LDTR.u16Attr %#x\n", pVmcb->guest.LDTR.u16Attr));
2851	Log4(("guest.LDTR.u32Limit %#RX32\n", pVmcb->guest.LDTR.u32Limit));
2852	Log4(("guest.LDTR.u64Base %#RX64\n", pVmcb->guest.LDTR.u64Base));
2853
2854	Log4(("guest.IDTR.u32Limit %#RX32\n", pVmcb->guest.IDTR.u32Limit));
2855	Log4(("guest.IDTR.u64Base %#RX64\n", pVmcb->guest.IDTR.u64Base));
2856
2857	Log4(("guest.TR.u16Sel %RTsel\n", pVmcb->guest.TR.u16Sel));
2858	Log4(("guest.TR.u16Attr %#x\n", pVmcb->guest.TR.u16Attr));
2859	Log4(("guest.TR.u32Limit %#RX32\n", pVmcb->guest.TR.u32Limit));
2860	Log4(("guest.TR.u64Base %#RX64\n", pVmcb->guest.TR.u64Base));
2861
2862	Log4(("guest.u8CPL %#x\n", pVmcb->guest.u8CPL));
2863	Log4(("guest.u64CR0 %#RX64\n", pVmcb->guest.u64CR0));
2864	Log4(("guest.u64CR2 %#RX64\n", pVmcb->guest.u64CR2));
2865	Log4(("guest.u64CR3 %#RX64\n", pVmcb->guest.u64CR3));
2866	Log4(("guest.u64CR4 %#RX64\n", pVmcb->guest.u64CR4));
2867	Log4(("guest.u64DR6 %#RX64\n", pVmcb->guest.u64DR6));
2868	Log4(("guest.u64DR7 %#RX64\n", pVmcb->guest.u64DR7));
2869
2870	Log4(("guest.u64RIP %#RX64\n", pVmcb->guest.u64RIP));
2871	Log4(("guest.u64RSP %#RX64\n", pVmcb->guest.u64RSP));
2872	Log4(("guest.u64RAX %#RX64\n", pVmcb->guest.u64RAX));
2873	Log4(("guest.u64RFlags %#RX64\n", pVmcb->guest.u64RFlags));
2874
2875	Log4(("guest.u64SysEnterCS %#RX64\n", pVmcb->guest.u64SysEnterCS));
2876	Log4(("guest.u64SysEnterEIP %#RX64\n", pVmcb->guest.u64SysEnterEIP));
2877	Log4(("guest.u64SysEnterESP %#RX64\n", pVmcb->guest.u64SysEnterESP));
2878
2879	Log4(("guest.u64EFER %#RX64\n", pVmcb->guest.u64EFER));
2880	Log4(("guest.u64STAR %#RX64\n", pVmcb->guest.u64STAR));
2881	Log4(("guest.u64LSTAR %#RX64\n", pVmcb->guest.u64LSTAR));
2882	Log4(("guest.u64CSTAR %#RX64\n", pVmcb->guest.u64CSTAR));
2883	Log4(("guest.u64SFMASK %#RX64\n", pVmcb->guest.u64SFMASK));
2884	Log4(("guest.u64KernelGSBase %#RX64\n", pVmcb->guest.u64KernelGSBase));
2885	Log4(("guest.u64GPAT %#RX64\n", pVmcb->guest.u64GPAT));
2886	Log4(("guest.u64DBGCTL %#RX64\n", pVmcb->guest.u64DBGCTL));
2887	Log4(("guest.u64BR_FROM %#RX64\n", pVmcb->guest.u64BR_FROM));
2888	Log4(("guest.u64BR_TO %#RX64\n", pVmcb->guest.u64BR_TO));
2889	Log4(("guest.u64LASTEXCPFROM %#RX64\n", pVmcb->guest.u64LASTEXCPFROM));
2890	Log4(("guest.u64LASTEXCPTO %#RX64\n", pVmcb->guest.u64LASTEXCPTO));
2891	#endif /* VBOX_STRICT */
2892	}
2893	else
2894	Log4(("hmR0SvmReportWorldSwitchError: rcVMRun=%d\n", rcVMRun));
2895
2896	NOREF(pVmcb);
2897	}
2898
2899
2900	/**
2901	* Check per-VM and per-VCPU force flag actions that require us to go back to
2902	* ring-3 for one reason or another.
2903	*
2904	* @returns VBox status code (information status code included).
2905	* @retval VINF_SUCCESS if we don't have any actions that require going back to
2906	* ring-3.
2907	* @retval VINF_PGM_SYNC_CR3 if we have pending PGM CR3 sync.
2908	* @retval VINF_EM_PENDING_REQUEST if we have pending requests (like hardware
2909	* interrupts)
2910	* @retval VINF_PGM_POOL_FLUSH_PENDING if PGM is doing a pool flush and requires
2911	* all EMTs to be in ring-3.
2912	* @retval VINF_EM_RAW_TO_R3 if there is pending DMA requests.
2913	* @retval VINF_EM_NO_MEMORY PGM is out of memory, we need to return
2914	* to the EM loop.
2915	*
2916	* @param pVM The cross context VM structure.
2917	* @param pVCpu The cross context virtual CPU structure.
2918	* @param pCtx Pointer to the guest-CPU context.
2919	*/
2920	static int hmR0SvmCheckForceFlags(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
2921	{
2922	Assert(VMMRZCallRing3IsEnabled(pVCpu));
2923
2924	/* On AMD-V we don't need to update CR3, PAE PDPES lazily. See hmR0SvmSaveGuestState(). */
2925	Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HM_UPDATE_CR3));
2926	Assert(!VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HM_UPDATE_PAE_PDPES));
2927
2928	if ( VM_FF_IS_PENDING(pVM, !pVCpu->hm.s.fSingleInstruction
2929	? VM_FF_HP_R0_PRE_HM_MASK : VM_FF_HP_R0_PRE_HM_STEP_MASK)
2930	\|\| VMCPU_FF_IS_PENDING(pVCpu, !pVCpu->hm.s.fSingleInstruction
2931	? VMCPU_FF_HP_R0_PRE_HM_MASK : VMCPU_FF_HP_R0_PRE_HM_STEP_MASK) )
2932	{
2933	/* Pending PGM C3 sync. */
2934	if (VMCPU_FF_IS_PENDING(pVCpu,VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL))
2935	{
2936	int rc = PGMSyncCR3(pVCpu, pCtx->cr0, pCtx->cr3, pCtx->cr4, VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3));
2937	if (rc != VINF_SUCCESS)
2938	{
2939	Log4(("hmR0SvmCheckForceFlags: PGMSyncCR3 forcing us back to ring-3. rc=%d\n", rc));
2940	return rc;
2941	}
2942	}
2943
2944	/* Pending HM-to-R3 operations (critsects, timers, EMT rendezvous etc.) */
2945	/* -XXX- what was that about single stepping? */
2946	if ( VM_FF_IS_PENDING(pVM, VM_FF_HM_TO_R3_MASK)
2947	\|\| VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HM_TO_R3_MASK))
2948	{
2949	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchHmToR3FF);
2950	int rc = RT_UNLIKELY(VM_FF_IS_PENDING(pVM, VM_FF_PGM_NO_MEMORY)) ? VINF_EM_NO_MEMORY : VINF_EM_RAW_TO_R3;
2951	Log4(("hmR0SvmCheckForceFlags: HM_TO_R3 forcing us back to ring-3. rc=%d\n", rc));
2952	return rc;
2953	}
2954
2955	/* Pending VM request packets, such as hardware interrupts. */
2956	if ( VM_FF_IS_PENDING(pVM, VM_FF_REQUEST)
2957	\|\| VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_REQUEST))
2958	{
2959	Log4(("hmR0SvmCheckForceFlags: Pending VM request forcing us back to ring-3\n"));
2960	return VINF_EM_PENDING_REQUEST;
2961	}
2962
2963	/* Pending PGM pool flushes. */
2964	if (VM_FF_IS_PENDING(pVM, VM_FF_PGM_POOL_FLUSH_PENDING))
2965	{
2966	Log4(("hmR0SvmCheckForceFlags: PGM pool flush pending forcing us back to ring-3\n"));
2967	return VINF_PGM_POOL_FLUSH_PENDING;
2968	}
2969
2970	/* Pending DMA requests. */
2971	if (VM_FF_IS_PENDING(pVM, VM_FF_PDM_DMA))
2972	{
2973	Log4(("hmR0SvmCheckForceFlags: Pending DMA request forcing us back to ring-3\n"));
2974	return VINF_EM_RAW_TO_R3;
2975	}
2976	}
2977
2978	return VINF_SUCCESS;
2979	}
2980
2981
2982	/**
2983	* Does the preparations before executing guest code in AMD-V.
2984	*
2985	* This may cause longjmps to ring-3 and may even result in rescheduling to the
2986	* recompiler. We must be cautious what we do here regarding committing
2987	* guest-state information into the the VMCB assuming we assuredly execute the
2988	* guest in AMD-V. If we fall back to the recompiler after updating the VMCB and
2989	* clearing the common-state (TRPM/forceflags), we must undo those changes so
2990	* that the recompiler can (and should) use them when it resumes guest
2991	* execution. Otherwise such operations must be done when we can no longer
2992	* exit to ring-3.
2993	*
2994	* @returns VBox status code (informational status codes included).
2995	* @retval VINF_SUCCESS if we can proceed with running the guest.
2996	* @retval VINF_* scheduling changes, we have to go back to ring-3.
2997	*
2998	* @param pVM The cross context VM structure.
2999	* @param pVCpu The cross context virtual CPU structure.
3000	* @param pCtx Pointer to the guest-CPU context.
3001	* @param pSvmTransient Pointer to the SVM transient structure.
3002	*/
3003	static int hmR0SvmPreRunGuest(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
3004	{
3005	HMSVM_ASSERT_PREEMPT_SAFE();
3006
3007	/* Check force flag actions that might require us to go back to ring-3. */
3008	int rc = hmR0SvmCheckForceFlags(pVM, pVCpu, pCtx);
3009	if (rc != VINF_SUCCESS)
3010	return rc;
3011
3012	if (TRPMHasTrap(pVCpu))
3013	hmR0SvmTrpmTrapToPendingEvent(pVCpu);
3014	else if (!pVCpu->hm.s.Event.fPending)
3015	hmR0SvmEvaluatePendingEvent(pVCpu, pCtx);
3016
3017	#ifdef HMSVM_SYNC_FULL_GUEST_STATE
3018	HMCPU_CF_SET(pVCpu, HM_CHANGED_ALL_GUEST);
3019	#endif
3020
3021	/* Load the guest bits that are not shared with the host in any way since we can longjmp or get preempted. */
3022	rc = hmR0SvmLoadGuestState(pVM, pVCpu, pCtx);
3023	AssertRCReturn(rc, rc);
3024	STAM_COUNTER_INC(&pVCpu->hm.s.StatLoadFull);
3025
3026	/*
3027	* If we're not intercepting TPR changes in the guest, save the guest TPR before the world-switch
3028	* so we can update it on the way back if the guest changed the TPR.
3029	*/
3030	if (pVCpu->hm.s.svm.fSyncVTpr)
3031	{
3032	if (pVM->hm.s.fTPRPatchingActive)
3033	pSvmTransient->u8GuestTpr = pCtx->msrLSTAR;
3034	else
3035	{
3036	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
3037	pSvmTransient->u8GuestTpr = pVmcb->ctrl.IntCtrl.n.u8VTPR;
3038	}
3039	}
3040
3041	/*
3042	* No longjmps to ring-3 from this point on!!!
3043	* Asserts() will still longjmp to ring-3 (but won't return), which is intentional, better than a kernel panic.
3044	* This also disables flushing of the R0-logger instance (if any).
3045	*/
3046	VMMRZCallRing3Disable(pVCpu);
3047
3048	/*
3049	* We disable interrupts so that we don't miss any interrupts that would flag preemption (IPI/timers etc.)
3050	* when thread-context hooks aren't used and we've been running with preemption disabled for a while.
3051	*
3052	* We need to check for force-flags that could've possible been altered since we last checked them (e.g.
3053	* by PDMGetInterrupt() leaving the PDM critical section, see @bugref{6398}).
3054	*
3055	* We also check a couple of other force-flags as a last opportunity to get the EMT back to ring-3 before
3056	* executing guest code.
3057	*/
3058	pSvmTransient->fEFlags = ASMIntDisableFlags();
3059	if ( VM_FF_IS_PENDING(pVM, VM_FF_EMT_RENDEZVOUS \| VM_FF_TM_VIRTUAL_SYNC)
3060	\|\| VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_HM_TO_R3_MASK))
3061	{
3062	ASMSetFlags(pSvmTransient->fEFlags);
3063	VMMRZCallRing3Enable(pVCpu);
3064	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchHmToR3FF);
3065	return VINF_EM_RAW_TO_R3;
3066	}
3067	if (RTThreadPreemptIsPending(NIL_RTTHREAD))
3068	{
3069	ASMSetFlags(pSvmTransient->fEFlags);
3070	VMMRZCallRing3Enable(pVCpu);
3071	STAM_COUNTER_INC(&pVCpu->hm.s.StatPendingHostIrq);
3072	return VINF_EM_RAW_INTERRUPT;
3073	}
3074
3075	/*
3076	* If we are injecting an NMI, we must set VMCPU_FF_BLOCK_NMIS only when we are going to execute
3077	* guest code for certain (no exits to ring-3). Otherwise, we could re-read the flag on re-entry into
3078	* AMD-V and conclude that NMI inhibition is active when we have not even delivered the NMI.
3079	*
3080	* With VT-x, this is handled by the Guest interruptibility information VMCS field which will set the
3081	* VMCS field after actually delivering the NMI which we read on VM-exit to determine the state.
3082	*/
3083	if (pVCpu->hm.s.Event.fPending)
3084	{
3085	SVMEVENT Event;
3086	Event.u = pVCpu->hm.s.Event.u64IntInfo;
3087	if ( Event.n.u1Valid
3088	&& Event.n.u3Type == SVM_EVENT_NMI
3089	&& Event.n.u8Vector == X86_XCPT_NMI
3090	&& !VMCPU_FF_IS_PENDING(pVCpu, VMCPU_FF_BLOCK_NMIS))
3091	{
3092	VMCPU_FF_SET(pVCpu, VMCPU_FF_BLOCK_NMIS);
3093	}
3094	}
3095
3096	return VINF_SUCCESS;
3097	}
3098
3099
3100	/**
3101	* Prepares to run guest code in AMD-V and we've committed to doing so. This
3102	* means there is no backing out to ring-3 or anywhere else at this
3103	* point.
3104	*
3105	* @param pVM The cross context VM structure.
3106	* @param pVCpu The cross context virtual CPU structure.
3107	* @param pCtx Pointer to the guest-CPU context.
3108	* @param pSvmTransient Pointer to the SVM transient structure.
3109	*
3110	* @remarks Called with preemption disabled.
3111	* @remarks No-long-jump zone!!!
3112	*/
3113	static void hmR0SvmPreRunGuestCommitted(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
3114	{
3115	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
3116	Assert(VMMR0IsLogFlushDisabled(pVCpu));
3117	Assert(!RTThreadPreemptIsEnabled(NIL_RTTHREAD));
3118
3119	VMCPU_ASSERT_STATE(pVCpu, VMCPUSTATE_STARTED_HM);
3120	VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED_EXEC); /* Indicate the start of guest execution. */
3121
3122	hmR0SvmInjectPendingEvent(pVCpu, pCtx);
3123
3124	if ( pVCpu->hm.s.fPreloadGuestFpu
3125	&& !CPUMIsGuestFPUStateActive(pVCpu))
3126	{
3127	CPUMR0LoadGuestFPU(pVM, pVCpu, pCtx);
3128	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR0);
3129	}
3130
3131	/* Load the state shared between host and guest (FPU, debug). */
3132	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
3133	if (HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_HOST_GUEST_SHARED_STATE))
3134	hmR0SvmLoadSharedState(pVCpu, pVmcb, pCtx);
3135	HMCPU_CF_CLEAR(pVCpu, HM_CHANGED_HOST_CONTEXT); /* Preemption might set this, nothing to do on AMD-V. */
3136	AssertMsg(!HMCPU_CF_VALUE(pVCpu), ("fContextUseFlags=%#RX32\n", HMCPU_CF_VALUE(pVCpu)));
3137
3138	/* Setup TSC offsetting. */
3139	RTCPUID idCurrentCpu = HMR0GetCurrentCpu()->idCpu;
3140	if ( pSvmTransient->fUpdateTscOffsetting
3141	\|\| idCurrentCpu != pVCpu->hm.s.idLastCpu)
3142	{
3143	hmR0SvmUpdateTscOffsetting(pVM, pVCpu);
3144	pSvmTransient->fUpdateTscOffsetting = false;
3145	}
3146
3147	/* If we've migrating CPUs, mark the VMCB Clean bits as dirty. */
3148	if (idCurrentCpu != pVCpu->hm.s.idLastCpu)
3149	pVmcb->ctrl.u64VmcbCleanBits = 0;
3150
3151	/* Store status of the shared guest-host state at the time of VMRUN. */
3152	#if HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS)
3153	if (CPUMIsGuestInLongModeEx(pCtx))
3154	{
3155	pSvmTransient->fWasGuestDebugStateActive = CPUMIsGuestDebugStateActivePending(pVCpu);
3156	pSvmTransient->fWasHyperDebugStateActive = CPUMIsHyperDebugStateActivePending(pVCpu);
3157	}
3158	else
3159	#endif
3160	{
3161	pSvmTransient->fWasGuestDebugStateActive = CPUMIsGuestDebugStateActive(pVCpu);
3162	pSvmTransient->fWasHyperDebugStateActive = CPUMIsHyperDebugStateActive(pVCpu);
3163	}
3164	pSvmTransient->fWasGuestFPUStateActive = CPUMIsGuestFPUStateActive(pVCpu);
3165
3166	/* Flush the appropriate tagged-TLB entries. */
3167	ASMAtomicWriteBool(&pVCpu->hm.s.fCheckedTLBFlush, true); /* Used for TLB flushing, set this across the world switch. */
3168	hmR0SvmFlushTaggedTlb(pVCpu);
3169	Assert(HMR0GetCurrentCpu()->idCpu == pVCpu->hm.s.idLastCpu);
3170
3171	STAM_PROFILE_ADV_STOP_START(&pVCpu->hm.s.StatEntry, &pVCpu->hm.s.StatInGC, x);
3172
3173	TMNotifyStartOfExecution(pVCpu); /* Finally, notify TM to resume its clocks as we're about
3174	to start executing. */
3175
3176	/*
3177	* Save the current Host TSC_AUX and write the guest TSC_AUX to the host, so that
3178	* RDTSCPs (that don't cause exits) reads the guest MSR. See @bugref{3324}.
3179	*
3180	* This should be done -after- any RDTSCPs for obtaining the host timestamp (TM, STAM etc).
3181	*/
3182	if ( (pVM->hm.s.cpuid.u32AMDFeatureEDX & X86_CPUID_EXT_FEATURE_EDX_RDTSCP)
3183	&& !(pVmcb->ctrl.u32InterceptCtrl2 & SVM_CTRL2_INTERCEPT_RDTSCP))
3184	{
3185	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_TSC_AUX, SVMMSREXIT_PASSTHRU_READ, SVMMSREXIT_PASSTHRU_WRITE);
3186	pVCpu->hm.s.u64HostTscAux = ASMRdMsr(MSR_K8_TSC_AUX);
3187	uint64_t u64GuestTscAux = CPUMR0GetGuestTscAux(pVCpu);
3188	if (u64GuestTscAux != pVCpu->hm.s.u64HostTscAux)
3189	ASMWrMsr(MSR_K8_TSC_AUX, u64GuestTscAux);
3190	pSvmTransient->fRestoreTscAuxMsr = true;
3191	}
3192	else
3193	{
3194	hmR0SvmSetMsrPermission(pVCpu, MSR_K8_TSC_AUX, SVMMSREXIT_INTERCEPT_READ, SVMMSREXIT_INTERCEPT_WRITE);
3195	pSvmTransient->fRestoreTscAuxMsr = false;
3196	}
3197
3198	/* If VMCB Clean bits isn't supported by the CPU, simply mark all state-bits as dirty, indicating (re)load-from-VMCB. */
3199	if (!(pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_VMCB_CLEAN))
3200	pVmcb->ctrl.u64VmcbCleanBits = 0;
3201	}
3202
3203
3204	/**
3205	* Wrapper for running the guest code in AMD-V.
3206	*
3207	* @returns VBox strict status code.
3208	* @param pVM The cross context VM structure.
3209	* @param pVCpu The cross context virtual CPU structure.
3210	* @param pCtx Pointer to the guest-CPU context.
3211	*
3212	* @remarks No-long-jump zone!!!
3213	*/
3214	DECLINLINE(int) hmR0SvmRunGuest(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3215	{
3216	/*
3217	* 64-bit Windows uses XMM registers in the kernel as the Microsoft compiler expresses floating-point operations
3218	* using SSE instructions. Some XMM registers (XMM6-XMM15) are callee-saved and thus the need for this XMM wrapper.
3219	* Refer MSDN docs. "Configuring Programs for 64-bit / x64 Software Conventions / Register Usage" for details.
3220	*/
3221	#ifdef VBOX_WITH_KERNEL_USING_XMM
3222	return HMR0SVMRunWrapXMM(pVCpu->hm.s.svm.HCPhysVmcbHost, pVCpu->hm.s.svm.HCPhysVmcb, pCtx, pVM, pVCpu,
3223	pVCpu->hm.s.svm.pfnVMRun);
3224	#else
3225	return pVCpu->hm.s.svm.pfnVMRun(pVCpu->hm.s.svm.HCPhysVmcbHost, pVCpu->hm.s.svm.HCPhysVmcb, pCtx, pVM, pVCpu);
3226	#endif
3227	}
3228
3229
3230	/**
3231	* Performs some essential restoration of state after running guest code in
3232	* AMD-V.
3233	*
3234	* @param pVM The cross context VM structure.
3235	* @param pVCpu The cross context virtual CPU structure.
3236	* @param pMixedCtx Pointer to the guest-CPU context. The data maybe
3237	* out-of-sync. Make sure to update the required fields
3238	* before using them.
3239	* @param pSvmTransient Pointer to the SVM transient structure.
3240	* @param rcVMRun Return code of VMRUN.
3241	*
3242	* @remarks Called with interrupts disabled.
3243	* @remarks No-long-jump zone!!! This function will however re-enable longjmps
3244	* unconditionally when it is safe to do so.
3245	*/
3246	static void hmR0SvmPostRunGuest(PVM pVM, PVMCPU pVCpu, PCPUMCTX pMixedCtx, PSVMTRANSIENT pSvmTransient, int rcVMRun)
3247	{
3248	Assert(!VMMRZCallRing3IsEnabled(pVCpu));
3249
3250	ASMAtomicWriteBool(&pVCpu->hm.s.fCheckedTLBFlush, false); /* See HMInvalidatePageOnAllVCpus(): used for TLB flushing. */
3251	ASMAtomicIncU32(&pVCpu->hm.s.cWorldSwitchExits); /* Initialized in vmR3CreateUVM(): used for EMT poking. */
3252
3253	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
3254	pVmcb->ctrl.u64VmcbCleanBits = HMSVM_VMCB_CLEAN_ALL; /* Mark the VMCB-state cache as unmodified by VMM. */
3255
3256	if (pSvmTransient->fRestoreTscAuxMsr)
3257	{
3258	uint64_t u64GuestTscAuxMsr = ASMRdMsr(MSR_K8_TSC_AUX);
3259	CPUMR0SetGuestTscAux(pVCpu, u64GuestTscAuxMsr);
3260	if (u64GuestTscAuxMsr != pVCpu->hm.s.u64HostTscAux)
3261	ASMWrMsr(MSR_K8_TSC_AUX, pVCpu->hm.s.u64HostTscAux);
3262	}
3263
3264	if (!(pVmcb->ctrl.u32InterceptCtrl1 & SVM_CTRL1_INTERCEPT_RDTSC))
3265	TMCpuTickSetLastSeen(pVCpu, ASMReadTSC() + pVmcb->ctrl.u64TSCOffset);
3266
3267	STAM_PROFILE_ADV_STOP_START(&pVCpu->hm.s.StatInGC, &pVCpu->hm.s.StatExit1, x);
3268	TMNotifyEndOfExecution(pVCpu); /* Notify TM that the guest is no longer running. */
3269	VMCPU_SET_STATE(pVCpu, VMCPUSTATE_STARTED_HM);
3270
3271	Assert(!(ASMGetFlags() & X86_EFL_IF));
3272	ASMSetFlags(pSvmTransient->fEFlags); /* Enable interrupts. */
3273	VMMRZCallRing3Enable(pVCpu); /* It is now safe to do longjmps to ring-3!!! */
3274
3275	/* If VMRUN failed, we can bail out early. This does -not- cover SVM_EXIT_INVALID. */
3276	if (RT_UNLIKELY(rcVMRun != VINF_SUCCESS))
3277	{
3278	Log4(("VMRUN failure: rcVMRun=%Rrc\n", rcVMRun));
3279	return;
3280	}
3281
3282	pSvmTransient->u64ExitCode = pVmcb->ctrl.u64ExitCode; /* Save the #VMEXIT reason. */
3283	HMCPU_EXIT_HISTORY_ADD(pVCpu, pVmcb->ctrl.u64ExitCode); /* Update the #VMEXIT history array. */
3284	pSvmTransient->fVectoringDoublePF = false; /* Vectoring double page-fault needs to be determined later. */
3285	pSvmTransient->fVectoringPF = false; /* Vectoring page-fault needs to be determined later. */
3286
3287	hmR0SvmSaveGuestState(pVCpu, pMixedCtx); /* Save the guest state from the VMCB to the guest-CPU context. */
3288
3289	if (RT_LIKELY(pSvmTransient->u64ExitCode != (uint64_t)SVM_EXIT_INVALID))
3290	{
3291	if (pVCpu->hm.s.svm.fSyncVTpr)
3292	{
3293	/* TPR patching (for 32-bit guests) uses LSTAR MSR for holding the TPR value, otherwise uses the VTPR. */
3294	if ( pVM->hm.s.fTPRPatchingActive
3295	&& (pMixedCtx->msrLSTAR & 0xff) != pSvmTransient->u8GuestTpr)
3296	{
3297	int rc = PDMApicSetTPR(pVCpu, pMixedCtx->msrLSTAR & 0xff);
3298	AssertRC(rc);
3299	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
3300	}
3301	else if (pSvmTransient->u8GuestTpr != pVmcb->ctrl.IntCtrl.n.u8VTPR)
3302	{
3303	int rc = PDMApicSetTPR(pVCpu, pVmcb->ctrl.IntCtrl.n.u8VTPR << 4);
3304	AssertRC(rc);
3305	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
3306	}
3307	}
3308	}
3309	}
3310
3311
3312	/**
3313	* Runs the guest code using AMD-V.
3314	*
3315	* @returns VBox status code.
3316	* @param pVM The cross context VM structure.
3317	* @param pVCpu The cross context virtual CPU structure.
3318	* @param pCtx Pointer to the guest-CPU context.
3319	*/
3320	static int hmR0SvmRunGuestCodeNormal(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3321	{
3322	SVMTRANSIENT SvmTransient;
3323	SvmTransient.fUpdateTscOffsetting = true;
3324	uint32_t cLoops = 0;
3325	int rc = VERR_INTERNAL_ERROR_5;
3326
3327	for (;; cLoops++)
3328	{
3329	Assert(!HMR0SuspendPending());
3330	HMSVM_ASSERT_CPU_SAFE();
3331
3332	/* Preparatory work for running guest code, this may force us to return
3333	to ring-3. This bugger disables interrupts on VINF_SUCCESS! */
3334	STAM_PROFILE_ADV_START(&pVCpu->hm.s.StatEntry, x);
3335	rc = hmR0SvmPreRunGuest(pVM, pVCpu, pCtx, &SvmTransient);
3336	if (rc != VINF_SUCCESS)
3337	break;
3338
3339	/*
3340	* No longjmps to ring-3 from this point on!!!
3341	* Asserts() will still longjmp to ring-3 (but won't return), which is intentional, better than a kernel panic.
3342	* This also disables flushing of the R0-logger instance (if any).
3343	*/
3344	hmR0SvmPreRunGuestCommitted(pVM, pVCpu, pCtx, &SvmTransient);
3345	rc = hmR0SvmRunGuest(pVM, pVCpu, pCtx);
3346
3347	/* Restore any residual host-state and save any bits shared between host
3348	and guest into the guest-CPU state. Re-enables interrupts! */
3349	hmR0SvmPostRunGuest(pVM, pVCpu, pCtx, &SvmTransient, rc);
3350
3351	if (RT_UNLIKELY( rc != VINF_SUCCESS /* Check for VMRUN errors. */
3352	\|\| SvmTransient.u64ExitCode == (uint64_t)SVM_EXIT_INVALID)) /* Check for invalid guest-state errors. */
3353	{
3354	if (rc == VINF_SUCCESS)
3355	rc = VERR_SVM_INVALID_GUEST_STATE;
3356	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatExit1, x);
3357	hmR0SvmReportWorldSwitchError(pVM, pVCpu, rc, pCtx);
3358	break;
3359	}
3360
3361	/* Handle the #VMEXIT. */
3362	HMSVM_EXITCODE_STAM_COUNTER_INC(SvmTransient.u64ExitCode);
3363	STAM_PROFILE_ADV_STOP_START(&pVCpu->hm.s.StatExit1, &pVCpu->hm.s.StatExit2, x);
3364	VBOXVMM_R0_HMSVM_VMEXIT(pVCpu, pCtx, SvmTransient.u64ExitCode, (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb);
3365	rc = hmR0SvmHandleExit(pVCpu, pCtx, &SvmTransient);
3366	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatExit2, x);
3367	if (rc != VINF_SUCCESS)
3368	break;
3369	if (cLoops > pVM->hm.s.cMaxResumeLoops)
3370	{
3371	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchMaxResumeLoops);
3372	rc = VINF_EM_RAW_INTERRUPT;
3373	break;
3374	}
3375	}
3376
3377	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatEntry, x);
3378	return rc;
3379	}
3380
3381
3382	/**
3383	* Runs the guest code using AMD-V in single step mode.
3384	*
3385	* @returns VBox status code.
3386	* @param pVM The cross context VM structure.
3387	* @param pVCpu The cross context virtual CPU structure.
3388	* @param pCtx Pointer to the guest-CPU context.
3389	*/
3390	static int hmR0SvmRunGuestCodeStep(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3391	{
3392	SVMTRANSIENT SvmTransient;
3393	SvmTransient.fUpdateTscOffsetting = true;
3394	uint32_t cLoops = 0;
3395	int rc = VERR_INTERNAL_ERROR_5;
3396	uint16_t uCsStart = pCtx->cs.Sel;
3397	uint64_t uRipStart = pCtx->rip;
3398
3399	for (;; cLoops++)
3400	{
3401	Assert(!HMR0SuspendPending());
3402	AssertMsg(pVCpu->hm.s.idEnteredCpu == RTMpCpuId(),
3403	("Illegal migration! Entered on CPU %u Current %u cLoops=%u\n", (unsigned)pVCpu->hm.s.idEnteredCpu,
3404	(unsigned)RTMpCpuId(), cLoops));
3405
3406	/* Preparatory work for running guest code, this may force us to return
3407	to ring-3. This bugger disables interrupts on VINF_SUCCESS! */
3408	STAM_PROFILE_ADV_START(&pVCpu->hm.s.StatEntry, x);
3409	rc = hmR0SvmPreRunGuest(pVM, pVCpu, pCtx, &SvmTransient);
3410	if (rc != VINF_SUCCESS)
3411	break;
3412
3413	/*
3414	* No longjmps to ring-3 from this point on!!!
3415	* Asserts() will still longjmp to ring-3 (but won't return), which is intentional, better than a kernel panic.
3416	* This also disables flushing of the R0-logger instance (if any).
3417	*/
3418	VMMRZCallRing3Disable(pVCpu);
3419	VMMRZCallRing3RemoveNotification(pVCpu);
3420	hmR0SvmPreRunGuestCommitted(pVM, pVCpu, pCtx, &SvmTransient);
3421
3422	rc = hmR0SvmRunGuest(pVM, pVCpu, pCtx);
3423
3424	/*
3425	* Restore any residual host-state and save any bits shared between host and guest into the guest-CPU state.
3426	* This will also re-enable longjmps to ring-3 when it has reached a safe point!!!
3427	*/
3428	hmR0SvmPostRunGuest(pVM, pVCpu, pCtx, &SvmTransient, rc);
3429	if (RT_UNLIKELY( rc != VINF_SUCCESS /* Check for VMRUN errors. */
3430	\|\| SvmTransient.u64ExitCode == (uint64_t)SVM_EXIT_INVALID)) /* Check for invalid guest-state errors. */
3431	{
3432	if (rc == VINF_SUCCESS)
3433	rc = VERR_SVM_INVALID_GUEST_STATE;
3434	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatExit1, x);
3435	hmR0SvmReportWorldSwitchError(pVM, pVCpu, rc, pCtx);
3436	return rc;
3437	}
3438
3439	/* Handle the #VMEXIT. */
3440	HMSVM_EXITCODE_STAM_COUNTER_INC(SvmTransient.u64ExitCode);
3441	STAM_PROFILE_ADV_STOP_START(&pVCpu->hm.s.StatExit1, &pVCpu->hm.s.StatExit2, x);
3442	VBOXVMM_R0_HMSVM_VMEXIT(pVCpu, pCtx, SvmTransient.u64ExitCode, (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb);
3443	rc = hmR0SvmHandleExit(pVCpu, pCtx, &SvmTransient);
3444	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatExit2, x);
3445	if (rc != VINF_SUCCESS)
3446	break;
3447	if (cLoops > pVM->hm.s.cMaxResumeLoops)
3448	{
3449	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchMaxResumeLoops);
3450	rc = VINF_EM_RAW_INTERRUPT;
3451	break;
3452	}
3453
3454	/*
3455	* Did the RIP change, if so, consider it a single step.
3456	* Otherwise, make sure one of the TFs gets set.
3457	*/
3458	if ( pCtx->rip != uRipStart
3459	\|\| pCtx->cs.Sel != uCsStart)
3460	{
3461	rc = VINF_EM_DBG_STEPPED;
3462	break;
3463	}
3464	pVCpu->hm.s.fContextUseFlags \|= HM_CHANGED_GUEST_DEBUG;
3465	}
3466
3467	/*
3468	* Clear the X86_EFL_TF if necessary.
3469	*/
3470	if (pVCpu->hm.s.fClearTrapFlag)
3471	{
3472	pVCpu->hm.s.fClearTrapFlag = false;
3473	pCtx->eflags.Bits.u1TF = 0;
3474	}
3475
3476	STAM_PROFILE_ADV_STOP(&pVCpu->hm.s.StatEntry, x);
3477	return rc;
3478	}
3479
3480
3481	/**
3482	* Runs the guest code using AMD-V.
3483	*
3484	* @returns Strict VBox status code.
3485	* @param pVM The cross context VM structure.
3486	* @param pVCpu The cross context virtual CPU structure.
3487	* @param pCtx Pointer to the guest-CPU context.
3488	*/
3489	VMMR0DECL(VBOXSTRICTRC) SVMR0RunGuestCode(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3490	{
3491	Assert(VMMRZCallRing3IsEnabled(pVCpu));
3492	HMSVM_ASSERT_PREEMPT_SAFE();
3493	VMMRZCallRing3SetNotification(pVCpu, hmR0SvmCallRing3Callback, pCtx);
3494
3495	int rc;
3496	if (!pVCpu->hm.s.fSingleInstruction)
3497	rc = hmR0SvmRunGuestCodeNormal(pVM, pVCpu, pCtx);
3498	else
3499	rc = hmR0SvmRunGuestCodeStep(pVM, pVCpu, pCtx);
3500
3501	if (rc == VERR_EM_INTERPRETER)
3502	rc = VINF_EM_RAW_EMULATE_INSTR;
3503	else if (rc == VINF_EM_RESET)
3504	rc = VINF_EM_TRIPLE_FAULT;
3505
3506	/* Prepare to return to ring-3. This will remove longjmp notifications. */
3507	hmR0SvmExitToRing3(pVM, pVCpu, pCtx, rc);
3508	Assert(!VMMRZCallRing3IsNotificationSet(pVCpu));
3509	return rc;
3510	}
3511
3512
3513	/**
3514	* Handles a \#VMEXIT (for all EXITCODE values except SVM_EXIT_INVALID).
3515	*
3516	* @returns VBox status code (informational status codes included).
3517	* @param pVCpu The cross context virtual CPU structure.
3518	* @param pCtx Pointer to the guest-CPU context.
3519	* @param pSvmTransient Pointer to the SVM transient structure.
3520	*/
3521	DECLINLINE(int) hmR0SvmHandleExit(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
3522	{
3523	Assert(pSvmTransient->u64ExitCode != (uint64_t)SVM_EXIT_INVALID);
3524	Assert(pSvmTransient->u64ExitCode <= SVM_EXIT_MAX);
3525
3526	/*
3527	* The ordering of the case labels is based on most-frequently-occurring #VMEXITs for most guests under
3528	* normal workloads (for some definition of "normal").
3529	*/
3530	uint32_t u32ExitCode = pSvmTransient->u64ExitCode;
3531	switch (pSvmTransient->u64ExitCode)
3532	{
3533	case SVM_EXIT_NPF:
3534	return hmR0SvmExitNestedPF(pVCpu, pCtx, pSvmTransient);
3535
3536	case SVM_EXIT_IOIO:
3537	return hmR0SvmExitIOInstr(pVCpu, pCtx, pSvmTransient);
3538
3539	case SVM_EXIT_RDTSC:
3540	return hmR0SvmExitRdtsc(pVCpu, pCtx, pSvmTransient);
3541
3542	case SVM_EXIT_RDTSCP:
3543	return hmR0SvmExitRdtscp(pVCpu, pCtx, pSvmTransient);
3544
3545	case SVM_EXIT_CPUID:
3546	return hmR0SvmExitCpuid(pVCpu, pCtx, pSvmTransient);
3547
3548	case SVM_EXIT_EXCEPTION_E: /* X86_XCPT_PF */
3549	return hmR0SvmExitXcptPF(pVCpu, pCtx, pSvmTransient);
3550
3551	case SVM_EXIT_EXCEPTION_7: /* X86_XCPT_NM */
3552	return hmR0SvmExitXcptNM(pVCpu, pCtx, pSvmTransient);
3553
3554	case SVM_EXIT_EXCEPTION_6: /* X86_XCPT_UD */
3555	return hmR0SvmExitXcptUD(pVCpu, pCtx, pSvmTransient);
3556
3557	case SVM_EXIT_EXCEPTION_10: /* X86_XCPT_MF */
3558	return hmR0SvmExitXcptMF(pVCpu, pCtx, pSvmTransient);
3559
3560	case SVM_EXIT_EXCEPTION_1: /* X86_XCPT_DB */
3561	return hmR0SvmExitXcptDB(pVCpu, pCtx, pSvmTransient);
3562
3563	case SVM_EXIT_EXCEPTION_11: /* X86_XCPT_AC */
3564	return hmR0SvmExitXcptAC(pVCpu, pCtx, pSvmTransient);
3565
3566	case SVM_EXIT_MONITOR:
3567	return hmR0SvmExitMonitor(pVCpu, pCtx, pSvmTransient);
3568
3569	case SVM_EXIT_MWAIT:
3570	return hmR0SvmExitMwait(pVCpu, pCtx, pSvmTransient);
3571
3572	case SVM_EXIT_HLT:
3573	return hmR0SvmExitHlt(pVCpu, pCtx, pSvmTransient);
3574
3575	case SVM_EXIT_READ_CR0:
3576	case SVM_EXIT_READ_CR3:
3577	case SVM_EXIT_READ_CR4:
3578	return hmR0SvmExitReadCRx(pVCpu, pCtx, pSvmTransient);
3579
3580	case SVM_EXIT_WRITE_CR0:
3581	case SVM_EXIT_WRITE_CR3:
3582	case SVM_EXIT_WRITE_CR4:
3583	case SVM_EXIT_WRITE_CR8:
3584	return hmR0SvmExitWriteCRx(pVCpu, pCtx, pSvmTransient);
3585
3586	case SVM_EXIT_PAUSE:
3587	return hmR0SvmExitPause(pVCpu, pCtx, pSvmTransient);
3588
3589	case SVM_EXIT_VMMCALL:
3590	return hmR0SvmExitVmmCall(pVCpu, pCtx, pSvmTransient);
3591
3592	case SVM_EXIT_VINTR:
3593	return hmR0SvmExitVIntr(pVCpu, pCtx, pSvmTransient);
3594
3595	case SVM_EXIT_INTR:
3596	case SVM_EXIT_FERR_FREEZE:
3597	case SVM_EXIT_NMI:
3598	return hmR0SvmExitIntr(pVCpu, pCtx, pSvmTransient);
3599
3600	case SVM_EXIT_MSR:
3601	return hmR0SvmExitMsr(pVCpu, pCtx, pSvmTransient);
3602
3603	case SVM_EXIT_INVLPG:
3604	return hmR0SvmExitInvlpg(pVCpu, pCtx, pSvmTransient);
3605
3606	case SVM_EXIT_WBINVD:
3607	return hmR0SvmExitWbinvd(pVCpu, pCtx, pSvmTransient);
3608
3609	case SVM_EXIT_INVD:
3610	return hmR0SvmExitInvd(pVCpu, pCtx, pSvmTransient);
3611
3612	case SVM_EXIT_RDPMC:
3613	return hmR0SvmExitRdpmc(pVCpu, pCtx, pSvmTransient);
3614
3615	default:
3616	{
3617	switch (pSvmTransient->u64ExitCode)
3618	{
3619	case SVM_EXIT_READ_DR0: case SVM_EXIT_READ_DR1: case SVM_EXIT_READ_DR2: case SVM_EXIT_READ_DR3:
3620	case SVM_EXIT_READ_DR6: case SVM_EXIT_READ_DR7: case SVM_EXIT_READ_DR8: case SVM_EXIT_READ_DR9:
3621	case SVM_EXIT_READ_DR10: case SVM_EXIT_READ_DR11: case SVM_EXIT_READ_DR12: case SVM_EXIT_READ_DR13:
3622	case SVM_EXIT_READ_DR14: case SVM_EXIT_READ_DR15:
3623	return hmR0SvmExitReadDRx(pVCpu, pCtx, pSvmTransient);
3624
3625	case SVM_EXIT_WRITE_DR0: case SVM_EXIT_WRITE_DR1: case SVM_EXIT_WRITE_DR2: case SVM_EXIT_WRITE_DR3:
3626	case SVM_EXIT_WRITE_DR6: case SVM_EXIT_WRITE_DR7: case SVM_EXIT_WRITE_DR8: case SVM_EXIT_WRITE_DR9:
3627	case SVM_EXIT_WRITE_DR10: case SVM_EXIT_WRITE_DR11: case SVM_EXIT_WRITE_DR12: case SVM_EXIT_WRITE_DR13:
3628	case SVM_EXIT_WRITE_DR14: case SVM_EXIT_WRITE_DR15:
3629	return hmR0SvmExitWriteDRx(pVCpu, pCtx, pSvmTransient);
3630
3631	case SVM_EXIT_XSETBV:
3632	return hmR0SvmExitXsetbv(pVCpu, pCtx, pSvmTransient);
3633
3634	case SVM_EXIT_TASK_SWITCH:
3635	return hmR0SvmExitTaskSwitch(pVCpu, pCtx, pSvmTransient);
3636
3637	case SVM_EXIT_IRET:
3638	return hmR0SvmExitIret(pVCpu, pCtx, pSvmTransient);
3639
3640	case SVM_EXIT_SHUTDOWN:
3641	return hmR0SvmExitShutdown(pVCpu, pCtx, pSvmTransient);
3642
3643	case SVM_EXIT_SMI:
3644	case SVM_EXIT_INIT:
3645	{
3646	/*
3647	* We don't intercept NMIs. As for INIT signals, it really shouldn't ever happen here. If it ever does,
3648	* we want to know about it so log the exit code and bail.
3649	*/
3650	AssertMsgFailed(("hmR0SvmHandleExit: Unexpected exit %#RX32\n", (uint32_t)pSvmTransient->u64ExitCode));
3651	pVCpu->hm.s.u32HMError = (uint32_t)pSvmTransient->u64ExitCode;
3652	return VERR_SVM_UNEXPECTED_EXIT;
3653	}
3654
3655	case SVM_EXIT_INVLPGA:
3656	case SVM_EXIT_RSM:
3657	case SVM_EXIT_VMRUN:
3658	case SVM_EXIT_VMLOAD:
3659	case SVM_EXIT_VMSAVE:
3660	case SVM_EXIT_STGI:
3661	case SVM_EXIT_CLGI:
3662	case SVM_EXIT_SKINIT:
3663	return hmR0SvmExitSetPendingXcptUD(pVCpu, pCtx, pSvmTransient);
3664
3665	#ifdef HMSVM_ALWAYS_TRAP_ALL_XCPTS
3666	case SVM_EXIT_EXCEPTION_0: /* X86_XCPT_DE */
3667	/* SVM_EXIT_EXCEPTION_1: / / X86_XCPT_DB - Handled above. */
3668	case SVM_EXIT_EXCEPTION_2: /* X86_XCPT_NMI */
3669	case SVM_EXIT_EXCEPTION_3: /* X86_XCPT_BP */
3670	case SVM_EXIT_EXCEPTION_4: /* X86_XCPT_OF */
3671	case SVM_EXIT_EXCEPTION_5: /* X86_XCPT_BR */
3672	/* case SVM_EXIT_EXCEPTION_6: / / X86_XCPT_UD - Handled above. */
3673	/* SVM_EXIT_EXCEPTION_7: / / X86_XCPT_NM - Handled above. */
3674	case SVM_EXIT_EXCEPTION_8: /* X86_XCPT_DF */
3675	case SVM_EXIT_EXCEPTION_9: /* X86_XCPT_CO_SEG_OVERRUN */
3676	case SVM_EXIT_EXCEPTION_A: /* X86_XCPT_TS */
3677	case SVM_EXIT_EXCEPTION_B: /* X86_XCPT_NP */
3678	case SVM_EXIT_EXCEPTION_C: /* X86_XCPT_SS */
3679	case SVM_EXIT_EXCEPTION_D: /* X86_XCPT_GP */
3680	/* SVM_EXIT_EXCEPTION_E: / / X86_XCPT_PF - Handled above. */
3681	/* SVM_EXIT_EXCEPTION_10: / / X86_XCPT_MF - Handled above. */
3682	/* SVM_EXIT_EXCEPTION_11: / / X86_XCPT_AC - Handled above. */
3683	case SVM_EXIT_EXCEPTION_12: /* X86_XCPT_MC */
3684	case SVM_EXIT_EXCEPTION_13: /* X86_XCPT_XF */
3685	case SVM_EXIT_EXCEPTION_F: /* Reserved */
3686	case SVM_EXIT_EXCEPTION_14: case SVM_EXIT_EXCEPTION_15: case SVM_EXIT_EXCEPTION_16:
3687	case SVM_EXIT_EXCEPTION_17: case SVM_EXIT_EXCEPTION_18: case SVM_EXIT_EXCEPTION_19:
3688	case SVM_EXIT_EXCEPTION_1A: case SVM_EXIT_EXCEPTION_1B: case SVM_EXIT_EXCEPTION_1C:
3689	case SVM_EXIT_EXCEPTION_1D: case SVM_EXIT_EXCEPTION_1E: case SVM_EXIT_EXCEPTION_1F:
3690	{
3691	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
3692	SVMEVENT Event;
3693	Event.u = 0;
3694	Event.n.u1Valid = 1;
3695	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3696	Event.n.u8Vector = pSvmTransient->u64ExitCode - SVM_EXIT_EXCEPTION_0;
3697
3698	switch (Event.n.u8Vector)
3699	{
3700	case X86_XCPT_DE:
3701	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestDE);
3702	break;
3703
3704	case X86_XCPT_BP:
3705	/** Saves the wrong EIP on the stack (pointing to the int3) instead of the
3706	* next instruction. */
3707	/** @todo Investigate this later. */
3708	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestBP);
3709	break;
3710
3711	case X86_XCPT_NP:
3712	Event.n.u1ErrorCodeValid = 1;
3713	Event.n.u32ErrorCode = pVmcb->ctrl.u64ExitInfo1;
3714	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestNP);
3715	break;
3716
3717	case X86_XCPT_SS:
3718	Event.n.u1ErrorCodeValid = 1;
3719	Event.n.u32ErrorCode = pVmcb->ctrl.u64ExitInfo1;
3720	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestSS);
3721	break;
3722
3723	case X86_XCPT_GP:
3724	Event.n.u1ErrorCodeValid = 1;
3725	Event.n.u32ErrorCode = pVmcb->ctrl.u64ExitInfo1;
3726	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestGP);
3727	break;
3728
3729	default:
3730	AssertMsgFailed(("hmR0SvmHandleExit: Unexpected exit caused by exception %#x\n", Event.n.u8Vector));
3731	pVCpu->hm.s.u32HMError = Event.n.u8Vector;
3732	return VERR_SVM_UNEXPECTED_XCPT_EXIT;
3733	}
3734
3735	Log4(("#Xcpt: Vector=%#x at CS:RIP=%04x:%RGv\n", Event.n.u8Vector, pCtx->cs.Sel, (RTGCPTR)pCtx->rip));
3736	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3737	return VINF_SUCCESS;
3738	}
3739	#endif /* HMSVM_ALWAYS_TRAP_ALL_XCPTS */
3740
3741	default:
3742	{
3743	AssertMsgFailed(("hmR0SvmHandleExit: Unknown exit code %#x\n", u32ExitCode));
3744	pVCpu->hm.s.u32HMError = u32ExitCode;
3745	return VERR_SVM_UNKNOWN_EXIT;
3746	}
3747	}
3748	}
3749	}
3750	return VERR_INTERNAL_ERROR_5; /* Should never happen. */
3751	}
3752
3753
3754	#ifdef DEBUG
3755	/* Is there some generic IPRT define for this that are not in Runtime/internal/\* ?? */
3756	# define HMSVM_ASSERT_PREEMPT_CPUID_VAR() \
3757	RTCPUID const idAssertCpu = RTThreadPreemptIsEnabled(NIL_RTTHREAD) ? NIL_RTCPUID : RTMpCpuId()
3758
3759	# define HMSVM_ASSERT_PREEMPT_CPUID() \
3760	do \
3761	{ \
3762	RTCPUID const idAssertCpuNow = RTThreadPreemptIsEnabled(NIL_RTTHREAD) ? NIL_RTCPUID : RTMpCpuId(); \
3763	AssertMsg(idAssertCpu == idAssertCpuNow, ("SVM %#x, %#x\n", idAssertCpu, idAssertCpuNow)); \
3764	} while (0)
3765
3766	# define HMSVM_VALIDATE_EXIT_HANDLER_PARAMS() \
3767	do { \
3768	AssertPtr(pVCpu); \
3769	AssertPtr(pCtx); \
3770	AssertPtr(pSvmTransient); \
3771	Assert(ASMIntAreEnabled()); \
3772	HMSVM_ASSERT_PREEMPT_SAFE(); \
3773	HMSVM_ASSERT_PREEMPT_CPUID_VAR(); \
3774	Log4Func(("vcpu[%u] -v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-v-\n", (uint32_t)pVCpu->idCpu)); \
3775	HMSVM_ASSERT_PREEMPT_SAFE(); \
3776	if (VMMR0IsLogFlushDisabled(pVCpu)) \
3777	HMSVM_ASSERT_PREEMPT_CPUID(); \
3778	} while (0)
3779	#else /* Release builds */
3780	# define HMSVM_VALIDATE_EXIT_HANDLER_PARAMS() do { NOREF(pVCpu); NOREF(pCtx); NOREF(pSvmTransient); } while (0)
3781	#endif
3782
3783
3784	/**
3785	* Worker for hmR0SvmInterpretInvlpg().
3786	*
3787	* @return VBox status code.
3788	* @param pVCpu The cross context virtual CPU structure.
3789	* @param pCpu Pointer to the disassembler state.
3790	* @param pCtx The guest CPU context.
3791	*/
3792	static int hmR0SvmInterpretInvlPgEx(PVMCPU pVCpu, PDISCPUSTATE pCpu, PCPUMCTX pCtx)
3793	{
3794	DISQPVPARAMVAL Param1;
3795	RTGCPTR GCPtrPage;
3796
3797	int rc = DISQueryParamVal(CPUMCTX2CORE(pCtx), pCpu, &pCpu->Param1, &Param1, DISQPVWHICH_SRC);
3798	if (RT_FAILURE(rc))
3799	return VERR_EM_INTERPRETER;
3800
3801	if ( Param1.type == DISQPV_TYPE_IMMEDIATE
3802	\|\| Param1.type == DISQPV_TYPE_ADDRESS)
3803	{
3804	if (!(Param1.flags & (DISQPV_FLAG_32 \| DISQPV_FLAG_64)))
3805	return VERR_EM_INTERPRETER;
3806
3807	GCPtrPage = Param1.val.val64;
3808	VBOXSTRICTRC rc2 = EMInterpretInvlpg(pVCpu->CTX_SUFF(pVM), pVCpu, CPUMCTX2CORE(pCtx), GCPtrPage);
3809	rc = VBOXSTRICTRC_VAL(rc2);
3810	}
3811	else
3812	{
3813	Log4(("hmR0SvmInterpretInvlPgEx invalid parameter type %#x\n", Param1.type));
3814	rc = VERR_EM_INTERPRETER;
3815	}
3816
3817	return rc;
3818	}
3819
3820
3821	/**
3822	* Interprets INVLPG.
3823	*
3824	* @returns VBox status code.
3825	* @retval VINF_* Scheduling instructions.
3826	* @retval VERR_EM_INTERPRETER Something we can't cope with.
3827	* @retval VERR_* Fatal errors.
3828	*
3829	* @param pVM The cross context VM structure.
3830	* @param pVCpu The cross context virtual CPU structure.
3831	* @param pCtx The guest CPU context.
3832	*
3833	* @remarks Updates the RIP if the instruction was executed successfully.
3834	*/
3835	static int hmR0SvmInterpretInvlpg(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3836	{
3837	/* Only allow 32 & 64 bit code. */
3838	if (CPUMGetGuestCodeBits(pVCpu) != 16)
3839	{
3840	PDISSTATE pDis = &pVCpu->hm.s.DisState;
3841	int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, NULL /* pcbInstr */);
3842	if ( RT_SUCCESS(rc)
3843	&& pDis->pCurInstr->uOpcode == OP_INVLPG)
3844	{
3845	rc = hmR0SvmInterpretInvlPgEx(pVCpu, pDis, pCtx);
3846	if (RT_SUCCESS(rc))
3847	pCtx->rip += pDis->cbInstr;
3848	return rc;
3849	}
3850	else
3851	Log4(("hmR0SvmInterpretInvlpg: EMInterpretDisasCurrent returned %Rrc uOpCode=%#x\n", rc, pDis->pCurInstr->uOpcode));
3852	}
3853	return VERR_EM_INTERPRETER;
3854	}
3855
3856
3857	/**
3858	* Sets an invalid-opcode (\#UD) exception as pending-for-injection into the VM.
3859	*
3860	* @param pVCpu The cross context virtual CPU structure.
3861	*/
3862	DECLINLINE(void) hmR0SvmSetPendingXcptUD(PVMCPU pVCpu)
3863	{
3864	SVMEVENT Event;
3865	Event.u = 0;
3866	Event.n.u1Valid = 1;
3867	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3868	Event.n.u8Vector = X86_XCPT_UD;
3869	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3870	}
3871
3872
3873	/**
3874	* Sets a debug (\#DB) exception as pending-for-injection into the VM.
3875	*
3876	* @param pVCpu The cross context virtual CPU structure.
3877	*/
3878	DECLINLINE(void) hmR0SvmSetPendingXcptDB(PVMCPU pVCpu)
3879	{
3880	SVMEVENT Event;
3881	Event.u = 0;
3882	Event.n.u1Valid = 1;
3883	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3884	Event.n.u8Vector = X86_XCPT_DB;
3885	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3886	}
3887
3888
3889	/**
3890	* Sets a page fault (\#PF) exception as pending-for-injection into the VM.
3891	*
3892	* @param pVCpu The cross context virtual CPU structure.
3893	* @param pCtx Pointer to the guest-CPU context.
3894	* @param u32ErrCode The error-code for the page-fault.
3895	* @param uFaultAddress The page fault address (CR2).
3896	*
3897	* @remarks This updates the guest CR2 with @a uFaultAddress!
3898	*/
3899	DECLINLINE(void) hmR0SvmSetPendingXcptPF(PVMCPU pVCpu, PCPUMCTX pCtx, uint32_t u32ErrCode, RTGCUINTPTR uFaultAddress)
3900	{
3901	SVMEVENT Event;
3902	Event.u = 0;
3903	Event.n.u1Valid = 1;
3904	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3905	Event.n.u8Vector = X86_XCPT_PF;
3906	Event.n.u1ErrorCodeValid = 1;
3907	Event.n.u32ErrorCode = u32ErrCode;
3908
3909	/* Update CR2 of the guest. */
3910	if (pCtx->cr2 != uFaultAddress)
3911	{
3912	pCtx->cr2 = uFaultAddress;
3913	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR2);
3914	}
3915
3916	hmR0SvmSetPendingEvent(pVCpu, &Event, uFaultAddress);
3917	}
3918
3919
3920	/**
3921	* Sets a device-not-available (\#NM) exception as pending-for-injection into
3922	* the VM.
3923	*
3924	* @param pVCpu The cross context virtual CPU structure.
3925	*/
3926	DECLINLINE(void) hmR0SvmSetPendingXcptNM(PVMCPU pVCpu)
3927	{
3928	SVMEVENT Event;
3929	Event.u = 0;
3930	Event.n.u1Valid = 1;
3931	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3932	Event.n.u8Vector = X86_XCPT_NM;
3933	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3934	}
3935
3936
3937	/**
3938	* Sets a math-fault (\#MF) exception as pending-for-injection into the VM.
3939	*
3940	* @param pVCpu The cross context virtual CPU structure.
3941	*/
3942	DECLINLINE(void) hmR0SvmSetPendingXcptMF(PVMCPU pVCpu)
3943	{
3944	SVMEVENT Event;
3945	Event.u = 0;
3946	Event.n.u1Valid = 1;
3947	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3948	Event.n.u8Vector = X86_XCPT_MF;
3949	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3950	}
3951
3952
3953	/**
3954	* Sets a double fault (\#DF) exception as pending-for-injection into the VM.
3955	*
3956	* @param pVCpu The cross context virtual CPU structure.
3957	*/
3958	DECLINLINE(void) hmR0SvmSetPendingXcptDF(PVMCPU pVCpu)
3959	{
3960	SVMEVENT Event;
3961	Event.u = 0;
3962	Event.n.u1Valid = 1;
3963	Event.n.u3Type = SVM_EVENT_EXCEPTION;
3964	Event.n.u8Vector = X86_XCPT_DF;
3965	Event.n.u1ErrorCodeValid = 1;
3966	Event.n.u32ErrorCode = 0;
3967	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
3968	}
3969
3970
3971	/**
3972	* Emulates a simple MOV TPR (CR8) instruction, used for TPR patching on 32-bit
3973	* guests. This simply looks up the patch record at EIP and does the required.
3974	*
3975	* This VMMCALL is used a fallback mechanism when mov to/from cr8 isn't exactly
3976	* like how we want it to be (e.g. not followed by shr 4 as is usually done for
3977	* TPR). See hmR3ReplaceTprInstr() for the details.
3978	*
3979	* @returns VBox status code.
3980	* @retval VINF_SUCCESS if the access was handled successfully.
3981	* @retval VERR_NOT_FOUND if no patch record for this RIP could be found.
3982	* @retval VERR_SVM_UNEXPECTED_PATCH_TYPE if the found patch type is invalid.
3983	*
3984	* @param pVM The cross context VM structure.
3985	* @param pVCpu The cross context virtual CPU structure.
3986	* @param pCtx Pointer to the guest-CPU context.
3987	*/
3988	static int hmR0SvmEmulateMovTpr(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
3989	{
3990	Log4(("Emulated VMMCall TPR access replacement at RIP=%RGv\n", pCtx->rip));
3991
3992	/*
3993	* We do this in a loop as we increment the RIP after a successful emulation
3994	* and the new RIP may be a patched instruction which needs emulation as well.
3995	*/
3996	bool fPatchFound = false;
3997	for (;;)
3998	{
3999	bool fPending;
4000	uint8_t u8Tpr;
4001
4002	PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
4003	if (!pPatch)
4004	break;
4005
4006	fPatchFound = true;
4007	switch (pPatch->enmType)
4008	{
4009	case HMTPRINSTR_READ:
4010	{
4011	int rc = PDMApicGetTPR(pVCpu, &u8Tpr, &fPending, NULL /* pu8PendingIrq */);
4012	AssertRC(rc);
4013
4014	rc = DISWriteReg32(CPUMCTX2CORE(pCtx), pPatch->uDstOperand, u8Tpr);
4015	AssertRC(rc);
4016	pCtx->rip += pPatch->cbOp;
4017	break;
4018	}
4019
4020	case HMTPRINSTR_WRITE_REG:
4021	case HMTPRINSTR_WRITE_IMM:
4022	{
4023	if (pPatch->enmType == HMTPRINSTR_WRITE_REG)
4024	{
4025	uint32_t u32Val;
4026	int rc = DISFetchReg32(CPUMCTX2CORE(pCtx), pPatch->uSrcOperand, &u32Val);
4027	AssertRC(rc);
4028	u8Tpr = u32Val;
4029	}
4030	else
4031	u8Tpr = (uint8_t)pPatch->uSrcOperand;
4032
4033	int rc2 = PDMApicSetTPR(pVCpu, u8Tpr);
4034	AssertRC(rc2);
4035	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
4036
4037	pCtx->rip += pPatch->cbOp;
4038	break;
4039	}
4040
4041	default:
4042	AssertMsgFailed(("Unexpected patch type %d\n", pPatch->enmType));
4043	pVCpu->hm.s.u32HMError = pPatch->enmType;
4044	return VERR_SVM_UNEXPECTED_PATCH_TYPE;
4045	}
4046	}
4047
4048	if (fPatchFound)
4049	return VINF_SUCCESS;
4050	return VERR_NOT_FOUND;
4051	}
4052
4053
4054	/**
4055	* Determines if an exception is a contributory exception.
4056	*
4057	* Contributory exceptions are ones which can cause double-faults unless the
4058	* original exception was a benign exception. Page-fault is intentionally not
4059	* included here as it's a conditional contributory exception.
4060	*
4061	* @returns true if the exception is contributory, false otherwise.
4062	* @param uVector The exception vector.
4063	*/
4064	DECLINLINE(bool) hmR0SvmIsContributoryXcpt(const uint32_t uVector)
4065	{
4066	switch (uVector)
4067	{
4068	case X86_XCPT_GP:
4069	case X86_XCPT_SS:
4070	case X86_XCPT_NP:
4071	case X86_XCPT_TS:
4072	case X86_XCPT_DE:
4073	return true;
4074	default:
4075	break;
4076	}
4077	return false;
4078	}
4079
4080
4081	/**
4082	* Handle a condition that occurred while delivering an event through the guest
4083	* IDT.
4084	*
4085	* @returns VBox status code (informational error codes included).
4086	* @retval VINF_SUCCESS if we should continue handling the \#VMEXIT.
4087	* @retval VINF_HM_DOUBLE_FAULT if a \#DF condition was detected and we ought to
4088	* continue execution of the guest which will delivery the \#DF.
4089	* @retval VINF_EM_RESET if we detected a triple-fault condition.
4090	* @retval VERR_EM_GUEST_CPU_HANG if we detected a guest CPU hang.
4091	*
4092	* @param pVCpu The cross context virtual CPU structure.
4093	* @param pCtx Pointer to the guest-CPU context.
4094	* @param pSvmTransient Pointer to the SVM transient structure.
4095	*
4096	* @remarks No-long-jump zone!!!
4097	*/
4098	static int hmR0SvmCheckExitDueToEventDelivery(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4099	{
4100	int rc = VINF_SUCCESS;
4101	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
4102
4103	/* See AMD spec. 15.7.3 "EXITINFO Pseudo-Code". The EXITINTINFO (if valid) contains the prior exception (IDT vector)
4104	* that was trying to be delivered to the guest which caused a #VMEXIT which was intercepted (Exit vector). */
4105	if (pVmcb->ctrl.ExitIntInfo.n.u1Valid)
4106	{
4107	uint8_t uIdtVector = pVmcb->ctrl.ExitIntInfo.n.u8Vector;
4108
4109	typedef enum
4110	{
4111	SVMREFLECTXCPT_XCPT, /* Reflect the exception to the guest or for further evaluation by VMM. */
4112	SVMREFLECTXCPT_DF, /* Reflect the exception as a double-fault to the guest. */
4113	SVMREFLECTXCPT_TF, /* Indicate a triple faulted state to the VMM. */
4114	SVMREFLECTXCPT_HANG, /* Indicate bad VM trying to deadlock the CPU. */
4115	SVMREFLECTXCPT_NONE /* Nothing to reflect. */
4116	} SVMREFLECTXCPT;
4117
4118	SVMREFLECTXCPT enmReflect = SVMREFLECTXCPT_NONE;
4119	bool fReflectingNmi = false;
4120	if (pVmcb->ctrl.ExitIntInfo.n.u3Type == SVM_EVENT_EXCEPTION)
4121	{
4122	if (pSvmTransient->u64ExitCode - SVM_EXIT_EXCEPTION_0 <= SVM_EXIT_EXCEPTION_1F)
4123	{
4124	uint8_t uExitVector = (uint8_t)(pSvmTransient->u64ExitCode - SVM_EXIT_EXCEPTION_0);
4125
4126	#ifdef VBOX_STRICT
4127	if ( hmR0SvmIsContributoryXcpt(uIdtVector)
4128	&& uExitVector == X86_XCPT_PF)
4129	{
4130	Log4(("IDT: Contributory #PF idCpu=%u uCR2=%#RX64\n", pVCpu->idCpu, pCtx->cr2));
4131	}
4132	#endif
4133	if ( uExitVector == X86_XCPT_PF
4134	&& uIdtVector == X86_XCPT_PF)
4135	{
4136	pSvmTransient->fVectoringDoublePF = true;
4137	Log4(("IDT: Vectoring double #PF uCR2=%#RX64\n", pCtx->cr2));
4138	}
4139	else if ( uExitVector == X86_XCPT_AC
4140	&& uIdtVector == X86_XCPT_AC)
4141	{
4142	enmReflect = SVMREFLECTXCPT_HANG;
4143	Log4(("IDT: Nested #AC - Bad guest\n"));
4144	}
4145	else if ( (pVmcb->ctrl.u32InterceptException & HMSVM_CONTRIBUTORY_XCPT_MASK)
4146	&& hmR0SvmIsContributoryXcpt(uExitVector)
4147	&& ( hmR0SvmIsContributoryXcpt(uIdtVector)
4148	\|\| uIdtVector == X86_XCPT_PF))
4149	{
4150	enmReflect = SVMREFLECTXCPT_DF;
4151	Log4(("IDT: Pending vectoring #DF %#RX64 uIdtVector=%#x uExitVector=%#x\n", pVCpu->hm.s.Event.u64IntInfo,
4152	uIdtVector, uExitVector));
4153	}
4154	else if (uIdtVector == X86_XCPT_DF)
4155	{
4156	enmReflect = SVMREFLECTXCPT_TF;
4157	Log4(("IDT: Pending vectoring triple-fault %#RX64 uIdtVector=%#x uExitVector=%#x\n",
4158	pVCpu->hm.s.Event.u64IntInfo, uIdtVector, uExitVector));
4159	}
4160	else
4161	enmReflect = SVMREFLECTXCPT_XCPT;
4162	}
4163	else
4164	{
4165	/*
4166	* If event delivery caused an #VMEXIT that is not an exception (e.g. #NPF) then reflect the original
4167	* exception to the guest after handling the #VMEXIT.
4168	*/
4169	enmReflect = SVMREFLECTXCPT_XCPT;
4170	}
4171	}
4172	else if ( pVmcb->ctrl.ExitIntInfo.n.u3Type == SVM_EVENT_EXTERNAL_IRQ
4173	\|\| pVmcb->ctrl.ExitIntInfo.n.u3Type == SVM_EVENT_NMI)
4174	{
4175	enmReflect = SVMREFLECTXCPT_XCPT;
4176	fReflectingNmi = RT_BOOL(pVmcb->ctrl.ExitIntInfo.n.u3Type == SVM_EVENT_NMI);
4177
4178	if (pSvmTransient->u64ExitCode - SVM_EXIT_EXCEPTION_0 <= SVM_EXIT_EXCEPTION_1F)
4179	{
4180	uint8_t uExitVector = (uint8_t)(pSvmTransient->u64ExitCode - SVM_EXIT_EXCEPTION_0);
4181	if (uExitVector == X86_XCPT_PF)
4182	{
4183	pSvmTransient->fVectoringPF = true;
4184	Log4(("IDT: Vectoring #PF due to Ext-Int/NMI. uCR2=%#RX64\n", pCtx->cr2));
4185	}
4186	}
4187	}
4188	/* else: Ignore software interrupts (INT n) as they reoccur when restarting the instruction. */
4189
4190	switch (enmReflect)
4191	{
4192	case SVMREFLECTXCPT_XCPT:
4193	{
4194	/* If we are re-injecting the NMI, clear NMI blocking. */
4195	if (fReflectingNmi)
4196	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_BLOCK_NMIS);
4197
4198	Assert(pVmcb->ctrl.ExitIntInfo.n.u3Type != SVM_EVENT_SOFTWARE_INT);
4199	hmR0SvmSetPendingEvent(pVCpu, &pVmcb->ctrl.ExitIntInfo, 0 /* GCPtrFaultAddress */);
4200
4201	/* If uExitVector is #PF, CR2 value will be updated from the VMCB if it's a guest #PF. See hmR0SvmExitXcptPF(). */
4202	Log4(("IDT: Pending vectoring event %#RX64 ErrValid=%RTbool Err=%#RX32\n", pVmcb->ctrl.ExitIntInfo.u,
4203	!!pVmcb->ctrl.ExitIntInfo.n.u1ErrorCodeValid, pVmcb->ctrl.ExitIntInfo.n.u32ErrorCode));
4204	break;
4205	}
4206
4207	case SVMREFLECTXCPT_DF:
4208	{
4209	hmR0SvmSetPendingXcptDF(pVCpu);
4210	rc = VINF_HM_DOUBLE_FAULT;
4211	break;
4212	}
4213
4214	case SVMREFLECTXCPT_TF:
4215	{
4216	rc = VINF_EM_RESET;
4217	break;
4218	}
4219
4220	case SVMREFLECTXCPT_HANG:
4221	{
4222	rc = VERR_EM_GUEST_CPU_HANG;
4223	break;
4224	}
4225
4226	default:
4227	Assert(rc == VINF_SUCCESS);
4228	break;
4229	}
4230	}
4231	Assert(rc == VINF_SUCCESS \|\| rc == VINF_HM_DOUBLE_FAULT \|\| rc == VINF_EM_RESET \|\| rc == VERR_EM_GUEST_CPU_HANG);
4232	NOREF(pCtx);
4233	return rc;
4234	}
4235
4236
4237	/**
4238	* Advances the guest RIP in the if the NRIP_SAVE feature is supported by the
4239	* CPU, otherwise advances the RIP by @a cb bytes.
4240	*
4241	* @param pVCpu The cross context virtual CPU structure.
4242	* @param pCtx Pointer to the guest-CPU context.
4243	* @param cb RIP increment value in bytes.
4244	*
4245	* @remarks Use this function only from \#VMEXIT's where the NRIP value is valid
4246	* when NRIP_SAVE is supported by the CPU!
4247	*/
4248	DECLINLINE(void) hmR0SvmUpdateRip(PVMCPU pVCpu, PCPUMCTX pCtx, uint32_t cb)
4249	{
4250	if (pVCpu->CTX_SUFF(pVM)->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE)
4251	{
4252	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
4253	Assert(pVmcb->ctrl.u64NextRIP - pCtx->rip == cb);
4254	pCtx->rip = pVmcb->ctrl.u64NextRIP;
4255	}
4256	else
4257	pCtx->rip += cb;
4258	}
4259
4260
4261	/* -=-=-=-=-=-=-=-=--=-=-=-=-=-=-=-=-=-=-=--=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-= */
4262	/* -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- #VMEXIT handlers -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- */
4263	/* -=-=-=-=-=-=-=-=--=-=-=-=-=-=-=-=-=-=-=--=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-= */
4264
4265	/** @name \#VMEXIT handlers.
4266	* @{
4267	*/
4268
4269	/**
4270	* \#VMEXIT handler for external interrupts, NMIs, FPU assertion freeze and INIT
4271	* signals (SVM_EXIT_INTR, SVM_EXIT_NMI, SVM_EXIT_FERR_FREEZE, SVM_EXIT_INIT).
4272	*/
4273	HMSVM_EXIT_DECL hmR0SvmExitIntr(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4274	{
4275	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4276
4277	if (pSvmTransient->u64ExitCode == SVM_EXIT_NMI)
4278	STAM_REL_COUNTER_INC(&pVCpu->hm.s.StatExitHostNmiInGC);
4279	else if (pSvmTransient->u64ExitCode == SVM_EXIT_INTR)
4280	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitExtInt);
4281
4282	/*
4283	* AMD-V has no preemption timer and the generic periodic preemption timer has no way to signal -before- the timer
4284	* fires if the current interrupt is our own timer or a some other host interrupt. We also cannot examine what
4285	* interrupt it is until the host actually take the interrupt.
4286	*
4287	* Going back to executing guest code here unconditionally causes random scheduling problems (observed on an
4288	* AMD Phenom 9850 Quad-Core on Windows 64-bit host).
4289	*/
4290	return VINF_EM_RAW_INTERRUPT;
4291	}
4292
4293
4294	/**
4295	* \#VMEXIT handler for WBINVD (SVM_EXIT_WBINVD). Conditional \#VMEXIT.
4296	*/
4297	HMSVM_EXIT_DECL hmR0SvmExitWbinvd(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4298	{
4299	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4300
4301	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4302	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitWbinvd);
4303	int rc = VINF_SUCCESS;
4304	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4305	return rc;
4306	}
4307
4308
4309	/**
4310	* \#VMEXIT handler for INVD (SVM_EXIT_INVD). Unconditional \#VMEXIT.
4311	*/
4312	HMSVM_EXIT_DECL hmR0SvmExitInvd(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4313	{
4314	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4315
4316	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4317	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitInvd);
4318	int rc = VINF_SUCCESS;
4319	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4320	return rc;
4321	}
4322
4323
4324	/**
4325	* \#VMEXIT handler for INVD (SVM_EXIT_CPUID). Conditional \#VMEXIT.
4326	*/
4327	HMSVM_EXIT_DECL hmR0SvmExitCpuid(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4328	{
4329	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4330	PVM pVM = pVCpu->CTX_SUFF(pVM);
4331	int rc = EMInterpretCpuId(pVM, pVCpu, CPUMCTX2CORE(pCtx));
4332	if (RT_LIKELY(rc == VINF_SUCCESS))
4333	{
4334	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4335	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4336	}
4337	else
4338	{
4339	AssertMsgFailed(("hmR0SvmExitCpuid: EMInterpretCpuId failed with %Rrc\n", rc));
4340	rc = VERR_EM_INTERPRETER;
4341	}
4342	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitCpuid);
4343	return rc;
4344	}
4345
4346
4347	/**
4348	* \#VMEXIT handler for RDTSC (SVM_EXIT_RDTSC). Conditional \#VMEXIT.
4349	*/
4350	HMSVM_EXIT_DECL hmR0SvmExitRdtsc(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4351	{
4352	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4353	PVM pVM = pVCpu->CTX_SUFF(pVM);
4354	int rc = EMInterpretRdtsc(pVM, pVCpu, CPUMCTX2CORE(pCtx));
4355	if (RT_LIKELY(rc == VINF_SUCCESS))
4356	{
4357	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4358	pSvmTransient->fUpdateTscOffsetting = true;
4359
4360	/* Single step check. */
4361	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4362	}
4363	else
4364	{
4365	AssertMsgFailed(("hmR0SvmExitRdtsc: EMInterpretRdtsc failed with %Rrc\n", rc));
4366	rc = VERR_EM_INTERPRETER;
4367	}
4368	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitRdtsc);
4369	return rc;
4370	}
4371
4372
4373	/**
4374	* \#VMEXIT handler for RDTSCP (SVM_EXIT_RDTSCP). Conditional \#VMEXIT.
4375	*/
4376	HMSVM_EXIT_DECL hmR0SvmExitRdtscp(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4377	{
4378	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4379	int rc = EMInterpretRdtscp(pVCpu->CTX_SUFF(pVM), pVCpu, pCtx);
4380	if (RT_LIKELY(rc == VINF_SUCCESS))
4381	{
4382	hmR0SvmUpdateRip(pVCpu, pCtx, 3);
4383	pSvmTransient->fUpdateTscOffsetting = true;
4384	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4385	}
4386	else
4387	{
4388	AssertMsgFailed(("hmR0SvmExitRdtsc: EMInterpretRdtscp failed with %Rrc\n", rc));
4389	rc = VERR_EM_INTERPRETER;
4390	}
4391	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitRdtscp);
4392	return rc;
4393	}
4394
4395
4396	/**
4397	* \#VMEXIT handler for RDPMC (SVM_EXIT_RDPMC). Conditional \#VMEXIT.
4398	*/
4399	HMSVM_EXIT_DECL hmR0SvmExitRdpmc(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4400	{
4401	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4402	int rc = EMInterpretRdpmc(pVCpu->CTX_SUFF(pVM), pVCpu, CPUMCTX2CORE(pCtx));
4403	if (RT_LIKELY(rc == VINF_SUCCESS))
4404	{
4405	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4406	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4407	}
4408	else
4409	{
4410	AssertMsgFailed(("hmR0SvmExitRdpmc: EMInterpretRdpmc failed with %Rrc\n", rc));
4411	rc = VERR_EM_INTERPRETER;
4412	}
4413	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitRdpmc);
4414	return rc;
4415	}
4416
4417
4418	/**
4419	* \#VMEXIT handler for INVLPG (SVM_EXIT_INVLPG). Conditional \#VMEXIT.
4420	*/
4421	HMSVM_EXIT_DECL hmR0SvmExitInvlpg(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4422	{
4423	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4424	PVM pVM = pVCpu->CTX_SUFF(pVM);
4425	Assert(!pVM->hm.s.fNestedPaging);
4426
4427	/** @todo Decode Assist. */
4428	int rc = hmR0SvmInterpretInvlpg(pVM, pVCpu, pCtx); /* Updates RIP if successful. */
4429	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitInvlpg);
4430	Assert(rc == VINF_SUCCESS \|\| rc == VERR_EM_INTERPRETER);
4431	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4432	return rc;
4433	}
4434
4435
4436	/**
4437	* \#VMEXIT handler for HLT (SVM_EXIT_HLT). Conditional \#VMEXIT.
4438	*/
4439	HMSVM_EXIT_DECL hmR0SvmExitHlt(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4440	{
4441	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4442
4443	hmR0SvmUpdateRip(pVCpu, pCtx, 1);
4444	int rc = EMShouldContinueAfterHalt(pVCpu, pCtx) ? VINF_SUCCESS : VINF_EM_HALT;
4445	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4446	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitHlt);
4447	if (rc != VINF_SUCCESS)
4448	STAM_COUNTER_INC(&pVCpu->hm.s.StatSwitchHltToR3);
4449	return rc;
4450	}
4451
4452
4453	/**
4454	* \#VMEXIT handler for MONITOR (SVM_EXIT_MONITOR). Conditional \#VMEXIT.
4455	*/
4456	HMSVM_EXIT_DECL hmR0SvmExitMonitor(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4457	{
4458	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4459	int rc = EMInterpretMonitor(pVCpu->CTX_SUFF(pVM), pVCpu, CPUMCTX2CORE(pCtx));
4460	if (RT_LIKELY(rc == VINF_SUCCESS))
4461	{
4462	hmR0SvmUpdateRip(pVCpu, pCtx, 3);
4463	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4464	}
4465	else
4466	{
4467	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMonitor: EMInterpretMonitor failed with %Rrc\n", rc));
4468	rc = VERR_EM_INTERPRETER;
4469	}
4470	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitMonitor);
4471	return rc;
4472	}
4473
4474
4475	/**
4476	* \#VMEXIT handler for MWAIT (SVM_EXIT_MWAIT). Conditional \#VMEXIT.
4477	*/
4478	HMSVM_EXIT_DECL hmR0SvmExitMwait(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4479	{
4480	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4481	VBOXSTRICTRC rc2 = EMInterpretMWait(pVCpu->CTX_SUFF(pVM), pVCpu, CPUMCTX2CORE(pCtx));
4482	int rc = VBOXSTRICTRC_VAL(rc2);
4483	if ( rc == VINF_EM_HALT
4484	\|\| rc == VINF_SUCCESS)
4485	{
4486	hmR0SvmUpdateRip(pVCpu, pCtx, 3);
4487
4488	if ( rc == VINF_EM_HALT
4489	&& EMMonitorWaitShouldContinue(pVCpu, pCtx))
4490	{
4491	rc = VINF_SUCCESS;
4492	}
4493	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4494	}
4495	else
4496	{
4497	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMwait: EMInterpretMWait failed with %Rrc\n", rc));
4498	rc = VERR_EM_INTERPRETER;
4499	}
4500	AssertMsg(rc == VINF_SUCCESS \|\| rc == VINF_EM_HALT \|\| rc == VERR_EM_INTERPRETER,
4501	("hmR0SvmExitMwait: EMInterpretMWait failed rc=%Rrc\n", rc));
4502	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitMwait);
4503	return rc;
4504	}
4505
4506
4507	/**
4508	* \#VMEXIT handler for shutdown (triple-fault) (SVM_EXIT_SHUTDOWN). Conditional
4509	* \#VMEXIT.
4510	*/
4511	HMSVM_EXIT_DECL hmR0SvmExitShutdown(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4512	{
4513	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4514	return VINF_EM_RESET;
4515	}
4516
4517
4518	/**
4519	* \#VMEXIT handler for CRx reads (SVM_EXIT_READ_CR*). Conditional \#VMEXIT.
4520	*/
4521	HMSVM_EXIT_DECL hmR0SvmExitReadCRx(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4522	{
4523	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4524
4525	Log4(("hmR0SvmExitReadCRx: CS:RIP=%04x:%#RX64\n", pCtx->cs.Sel, pCtx->rip));
4526
4527	/** @todo Decode Assist. */
4528	VBOXSTRICTRC rc2 = EMInterpretInstruction(pVCpu, CPUMCTX2CORE(pCtx), 0 /* pvFault */);
4529	int rc = VBOXSTRICTRC_VAL(rc2);
4530	AssertMsg(rc == VINF_SUCCESS \|\| rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3,
4531	("hmR0SvmExitReadCRx: EMInterpretInstruction failed rc=%Rrc\n", rc));
4532	Assert((pSvmTransient->u64ExitCode - SVM_EXIT_READ_CR0) <= 15);
4533	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitCRxRead[pSvmTransient->u64ExitCode - SVM_EXIT_READ_CR0]);
4534	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4535	return rc;
4536	}
4537
4538
4539	/**
4540	* \#VMEXIT handler for CRx writes (SVM_EXIT_WRITE_CR*). Conditional \#VMEXIT.
4541	*/
4542	HMSVM_EXIT_DECL hmR0SvmExitWriteCRx(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4543	{
4544	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4545
4546	/** @todo Decode Assist. */
4547	VBOXSTRICTRC rcStrict = IEMExecOneBypassEx(pVCpu, CPUMCTX2CORE(pCtx), NULL);
4548	if (RT_UNLIKELY( rcStrict == VERR_IEM_ASPECT_NOT_IMPLEMENTED
4549	\|\| rcStrict == VERR_IEM_INSTR_NOT_IMPLEMENTED))
4550	rcStrict = VERR_EM_INTERPRETER;
4551	if (rcStrict == VINF_SUCCESS)
4552	{
4553	/* RIP has been updated by EMInterpretInstruction(). */
4554	Assert((pSvmTransient->u64ExitCode - SVM_EXIT_WRITE_CR0) <= 15);
4555	switch (pSvmTransient->u64ExitCode - SVM_EXIT_WRITE_CR0)
4556	{
4557	case 0: /* CR0. */
4558	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR0);
4559	break;
4560
4561	case 3: /* CR3. */
4562	Assert(!pVCpu->CTX_SUFF(pVM)->hm.s.fNestedPaging);
4563	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR3);
4564	break;
4565
4566	case 4: /* CR4. */
4567	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR4);
4568	break;
4569
4570	case 8: /* CR8 (TPR). */
4571	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
4572	break;
4573
4574	default:
4575	AssertMsgFailed(("hmR0SvmExitWriteCRx: Invalid/Unexpected Write-CRx exit. u64ExitCode=%#RX64 %#x\n",
4576	pSvmTransient->u64ExitCode, pSvmTransient->u64ExitCode - SVM_EXIT_WRITE_CR0));
4577	break;
4578	}
4579	HMSVM_CHECK_SINGLE_STEP(pVCpu, rcStrict);
4580	}
4581	else
4582	Assert(rcStrict == VERR_EM_INTERPRETER \|\| rcStrict == VINF_PGM_CHANGE_MODE \|\| rcStrict == VINF_PGM_SYNC_CR3);
4583	return VBOXSTRICTRC_TODO(rcStrict);
4584	}
4585
4586
4587	/**
4588	* \#VMEXIT handler for instructions that result in a \#UD exception delivered
4589	* to the guest.
4590	*/
4591	HMSVM_EXIT_DECL hmR0SvmExitSetPendingXcptUD(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4592	{
4593	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4594	hmR0SvmSetPendingXcptUD(pVCpu);
4595	return VINF_SUCCESS;
4596	}
4597
4598
4599	/**
4600	* \#VMEXIT handler for MSR read and writes (SVM_EXIT_MSR). Conditional
4601	* \#VMEXIT.
4602	*/
4603	HMSVM_EXIT_DECL hmR0SvmExitMsr(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4604	{
4605	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4606	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
4607	PVM pVM = pVCpu->CTX_SUFF(pVM);
4608
4609	int rc;
4610	if (pVmcb->ctrl.u64ExitInfo1 == SVM_EXIT1_MSR_WRITE)
4611	{
4612	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitWrmsr);
4613
4614	/* Handle TPR patching; intercepted LSTAR write. */
4615	if ( pVM->hm.s.fTPRPatchingActive
4616	&& pCtx->ecx == MSR_K8_LSTAR)
4617	{
4618	if ((pCtx->eax & 0xff) != pSvmTransient->u8GuestTpr)
4619	{
4620	/* Our patch code uses LSTAR for TPR caching for 32-bit guests. */
4621	int rc2 = PDMApicSetTPR(pVCpu, pCtx->eax & 0xff);
4622	AssertRC(rc2);
4623	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
4624	}
4625	hmR0SvmUpdateRip(pVCpu, pCtx, 2);
4626	rc = VINF_SUCCESS;
4627	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4628	return rc;
4629	}
4630
4631	if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE)
4632	{
4633	rc = EMInterpretWrmsr(pVM, pVCpu, CPUMCTX2CORE(pCtx));
4634	if (RT_LIKELY(rc == VINF_SUCCESS))
4635	{
4636	pCtx->rip = pVmcb->ctrl.u64NextRIP;
4637	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4638	}
4639	else
4640	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMsr: EMInterpretWrmsr failed rc=%Rrc\n", rc));
4641	}
4642	else
4643	{
4644	rc = VBOXSTRICTRC_TODO(EMInterpretInstruction(pVCpu, CPUMCTX2CORE(pCtx), 0 /* pvFault */));
4645	if (RT_LIKELY(rc == VINF_SUCCESS))
4646	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc); /* RIP updated by EMInterpretInstruction(). */
4647	else
4648	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMsr: WrMsr. EMInterpretInstruction failed rc=%Rrc\n", rc));
4649	}
4650
4651	if (rc == VINF_SUCCESS)
4652	{
4653	/* If this is an X2APIC WRMSR access, update the APIC state as well. */
4654	if ( pCtx->ecx >= MSR_IA32_X2APIC_START
4655	&& pCtx->ecx <= MSR_IA32_X2APIC_END)
4656	{
4657	/*
4658	* We've already saved the APIC related guest-state (TPR) in hmR0SvmPostRunGuest(). When full APIC register
4659	* virtualization is implemented we'll have to make sure APIC state is saved from the VMCB before
4660	* EMInterpretWrmsr() changes it.
4661	*/
4662	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
4663	}
4664	else if (pCtx->ecx == MSR_K6_EFER)
4665	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_EFER_MSR);
4666	else if (pCtx->ecx == MSR_IA32_TSC)
4667	pSvmTransient->fUpdateTscOffsetting = true;
4668	}
4669	}
4670	else
4671	{
4672	/* MSR Read access. */
4673	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitRdmsr);
4674	Assert(pVmcb->ctrl.u64ExitInfo1 == SVM_EXIT1_MSR_READ);
4675
4676	if (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE)
4677	{
4678	rc = EMInterpretRdmsr(pVM, pVCpu, CPUMCTX2CORE(pCtx));
4679	if (RT_LIKELY(rc == VINF_SUCCESS))
4680	{
4681	pCtx->rip = pVmcb->ctrl.u64NextRIP;
4682	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4683	}
4684	else
4685	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMsr: EMInterpretRdmsr failed rc=%Rrc\n", rc));
4686	}
4687	else
4688	{
4689	rc = VBOXSTRICTRC_TODO(EMInterpretInstruction(pVCpu, CPUMCTX2CORE(pCtx), 0));
4690	if (RT_UNLIKELY(rc != VINF_SUCCESS))
4691	AssertMsg(rc == VERR_EM_INTERPRETER, ("hmR0SvmExitMsr: RdMsr. EMInterpretInstruction failed rc=%Rrc\n", rc));
4692	/* RIP updated by EMInterpretInstruction(). */
4693	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4694	}
4695	}
4696
4697	/* RIP has been updated by EMInterpret[Rd\|Wr]msr(). */
4698	return rc;
4699	}
4700
4701
4702	/**
4703	* \#VMEXIT handler for DRx read (SVM_EXIT_READ_DRx). Conditional \#VMEXIT.
4704	*/
4705	HMSVM_EXIT_DECL hmR0SvmExitReadDRx(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4706	{
4707	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4708	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitDRxRead);
4709
4710	/* We should -not- get this #VMEXIT if the guest's debug registers were active. */
4711	if (pSvmTransient->fWasGuestDebugStateActive)
4712	{
4713	AssertMsgFailed(("hmR0SvmHandleExit: Unexpected exit %#RX32\n", (uint32_t)pSvmTransient->u64ExitCode));
4714	pVCpu->hm.s.u32HMError = (uint32_t)pSvmTransient->u64ExitCode;
4715	return VERR_SVM_UNEXPECTED_EXIT;
4716	}
4717
4718	/*
4719	* Lazy DR0-3 loading.
4720	*/
4721	if (!pSvmTransient->fWasHyperDebugStateActive)
4722	{
4723	Assert(!DBGFIsStepping(pVCpu)); Assert(!pVCpu->hm.s.fSingleInstruction);
4724	Log5(("hmR0SvmExitReadDRx: Lazy loading guest debug registers\n"));
4725
4726	/* Don't intercept DRx read and writes. */
4727	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
4728	pVmcb->ctrl.u16InterceptRdDRx = 0;
4729	pVmcb->ctrl.u16InterceptWrDRx = 0;
4730	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_INTERCEPTS;
4731
4732	/* We're playing with the host CPU state here, make sure we don't preempt or longjmp. */
4733	VMMRZCallRing3Disable(pVCpu);
4734	HM_DISABLE_PREEMPT();
4735
4736	/* Save the host & load the guest debug state, restart execution of the MOV DRx instruction. */
4737	CPUMR0LoadGuestDebugState(pVCpu, false /* include DR6 */);
4738	Assert(CPUMIsGuestDebugStateActive(pVCpu) \|\| HC_ARCH_BITS == 32);
4739
4740	HM_RESTORE_PREEMPT();
4741	VMMRZCallRing3Enable(pVCpu);
4742
4743	STAM_COUNTER_INC(&pVCpu->hm.s.StatDRxContextSwitch);
4744	return VINF_SUCCESS;
4745	}
4746
4747	/*
4748	* Interpret the read/writing of DRx.
4749	*/
4750	/** @todo Decode assist. */
4751	VBOXSTRICTRC rc = EMInterpretInstruction(pVCpu, CPUMCTX2CORE(pCtx), 0 /* pvFault */);
4752	Log5(("hmR0SvmExitReadDRx: Emulated DRx access: rc=%Rrc\n", VBOXSTRICTRC_VAL(rc)));
4753	if (RT_LIKELY(rc == VINF_SUCCESS))
4754	{
4755	/* Not necessary for read accesses but whatever doesn't hurt for now, will be fixed with decode assist. */
4756	/** @todo CPUM should set this flag! */
4757	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_DEBUG);
4758	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
4759	}
4760	else
4761	Assert(rc == VERR_EM_INTERPRETER);
4762	return VBOXSTRICTRC_TODO(rc);
4763	}
4764
4765
4766	/**
4767	* \#VMEXIT handler for DRx write (SVM_EXIT_WRITE_DRx). Conditional \#VMEXIT.
4768	*/
4769	HMSVM_EXIT_DECL hmR0SvmExitWriteDRx(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4770	{
4771	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4772	/* For now it's the same since we interpret the instruction anyway. Will change when using of Decode Assist is implemented. */
4773	int rc = hmR0SvmExitReadDRx(pVCpu, pCtx, pSvmTransient);
4774	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitDRxWrite);
4775	STAM_COUNTER_DEC(&pVCpu->hm.s.StatExitDRxRead);
4776	return rc;
4777	}
4778
4779
4780	/**
4781	* \#VMEXIT handler for XCRx write (SVM_EXIT_XSETBV). Conditional \#VMEXIT.
4782	*/
4783	HMSVM_EXIT_DECL hmR0SvmExitXsetbv(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4784	{
4785	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4786
4787	/** @todo decode assists... */
4788	VBOXSTRICTRC rcStrict = IEMExecOne(pVCpu);
4789	if (rcStrict == VINF_IEM_RAISED_XCPT)
4790	HMCPU_CF_SET(pVCpu, HM_CHANGED_ALL_GUEST);
4791
4792	pVCpu->hm.s.fLoadSaveGuestXcr0 = (pCtx->cr4 & X86_CR4_OSXSAVE) && pCtx->aXcr[0] != ASMGetXcr0();
4793	Log4(("hmR0SvmExitXsetbv: New XCR0=%#RX64 fLoadSaveGuestXcr0=%d (cr4=%RX64) rcStrict=%Rrc\n",
4794	pCtx->aXcr[0], pVCpu->hm.s.fLoadSaveGuestXcr0, pCtx->cr4, VBOXSTRICTRC_VAL(rcStrict)));
4795
4796	HMSVM_CHECK_SINGLE_STEP(pVCpu, rcStrict);
4797	return VBOXSTRICTRC_TODO(rcStrict);
4798	}
4799
4800
4801	/**
4802	* \#VMEXIT handler for I/O instructions (SVM_EXIT_IOIO). Conditional \#VMEXIT.
4803	*/
4804	HMSVM_EXIT_DECL hmR0SvmExitIOInstr(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
4805	{
4806	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
4807
4808	/* I/O operation lookup arrays. */
4809	static uint32_t const s_aIOSize[8] = { 0, 1, 2, 0, 4, 0, 0, 0 }; /* Size of the I/O accesses in bytes. */
4810	static uint32_t const s_aIOOpAnd[8] = { 0, 0xff, 0xffff, 0, 0xffffffff, 0, 0, 0 }; /* AND masks for saving
4811	the result (in AL/AX/EAX). */
4812	Log4(("hmR0SvmExitIOInstr: CS:RIP=%04x:%#RX64\n", pCtx->cs.Sel, pCtx->rip));
4813
4814	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
4815	PVM pVM = pVCpu->CTX_SUFF(pVM);
4816
4817	/* Refer AMD spec. 15.10.2 "IN and OUT Behaviour" and Figure 15-2. "EXITINFO1 for IOIO Intercept" for the format. */
4818	SVMIOIOEXIT IoExitInfo;
4819	IoExitInfo.u = (uint32_t)pVmcb->ctrl.u64ExitInfo1;
4820	uint32_t uIOWidth = (IoExitInfo.u >> 4) & 0x7;
4821	uint32_t cbValue = s_aIOSize[uIOWidth];
4822	uint32_t uAndVal = s_aIOOpAnd[uIOWidth];
4823
4824	if (RT_UNLIKELY(!cbValue))
4825	{
4826	AssertMsgFailed(("hmR0SvmExitIOInstr: Invalid IO operation. uIOWidth=%u\n", uIOWidth));
4827	return VERR_EM_INTERPRETER;
4828	}
4829
4830	VBOXSTRICTRC rcStrict;
4831	bool fUpdateRipAlready = false;
4832	if (IoExitInfo.n.u1STR)
4833	{
4834	#ifdef VBOX_WITH_2ND_IEM_STEP
4835	/* INS/OUTS - I/O String instruction. */
4836	/** @todo Huh? why can't we use the segment prefix information given by AMD-V
4837	* in EXITINFO1? Investigate once this thing is up and running. */
4838	Log4(("CS:RIP=%04x:%08RX64 %#06x/%u %c str\n", pCtx->cs.Sel, pCtx->rip, IoExitInfo.n.u16Port, cbValue,
4839	IoExitInfo.n.u1Type == SVM_IOIO_WRITE ? 'w' : 'r'));
4840	AssertReturn(pCtx->dx == IoExitInfo.n.u16Port, VERR_SVM_IPE_2);
4841	static IEMMODE const s_aenmAddrMode[8] =
4842	{
4843	(IEMMODE)-1, IEMMODE_16BIT, IEMMODE_32BIT, (IEMMODE)-1, IEMMODE_64BIT, (IEMMODE)-1, (IEMMODE)-1, (IEMMODE)-1
4844	};
4845	IEMMODE enmAddrMode = s_aenmAddrMode[(IoExitInfo.u >> 7) & 0x7];
4846	if (enmAddrMode != (IEMMODE)-1)
4847	{
4848	uint64_t cbInstr = pVmcb->ctrl.u64ExitInfo2 - pCtx->rip;
4849	if (cbInstr <= 15 && cbInstr >= 1)
4850	{
4851	Assert(cbInstr >= 1U + IoExitInfo.n.u1REP);
4852	if (IoExitInfo.n.u1Type == SVM_IOIO_WRITE)
4853	{
4854	/* Don't know exactly how to detect whether u3SEG is valid, currently
4855	only enabling it for Bulldozer and later with NRIP. OS/2 broke on
4856	2384 Opterons when only checking NRIP. */
4857	if ( (pVM->hm.s.svm.u32Features & AMD_CPUID_SVM_FEATURE_EDX_NRIP_SAVE)
4858	&& pVM->cpum.ro.GuestFeatures.enmMicroarch >= kCpumMicroarch_AMD_15h_First)
4859	{
4860	AssertMsg(IoExitInfo.n.u3SEG == X86_SREG_DS \|\| cbInstr > 1U + IoExitInfo.n.u1REP,
4861	("u32Seg=%d cbInstr=%d u1REP=%d", IoExitInfo.n.u3SEG, cbInstr, IoExitInfo.n.u1REP));
4862	rcStrict = IEMExecStringIoWrite(pVCpu, cbValue, enmAddrMode, IoExitInfo.n.u1REP, (uint8_t)cbInstr,
4863	IoExitInfo.n.u3SEG);
4864	}
4865	else if (cbInstr == 1U + IoExitInfo.n.u1REP)
4866	rcStrict = IEMExecStringIoWrite(pVCpu, cbValue, enmAddrMode, IoExitInfo.n.u1REP, (uint8_t)cbInstr,
4867	X86_SREG_DS);
4868	else
4869	rcStrict = IEMExecOne(pVCpu);
4870	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIOStringWrite);
4871	}
4872	else
4873	{
4874	AssertMsg(IoExitInfo.n.u3SEG == X86_SREG_ES /=0/, ("%#x\n", IoExitInfo.n.u3SEG));
4875	rcStrict = IEMExecStringIoRead(pVCpu, cbValue, enmAddrMode, IoExitInfo.n.u1REP, (uint8_t)cbInstr);
4876	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIOStringRead);
4877	}
4878	}
4879	else
4880	{
4881	AssertMsgFailed(("rip=%RX64 nrip=%#RX64 cbInstr=%#RX64\n", pCtx->rip, pVmcb->ctrl.u64ExitInfo2, cbInstr));
4882	rcStrict = IEMExecOne(pVCpu);
4883	}
4884	}
4885	else
4886	{
4887	AssertMsgFailed(("IoExitInfo=%RX64\n", IoExitInfo.u));
4888	rcStrict = IEMExecOne(pVCpu);
4889	}
4890	fUpdateRipAlready = true;
4891
4892	#else
4893	/* INS/OUTS - I/O String instruction. */
4894	PDISCPUSTATE pDis = &pVCpu->hm.s.DisState;
4895
4896	/** @todo Huh? why can't we use the segment prefix information given by AMD-V
4897	* in EXITINFO1? Investigate once this thing is up and running. */
4898
4899	rcStrict = EMInterpretDisasCurrent(pVM, pVCpu, pDis, NULL);
4900	if (rcStrict == VINF_SUCCESS)
4901	{
4902	if (IoExitInfo.n.u1Type == SVM_IOIO_WRITE)
4903	{
4904	rcStrict = IOMInterpretOUTSEx(pVM, pVCpu, CPUMCTX2CORE(pCtx), IoExitInfo.n.u16Port, pDis->fPrefix,
4905	(DISCPUMODE)pDis->uAddrMode, cbValue);
4906	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIOStringWrite);
4907	}
4908	else
4909	{
4910	rcStrict = IOMInterpretINSEx(pVM, pVCpu, CPUMCTX2CORE(pCtx), IoExitInfo.n.u16Port, pDis->fPrefix,
4911	(DISCPUMODE)pDis->uAddrMode, cbValue);
4912	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIOStringRead);
4913	}
4914	}
4915	else
4916	rcStrict = VINF_EM_RAW_EMULATE_INSTR;
4917	#endif
4918	}
4919	else
4920	{
4921	/* IN/OUT - I/O instruction. */
4922	Assert(!IoExitInfo.n.u1REP);
4923
4924	if (IoExitInfo.n.u1Type == SVM_IOIO_WRITE)
4925	{
4926	rcStrict = IOMIOPortWrite(pVM, pVCpu, IoExitInfo.n.u16Port, pCtx->eax & uAndVal, cbValue);
4927	if (rcStrict == VINF_IOM_R3_IOPORT_WRITE)
4928	HMR0SavePendingIOPortWrite(pVCpu, pCtx->rip, pVmcb->ctrl.u64ExitInfo2, IoExitInfo.n.u16Port, uAndVal, cbValue);
4929
4930	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIOWrite);
4931	}
4932	else
4933	{
4934	uint32_t u32Val = 0;
4935	rcStrict = IOMIOPortRead(pVM, pVCpu, IoExitInfo.n.u16Port, &u32Val, cbValue);
4936	if (IOM_SUCCESS(rcStrict))
4937	{
4938	/* Save result of I/O IN instr. in AL/AX/EAX. */
4939	/** @todo r=bird: 32-bit op size should clear high bits of rax! */
4940	pCtx->eax = (pCtx->eax & ~uAndVal) \| (u32Val & uAndVal);
4941	}
4942	else if (rcStrict == VINF_IOM_R3_IOPORT_READ)
4943	HMR0SavePendingIOPortRead(pVCpu, pCtx->rip, pVmcb->ctrl.u64ExitInfo2, IoExitInfo.n.u16Port, uAndVal, cbValue);
4944
4945	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIORead);
4946	}
4947	}
4948
4949	if (IOM_SUCCESS(rcStrict))
4950	{
4951	/* AMD-V saves the RIP of the instruction following the IO instruction in EXITINFO2. */
4952	if (!fUpdateRipAlready)
4953	pCtx->rip = pVmcb->ctrl.u64ExitInfo2;
4954
4955	/*
4956	* If any I/O breakpoints are armed, we need to check if one triggered
4957	* and take appropriate action.
4958	* Note that the I/O breakpoint type is undefined if CR4.DE is 0.
4959	*/
4960	/** @todo Optimize away the DBGFBpIsHwIoArmed call by having DBGF tell the
4961	* execution engines about whether hyper BPs and such are pending. */
4962	uint32_t const uDr7 = pCtx->dr[7];
4963	if (RT_UNLIKELY( ( (uDr7 & X86_DR7_ENABLED_MASK)
4964	&& X86_DR7_ANY_RW_IO(uDr7)
4965	&& (pCtx->cr4 & X86_CR4_DE))
4966	\|\| DBGFBpIsHwIoArmed(pVM)))
4967	{
4968	/* We're playing with the host CPU state here, make sure we don't preempt or longjmp. */
4969	VMMRZCallRing3Disable(pVCpu);
4970	HM_DISABLE_PREEMPT();
4971
4972	STAM_COUNTER_INC(&pVCpu->hm.s.StatDRxIoCheck);
4973	CPUMR0DebugStateMaybeSaveGuest(pVCpu, false /fDr6/);
4974
4975	VBOXSTRICTRC rcStrict2 = DBGFBpCheckIo(pVM, pVCpu, pCtx, IoExitInfo.n.u16Port, cbValue);
4976	if (rcStrict2 == VINF_EM_RAW_GUEST_TRAP)
4977	{
4978	/* Raise #DB. */
4979	pVmcb->guest.u64DR6 = pCtx->dr[6];
4980	pVmcb->guest.u64DR7 = pCtx->dr[7];
4981	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DRX;
4982	hmR0SvmSetPendingXcptDB(pVCpu);
4983	}
4984	/* rcStrict is VINF_SUCCESS or in [VINF_EM_FIRST..VINF_EM_LAST]. */
4985	else if ( rcStrict2 != VINF_SUCCESS
4986	&& (rcStrict == VINF_SUCCESS \|\| rcStrict2 < rcStrict))
4987	rcStrict = rcStrict2;
4988
4989	HM_RESTORE_PREEMPT();
4990	VMMRZCallRing3Enable(pVCpu);
4991	}
4992
4993	HMSVM_CHECK_SINGLE_STEP(pVCpu, rcStrict);
4994	}
4995
4996	#ifdef VBOX_STRICT
4997	if (rcStrict == VINF_IOM_R3_IOPORT_READ)
4998	Assert(IoExitInfo.n.u1Type == SVM_IOIO_READ);
4999	else if (rcStrict == VINF_IOM_R3_IOPORT_WRITE)
5000	Assert(IoExitInfo.n.u1Type == SVM_IOIO_WRITE);
5001	else
5002	{
5003	/** @todo r=bird: This is missing a bunch of VINF_EM_FIRST..VINF_EM_LAST
5004	* statuses, that the VMM device and some others may return. See
5005	* IOM_SUCCESS() for guidance. */
5006	AssertMsg( RT_FAILURE(rcStrict)
5007	\|\| rcStrict == VINF_SUCCESS
5008	\|\| rcStrict == VINF_EM_RAW_EMULATE_INSTR
5009	\|\| rcStrict == VINF_EM_DBG_BREAKPOINT
5010	\|\| rcStrict == VINF_EM_RAW_GUEST_TRAP
5011	\|\| rcStrict == VINF_EM_RAW_TO_R3
5012	\|\| rcStrict == VINF_TRPM_XCPT_DISPATCHED, ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
5013	}
5014	#endif
5015	return VBOXSTRICTRC_TODO(rcStrict);
5016	}
5017
5018
5019	/**
5020	* \#VMEXIT handler for Nested Page-faults (SVM_EXIT_NPF). Conditional \#VMEXIT.
5021	*/
5022	HMSVM_EXIT_DECL hmR0SvmExitNestedPF(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5023	{
5024	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5025	PVM pVM = pVCpu->CTX_SUFF(pVM);
5026	Assert(pVM->hm.s.fNestedPaging);
5027
5028	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5029
5030	/* See AMD spec. 15.25.6 "Nested versus Guest Page Faults, Fault Ordering" for VMCB details for #NPF. */
5031	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5032	uint32_t u32ErrCode = pVmcb->ctrl.u64ExitInfo1;
5033	RTGCPHYS GCPhysFaultAddr = pVmcb->ctrl.u64ExitInfo2;
5034
5035	Log4(("#NPF at CS:RIP=%04x:%#RX64 faultaddr=%RGp errcode=%#x \n", pCtx->cs.Sel, pCtx->rip, GCPhysFaultAddr, u32ErrCode));
5036
5037	#ifdef VBOX_HM_WITH_GUEST_PATCHING
5038	/* TPR patching for 32-bit guests, using the reserved bit in the page tables for MMIO regions. */
5039	if ( pVM->hm.s.fTprPatchingAllowed
5040	&& (GCPhysFaultAddr & PAGE_OFFSET_MASK) == 0x80 /* TPR offset. */
5041	&& ( !(u32ErrCode & X86_TRAP_PF_P) /* Not present */
5042	\|\| (u32ErrCode & (X86_TRAP_PF_P \| X86_TRAP_PF_RSVD)) == (X86_TRAP_PF_P \| X86_TRAP_PF_RSVD)) /* MMIO page. */
5043	&& !CPUMIsGuestInLongModeEx(pCtx)
5044	&& !CPUMGetGuestCPL(pVCpu)
5045	&& pVM->hm.s.cPatches < RT_ELEMENTS(pVM->hm.s.aPatches))
5046	{
5047	RTGCPHYS GCPhysApicBase = pCtx->msrApicBase;
5048	GCPhysApicBase &= PAGE_BASE_GC_MASK;
5049
5050	if (GCPhysFaultAddr == GCPhysApicBase + 0x80)
5051	{
5052	/* Only attempt to patch the instruction once. */
5053	PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
5054	if (!pPatch)
5055	return VINF_EM_HM_PATCH_TPR_INSTR;
5056	}
5057	}
5058	#endif
5059
5060	/*
5061	* Determine the nested paging mode.
5062	*/
5063	PGMMODE enmNestedPagingMode;
5064	#if HC_ARCH_BITS == 32
5065	if (CPUMIsGuestInLongModeEx(pCtx))
5066	enmNestedPagingMode = PGMMODE_AMD64_NX;
5067	else
5068	#endif
5069	enmNestedPagingMode = PGMGetHostMode(pVM);
5070
5071	/*
5072	* MMIO optimization using the reserved (RSVD) bit in the guest page tables for MMIO pages.
5073	*/
5074	int rc;
5075	Assert((u32ErrCode & (X86_TRAP_PF_RSVD \| X86_TRAP_PF_P)) != X86_TRAP_PF_RSVD);
5076	if ((u32ErrCode & (X86_TRAP_PF_RSVD \| X86_TRAP_PF_P)) == (X86_TRAP_PF_RSVD \| X86_TRAP_PF_P))
5077	{
5078	VBOXSTRICTRC rc2 = PGMR0Trap0eHandlerNPMisconfig(pVM, pVCpu, enmNestedPagingMode, CPUMCTX2CORE(pCtx), GCPhysFaultAddr,
5079	u32ErrCode);
5080	rc = VBOXSTRICTRC_VAL(rc2);
5081
5082	/*
5083	* If we succeed, resume guest execution.
5084	* If we fail in interpreting the instruction because we couldn't get the guest physical address
5085	* of the page containing the instruction via the guest's page tables (we would invalidate the guest page
5086	* in the host TLB), resume execution which would cause a guest page fault to let the guest handle this
5087	* weird case. See @bugref{6043}.
5088	*/
5089	if ( rc == VINF_SUCCESS
5090	\|\| rc == VERR_PAGE_TABLE_NOT_PRESENT
5091	\|\| rc == VERR_PAGE_NOT_PRESENT)
5092	{
5093	/* Successfully handled MMIO operation. */
5094	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
5095	rc = VINF_SUCCESS;
5096	}
5097	return rc;
5098	}
5099
5100	TRPMAssertXcptPF(pVCpu, GCPhysFaultAddr, u32ErrCode);
5101	rc = PGMR0Trap0eHandlerNestedPaging(pVM, pVCpu, enmNestedPagingMode, u32ErrCode, CPUMCTX2CORE(pCtx), GCPhysFaultAddr);
5102	TRPMResetTrap(pVCpu);
5103
5104	Log4(("#NPF: PGMR0Trap0eHandlerNestedPaging returned %Rrc CS:RIP=%04x:%#RX64\n", rc, pCtx->cs.Sel, pCtx->rip));
5105
5106	/*
5107	* Same case as PGMR0Trap0eHandlerNPMisconfig(). See comment above, @bugref{6043}.
5108	*/
5109	if ( rc == VINF_SUCCESS
5110	\|\| rc == VERR_PAGE_TABLE_NOT_PRESENT
5111	\|\| rc == VERR_PAGE_NOT_PRESENT)
5112	{
5113	/* We've successfully synced our shadow page tables. */
5114	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitShadowPF);
5115	rc = VINF_SUCCESS;
5116	}
5117
5118	return rc;
5119	}
5120
5121
5122	/**
5123	* \#VMEXIT handler for virtual interrupt (SVM_EXIT_VINTR). Conditional
5124	* \#VMEXIT.
5125	*/
5126	HMSVM_EXIT_DECL hmR0SvmExitVIntr(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5127	{
5128	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5129
5130	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5131	pVmcb->ctrl.IntCtrl.n.u1VIrqValid = 0; /* No virtual interrupts pending, we'll inject the current one/NMI before reentry. */
5132	pVmcb->ctrl.IntCtrl.n.u8VIrqVector = 0;
5133
5134	/* Indicate that we no longer need to #VMEXIT when the guest is ready to receive interrupts/NMIs, it is now ready. */
5135	pVmcb->ctrl.u32InterceptCtrl1 &= ~SVM_CTRL1_INTERCEPT_VINTR;
5136	pVmcb->ctrl.u64VmcbCleanBits &= ~(HMSVM_VMCB_CLEAN_INTERCEPTS \| HMSVM_VMCB_CLEAN_TPR);
5137
5138	/* Deliver the pending interrupt/NMI via hmR0SvmEvaluatePendingEvent() and resume guest execution. */
5139	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitIntWindow);
5140	return VINF_SUCCESS;
5141	}
5142
5143
5144	/**
5145	* \#VMEXIT handler for task switches (SVM_EXIT_TASK_SWITCH). Conditional
5146	* \#VMEXIT.
5147	*/
5148	HMSVM_EXIT_DECL hmR0SvmExitTaskSwitch(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5149	{
5150	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5151
5152	#ifndef HMSVM_ALWAYS_TRAP_TASK_SWITCH
5153	Assert(!pVCpu->CTX_SUFF(pVM)->hm.s.fNestedPaging);
5154	#endif
5155
5156	/* Check if this task-switch occurred while delivery an event through the guest IDT. */
5157	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5158	if ( !(pVmcb->ctrl.u64ExitInfo2 & (SVM_EXIT2_TASK_SWITCH_IRET \| SVM_EXIT2_TASK_SWITCH_JMP))
5159	&& pVCpu->hm.s.Event.fPending) /** @todo fPending cannot be 'true', see hmR0SvmInjectPendingEvent(). See @bugref{7362}.*/
5160	{
5161	/*
5162	* AMD-V does not provide us with the original exception but we have it in u64IntInfo since we
5163	* injected the event during VM-entry.
5164	*/
5165	Log4(("hmR0SvmExitTaskSwitch: TS occurred during event delivery.\n"));
5166	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitTaskSwitch);
5167	return VINF_EM_RAW_INJECT_TRPM_EVENT;
5168	}
5169
5170	/** @todo Emulate task switch someday, currently just going back to ring-3 for
5171	* emulation. */
5172	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitTaskSwitch);
5173	return VERR_EM_INTERPRETER;
5174	}
5175
5176
5177	/**
5178	* \#VMEXIT handler for VMMCALL (SVM_EXIT_VMMCALL). Conditional \#VMEXIT.
5179	*/
5180	HMSVM_EXIT_DECL hmR0SvmExitVmmCall(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5181	{
5182	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5183	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitVmcall);
5184
5185	/* First check if this is a patched VMMCALL for mov TPR */
5186	int rc = hmR0SvmEmulateMovTpr(pVCpu->CTX_SUFF(pVM), pVCpu, pCtx);
5187	if (rc == VINF_SUCCESS)
5188	{
5189	HMSVM_CHECK_SINGLE_STEP(pVCpu, rc);
5190	return VINF_SUCCESS;
5191	}
5192	else if (rc == VERR_NOT_FOUND)
5193	{
5194	if (pVCpu->hm.s.fHypercallsEnabled)
5195	{
5196	hmR0SvmUpdateRip(pVCpu, pCtx, 3);
5197
5198	/** @todo pre-increment RIP before hypercall will break when we have to implement
5199	* continuing hypercalls (e.g. Hyper-V). */
5200	rc = GIMHypercall(pVCpu, pCtx);
5201	/* If the hypercall changes anything other than guest general-purpose registers,
5202	we would need to reload the guest changed bits here before VM-entry. */
5203	return rc;
5204	}
5205	else
5206	Log4(("hmR0SvmExitVmmCall: Hypercalls not enabled\n"));
5207	}
5208
5209	hmR0SvmSetPendingXcptUD(pVCpu);
5210	return VINF_SUCCESS;
5211	}
5212
5213
5214	/**
5215	* \#VMEXIT handler for VMMCALL (SVM_EXIT_VMMCALL). Conditional \#VMEXIT.
5216	*/
5217	HMSVM_EXIT_DECL hmR0SvmExitPause(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5218	{
5219	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5220	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitPause);
5221	return VINF_EM_RAW_INTERRUPT;
5222	}
5223
5224
5225	/**
5226	* \#VMEXIT handler for IRET (SVM_EXIT_IRET). Conditional \#VMEXIT.
5227	*/
5228	HMSVM_EXIT_DECL hmR0SvmExitIret(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5229	{
5230	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5231
5232	/* Clear NMI blocking. */
5233	VMCPU_FF_CLEAR(pVCpu, VMCPU_FF_BLOCK_NMIS);
5234
5235	/* Indicate that we no longer need to #VMEXIT when the guest is ready to receive NMIs, it is now ready. */
5236	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5237	hmR0SvmClearIretIntercept(pVmcb);
5238
5239	/* Deliver the pending NMI via hmR0SvmEvaluatePendingEvent() and resume guest execution. */
5240	return VINF_SUCCESS;
5241	}
5242
5243
5244	/**
5245	* \#VMEXIT handler for page-fault exceptions (SVM_EXIT_EXCEPTION_E).
5246	* Conditional \#VMEXIT.
5247	*/
5248	HMSVM_EXIT_DECL hmR0SvmExitXcptPF(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5249	{
5250	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5251
5252	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5253
5254	/* See AMD spec. 15.12.15 "#PF (Page Fault)". */
5255	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5256	uint32_t u32ErrCode = pVmcb->ctrl.u64ExitInfo1;
5257	RTGCUINTPTR uFaultAddress = pVmcb->ctrl.u64ExitInfo2;
5258	PVM pVM = pVCpu->CTX_SUFF(pVM);
5259
5260	#if defined(HMSVM_ALWAYS_TRAP_ALL_XCPTS) \|\| defined(HMSVM_ALWAYS_TRAP_PF)
5261	if (pVM->hm.s.fNestedPaging)
5262	{
5263	pVCpu->hm.s.Event.fPending = false; /* In case it's a contributory or vectoring #PF. */
5264	if (!pSvmTransient->fVectoringDoublePF)
5265	{
5266	/* A genuine guest #PF, reflect it to the guest. */
5267	hmR0SvmSetPendingXcptPF(pVCpu, pCtx, u32ErrCode, uFaultAddress);
5268	Log4(("#PF: Guest page fault at %04X:%RGv FaultAddr=%RGv ErrCode=%#x\n", pCtx->cs.Sel, (RTGCPTR)pCtx->rip,
5269	uFaultAddress, u32ErrCode));
5270	}
5271	else
5272	{
5273	/* A guest page-fault occurred during delivery of a page-fault. Inject #DF. */
5274	hmR0SvmSetPendingXcptDF(pVCpu);
5275	Log4(("Pending #DF due to vectoring #PF. NP\n"));
5276	}
5277	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestPF);
5278	return VINF_SUCCESS;
5279	}
5280	#endif
5281
5282	Assert(!pVM->hm.s.fNestedPaging);
5283
5284	#ifdef VBOX_HM_WITH_GUEST_PATCHING
5285	/* Shortcut for APIC TPR reads and writes; only applicable to 32-bit guests. */
5286	if ( pVM->hm.s.fTprPatchingAllowed
5287	&& (uFaultAddress & 0xfff) == 0x80 /* TPR offset. */
5288	&& !(u32ErrCode & X86_TRAP_PF_P) /* Not present. */
5289	&& !CPUMIsGuestInLongModeEx(pCtx)
5290	&& !CPUMGetGuestCPL(pVCpu)
5291	&& pVM->hm.s.cPatches < RT_ELEMENTS(pVM->hm.s.aPatches))
5292	{
5293	RTGCPHYS GCPhysApicBase;
5294	GCPhysApicBase = pCtx->msrApicBase;
5295	GCPhysApicBase &= PAGE_BASE_GC_MASK;
5296
5297	/* Check if the page at the fault-address is the APIC base. */
5298	RTGCPHYS GCPhysPage;
5299	int rc2 = PGMGstGetPage(pVCpu, (RTGCPTR)uFaultAddress, NULL /* pfFlags */, &GCPhysPage);
5300	if ( rc2 == VINF_SUCCESS
5301	&& GCPhysPage == GCPhysApicBase)
5302	{
5303	/* Only attempt to patch the instruction once. */
5304	PHMTPRPATCH pPatch = (PHMTPRPATCH)RTAvloU32Get(&pVM->hm.s.PatchTree, (AVLOU32KEY)pCtx->eip);
5305	if (!pPatch)
5306	return VINF_EM_HM_PATCH_TPR_INSTR;
5307	}
5308	}
5309	#endif
5310
5311	Log4(("#PF: uFaultAddress=%#RX64 CS:RIP=%#04x:%#RX64 u32ErrCode %#RX32 cr3=%#RX64\n", uFaultAddress, pCtx->cs.Sel,
5312	pCtx->rip, u32ErrCode, pCtx->cr3));
5313
5314	/* If it's a vectoring #PF, emulate injecting the original event injection as PGMTrap0eHandler() is incapable
5315	of differentiating between instruction emulation and event injection that caused a #PF. See @bugref{6607}. */
5316	if (pSvmTransient->fVectoringPF)
5317	{
5318	Assert(pVCpu->hm.s.Event.fPending);
5319	return VINF_EM_RAW_INJECT_TRPM_EVENT;
5320	}
5321
5322	TRPMAssertXcptPF(pVCpu, uFaultAddress, u32ErrCode);
5323	int rc = PGMTrap0eHandler(pVCpu, u32ErrCode, CPUMCTX2CORE(pCtx), (RTGCPTR)uFaultAddress);
5324
5325	Log4(("#PF rc=%Rrc\n", rc));
5326
5327	if (rc == VINF_SUCCESS)
5328	{
5329	/* Successfully synced shadow pages tables or emulated an MMIO instruction. */
5330	TRPMResetTrap(pVCpu);
5331	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitShadowPF);
5332	HMCPU_CF_SET(pVCpu, HM_CHANGED_SVM_GUEST_APIC_STATE);
5333	return rc;
5334	}
5335	else if (rc == VINF_EM_RAW_GUEST_TRAP)
5336	{
5337	pVCpu->hm.s.Event.fPending = false; /* In case it's a contributory or vectoring #PF. */
5338
5339	if (!pSvmTransient->fVectoringDoublePF)
5340	{
5341	/* It's a guest page fault and needs to be reflected to the guest. */
5342	u32ErrCode = TRPMGetErrorCode(pVCpu); /* The error code might have been changed. */
5343	TRPMResetTrap(pVCpu);
5344	hmR0SvmSetPendingXcptPF(pVCpu, pCtx, u32ErrCode, uFaultAddress);
5345	}
5346	else
5347	{
5348	/* A guest page-fault occurred during delivery of a page-fault. Inject #DF. */
5349	TRPMResetTrap(pVCpu);
5350	hmR0SvmSetPendingXcptDF(pVCpu);
5351	Log4(("#PF: Pending #DF due to vectoring #PF\n"));
5352	}
5353
5354	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestPF);
5355	return VINF_SUCCESS;
5356	}
5357
5358	TRPMResetTrap(pVCpu);
5359	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitShadowPFEM);
5360	return rc;
5361	}
5362
5363
5364	/**
5365	* \#VMEXIT handler for device-not-available exceptions (SVM_EXIT_EXCEPTION_7).
5366	* Conditional \#VMEXIT.
5367	*/
5368	HMSVM_EXIT_DECL hmR0SvmExitXcptNM(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5369	{
5370	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5371
5372	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5373
5374	/* We're playing with the host CPU state here, make sure we don't preempt or longjmp. */
5375	VMMRZCallRing3Disable(pVCpu);
5376	HM_DISABLE_PREEMPT();
5377
5378	int rc;
5379	/* If the guest FPU was active at the time of the #NM exit, then it's a guest fault. */
5380	if (pSvmTransient->fWasGuestFPUStateActive)
5381	{
5382	rc = VINF_EM_RAW_GUEST_TRAP;
5383	Assert(CPUMIsGuestFPUStateActive(pVCpu) \|\| HMCPU_CF_IS_PENDING(pVCpu, HM_CHANGED_GUEST_CR0));
5384	}
5385	else
5386	{
5387	#ifndef HMSVM_ALWAYS_TRAP_ALL_XCPTS
5388	Assert(!pSvmTransient->fWasGuestFPUStateActive);
5389	#endif
5390	rc = CPUMR0Trap07Handler(pVCpu->CTX_SUFF(pVM), pVCpu, pCtx);
5391	Assert(rc == VINF_EM_RAW_GUEST_TRAP \|\| (rc == VINF_SUCCESS && CPUMIsGuestFPUStateActive(pVCpu)));
5392	}
5393
5394	HM_RESTORE_PREEMPT();
5395	VMMRZCallRing3Enable(pVCpu);
5396
5397	if (rc == VINF_SUCCESS)
5398	{
5399	/* Guest FPU state was activated, we'll want to change CR0 FPU intercepts before the next VM-reentry. */
5400	HMCPU_CF_SET(pVCpu, HM_CHANGED_GUEST_CR0);
5401	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitShadowNM);
5402	pVCpu->hm.s.fPreloadGuestFpu = true;
5403	}
5404	else
5405	{
5406	/* Forward #NM to the guest. */
5407	Assert(rc == VINF_EM_RAW_GUEST_TRAP);
5408	hmR0SvmSetPendingXcptNM(pVCpu);
5409	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestNM);
5410	}
5411	return VINF_SUCCESS;
5412	}
5413
5414
5415	/**
5416	* \#VMEXIT handler for undefined opcode (SVM_EXIT_EXCEPTION_6). Conditional
5417	* \#VMEXIT.
5418	*/
5419	HMSVM_EXIT_DECL hmR0SvmExitXcptUD(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5420	{
5421	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5422
5423	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5424
5425	if (pVCpu->hm.s.fGIMTrapXcptUD)
5426	GIMXcptUD(pVCpu, pCtx, NULL /* pDis */);
5427	else
5428	hmR0SvmSetPendingXcptUD(pVCpu);
5429
5430	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestUD);
5431	return VINF_SUCCESS;
5432	}
5433
5434
5435	/**
5436	* \#VMEXIT handler for math-fault exceptions (SVM_EXIT_EXCEPTION_10).
5437	* Conditional \#VMEXIT.
5438	*/
5439	HMSVM_EXIT_DECL hmR0SvmExitXcptMF(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5440	{
5441	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5442
5443	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5444
5445	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestMF);
5446
5447	if (!(pCtx->cr0 & X86_CR0_NE))
5448	{
5449	PVM pVM = pVCpu->CTX_SUFF(pVM);
5450	PDISSTATE pDis = &pVCpu->hm.s.DisState;
5451	unsigned cbOp;
5452	int rc = EMInterpretDisasCurrent(pVM, pVCpu, pDis, &cbOp);
5453	if (RT_SUCCESS(rc))
5454	{
5455	/* Convert a #MF into a FERR -> IRQ 13. See @bugref{6117}. */
5456	rc = PDMIsaSetIrq(pVCpu->CTX_SUFF(pVM), 13, 1, 0 /* uTagSrc */);
5457	if (RT_SUCCESS(rc))
5458	pCtx->rip += cbOp;
5459	}
5460	else
5461	Log4(("hmR0SvmExitXcptMF: EMInterpretDisasCurrent returned %Rrc uOpCode=%#x\n", rc, pDis->pCurInstr->uOpcode));
5462	return rc;
5463	}
5464
5465	hmR0SvmSetPendingXcptMF(pVCpu);
5466	return VINF_SUCCESS;
5467	}
5468
5469
5470	/**
5471	* \#VMEXIT handler for debug exceptions (SVM_EXIT_EXCEPTION_1). Conditional
5472	* \#VMEXIT.
5473	*/
5474	HMSVM_EXIT_DECL hmR0SvmExitXcptDB(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5475	{
5476	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5477
5478	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5479
5480	STAM_COUNTER_INC(&pVCpu->hm.s.StatExitGuestDB);
5481
5482	/* This can be a fault-type #DB (instruction breakpoint) or a trap-type #DB (data breakpoint). However, for both cases
5483	DR6 and DR7 are updated to what the exception handler expects. See AMD spec. 15.12.2 "#DB (Debug)". */
5484	PSVMVMCB pVmcb = (PSVMVMCB)pVCpu->hm.s.svm.pvVmcb;
5485	PVM pVM = pVCpu->CTX_SUFF(pVM);
5486	int rc = DBGFRZTrap01Handler(pVM, pVCpu, CPUMCTX2CORE(pCtx), pVmcb->guest.u64DR6, pVCpu->hm.s.fSingleInstruction);
5487	if (rc == VINF_EM_RAW_GUEST_TRAP)
5488	{
5489	Log5(("hmR0SvmExitXcptDB: DR6=%#RX64 -> guest trap\n", pVmcb->guest.u64DR6));
5490	if (CPUMIsHyperDebugStateActive(pVCpu))
5491	CPUMSetGuestDR6(pVCpu, CPUMGetGuestDR6(pVCpu) \| pVmcb->guest.u64DR6);
5492
5493	/* Reflect the exception back to the guest. */
5494	hmR0SvmSetPendingXcptDB(pVCpu);
5495	rc = VINF_SUCCESS;
5496	}
5497
5498	/*
5499	* Update DR6.
5500	*/
5501	if (CPUMIsHyperDebugStateActive(pVCpu))
5502	{
5503	Log5(("hmR0SvmExitXcptDB: DR6=%#RX64 -> %Rrc\n", pVmcb->guest.u64DR6, rc));
5504	pVmcb->guest.u64DR6 = X86_DR6_INIT_VAL;
5505	pVmcb->ctrl.u64VmcbCleanBits &= ~HMSVM_VMCB_CLEAN_DRX;
5506	}
5507	else
5508	{
5509	AssertMsg(rc == VINF_SUCCESS, ("rc=%Rrc\n", rc));
5510	Assert(!pVCpu->hm.s.fSingleInstruction && !DBGFIsStepping(pVCpu));
5511	}
5512
5513	return rc;
5514	}
5515
5516
5517	/**
5518	* \#VMEXIT handler for alignment check exceptions (SVM_EXIT_EXCEPTION_11).
5519	* Conditional \#VMEXIT.
5520	*/
5521	HMSVM_EXIT_DECL hmR0SvmExitXcptAC(PVMCPU pVCpu, PCPUMCTX pCtx, PSVMTRANSIENT pSvmTransient)
5522	{
5523	HMSVM_VALIDATE_EXIT_HANDLER_PARAMS();
5524
5525	HMSVM_CHECK_EXIT_DUE_TO_EVENT_DELIVERY();
5526
5527	SVMEVENT Event;
5528	Event.u = 0;
5529	Event.n.u1Valid = 1;
5530	Event.n.u3Type = SVM_EVENT_EXCEPTION;
5531	Event.n.u8Vector = X86_XCPT_AC;
5532	Event.n.u1ErrorCodeValid = 1;
5533	hmR0SvmSetPendingEvent(pVCpu, &Event, 0 /* GCPtrFaultAddress */);
5534	return VINF_SUCCESS;
5535	}
5536
5537	/** @} */
5538

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR0/HMSVMR0.cpp@ 60804

Download in other formats: