HWACCMR0.cpp@ 22429

Last change on this file since 22429 was 22429, checked in by vboxsync, 15 years ago
VMM,x86.h/mac: Be more careful with X86DESCHC.
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 61.4 KB

Line
1	/* $Id: HWACCMR0.cpp 22429 2009-08-25 11:54:39Z vboxsync $ */
2	/** @file
3	* HWACCM - Host Context Ring 0.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22
23	/*******************************************************************************
24	* Header Files *
25	*******************************************************************************/
26	#define LOG_GROUP LOG_GROUP_HWACCM
27	#include <VBox/hwaccm.h>
28	#include "HWACCMInternal.h"
29	#include <VBox/vm.h>
30	#include <VBox/x86.h>
31	#include <VBox/hwacc_vmx.h>
32	#include <VBox/hwacc_svm.h>
33	#include <VBox/pgm.h>
34	#include <VBox/pdm.h>
35	#include <VBox/err.h>
36	#include <VBox/log.h>
37	#include <VBox/selm.h>
38	#include <VBox/iom.h>
39	#include <iprt/assert.h>
40	#include <iprt/asm.h>
41	#include <iprt/cpuset.h>
42	#include <iprt/memobj.h>
43	#include <iprt/param.h>
44	#include <iprt/power.h>
45	#include <iprt/string.h>
46	#include <iprt/thread.h>
47	#include "HWVMXR0.h"
48	#include "HWSVMR0.h"
49
50	/*******************************************************************************
51	* Internal Functions *
52	*******************************************************************************/
53	static DECLCALLBACK(void) hwaccmR0EnableCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
54	static DECLCALLBACK(void) hwaccmR0DisableCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
55	static DECLCALLBACK(void) HWACCMR0InitCPU(RTCPUID idCpu, void pvUser1, void pvUser2);
56	static int hwaccmR0CheckCpuRcArray(int paRc, unsigned cErrorCodes, RTCPUID pidCpu);
57	static DECLCALLBACK(void) hwaccmR0PowerCallback(RTPOWEREVENT enmEvent, void *pvUser);
58
59	/*******************************************************************************
60	* Global Variables *
61	*******************************************************************************/
62
63	static struct
64	{
65	HWACCM_CPUINFO aCpuInfo[RTCPUSET_MAX_CPUS];
66
67	/** Ring 0 handlers for VT-x and AMD-V. */
68	DECLR0CALLBACKMEMBER(int, pfnEnterSession,(PVM pVM, PVMCPU pVCpu, PHWACCM_CPUINFO pCpu));
69	DECLR0CALLBACKMEMBER(int, pfnLeaveSession,(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx));
70	DECLR0CALLBACKMEMBER(int, pfnSaveHostState,(PVM pVM, PVMCPU pVCpu));
71	DECLR0CALLBACKMEMBER(int, pfnLoadGuestState,(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx));
72	DECLR0CALLBACKMEMBER(int, pfnRunGuestCode,(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx));
73	DECLR0CALLBACKMEMBER(int, pfnEnableCpu, (PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys));
74	DECLR0CALLBACKMEMBER(int, pfnDisableCpu, (PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys));
75	DECLR0CALLBACKMEMBER(int, pfnInitVM, (PVM pVM));
76	DECLR0CALLBACKMEMBER(int, pfnTermVM, (PVM pVM));
77	DECLR0CALLBACKMEMBER(int, pfnSetupVM, (PVM pVM));
78
79	/** Maximum ASID allowed. */
80	uint32_t uMaxASID;
81
82	struct
83	{
84	/** Set by the ring-0 driver to indicate VMX is supported by the CPU. */
85	bool fSupported;
86	/** Whether we're using SUPR0EnableVTx or not. */
87	bool fUsingSUPR0EnableVTx;
88
89	/** Host CR4 value (set by ring-0 VMX init) */
90	uint64_t hostCR4;
91
92	/** VMX MSR values */
93	struct
94	{
95	uint64_t feature_ctrl;
96	uint64_t vmx_basic_info;
97	VMX_CAPABILITY vmx_pin_ctls;
98	VMX_CAPABILITY vmx_proc_ctls;
99	VMX_CAPABILITY vmx_proc_ctls2;
100	VMX_CAPABILITY vmx_exit;
101	VMX_CAPABILITY vmx_entry;
102	uint64_t vmx_misc;
103	uint64_t vmx_cr0_fixed0;
104	uint64_t vmx_cr0_fixed1;
105	uint64_t vmx_cr4_fixed0;
106	uint64_t vmx_cr4_fixed1;
107	uint64_t vmx_vmcs_enum;
108	uint64_t vmx_eptcaps;
109	} msr;
110	/* Last instruction error */
111	uint32_t ulLastInstrError;
112	} vmx;
113	struct
114	{
115	/** Set by the ring-0 driver to indicate SVM is supported by the CPU. */
116	bool fSupported;
117
118	/** SVM revision. */
119	uint32_t u32Rev;
120
121	/** SVM feature bits from cpuid 0x8000000a */
122	uint32_t u32Features;
123	} svm;
124	/** Saved error from detection */
125	int32_t lLastError;
126
127	struct
128	{
129	uint32_t u32AMDFeatureECX;
130	uint32_t u32AMDFeatureEDX;
131	} cpuid;
132
133	HWACCMSTATE enmHwAccmState;
134
135	volatile bool fSuspended;
136	} HWACCMR0Globals;
137
138
139
140	/**
141	* Does global Ring-0 HWACCM initialization.
142	*
143	* @returns VBox status code.
144	*/
145	VMMR0DECL(int) HWACCMR0Init(void)
146	{
147	int rc;
148
149	memset(&HWACCMR0Globals, 0, sizeof(HWACCMR0Globals));
150	HWACCMR0Globals.enmHwAccmState = HWACCMSTATE_UNINITIALIZED;
151	for (unsigned i = 0; i < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo); i++)
152	HWACCMR0Globals.aCpuInfo[i].pMemObj = NIL_RTR0MEMOBJ;
153
154	/* Fill in all callbacks with placeholders. */
155	HWACCMR0Globals.pfnEnterSession = HWACCMR0DummyEnter;
156	HWACCMR0Globals.pfnLeaveSession = HWACCMR0DummyLeave;
157	HWACCMR0Globals.pfnSaveHostState = HWACCMR0DummySaveHostState;
158	HWACCMR0Globals.pfnLoadGuestState = HWACCMR0DummyLoadGuestState;
159	HWACCMR0Globals.pfnRunGuestCode = HWACCMR0DummyRunGuestCode;
160	HWACCMR0Globals.pfnEnableCpu = HWACCMR0DummyEnableCpu;
161	HWACCMR0Globals.pfnDisableCpu = HWACCMR0DummyDisableCpu;
162	HWACCMR0Globals.pfnInitVM = HWACCMR0DummyInitVM;
163	HWACCMR0Globals.pfnTermVM = HWACCMR0DummyTermVM;
164	HWACCMR0Globals.pfnSetupVM = HWACCMR0DummySetupVM;
165
166	/*
167	* Check for VT-x and AMD-V capabilities
168	*/
169	if (ASMHasCpuId())
170	{
171	uint32_t u32FeaturesECX;
172	uint32_t u32Dummy;
173	uint32_t u32FeaturesEDX;
174	uint32_t u32VendorEBX, u32VendorECX, u32VendorEDX;
175
176	ASMCpuId(0, &u32Dummy, &u32VendorEBX, &u32VendorECX, &u32VendorEDX);
177	ASMCpuId(1, &u32Dummy, &u32Dummy, &u32FeaturesECX, &u32FeaturesEDX);
178	/* Query AMD features. */
179	ASMCpuId(0x80000001, &u32Dummy, &u32Dummy, &HWACCMR0Globals.cpuid.u32AMDFeatureECX, &HWACCMR0Globals.cpuid.u32AMDFeatureEDX);
180
181	if ( u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX
182	&& u32VendorECX == X86_CPUID_VENDOR_INTEL_ECX
183	&& u32VendorEDX == X86_CPUID_VENDOR_INTEL_EDX
184	)
185	{
186	/*
187	* Read all VMX MSRs if VMX is available. (same goes for RDMSR/WRMSR)
188	* We also assume all VMX-enabled CPUs support fxsave/fxrstor.
189	*/
190	if ( (u32FeaturesECX & X86_CPUID_FEATURE_ECX_VMX)
191	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_MSR)
192	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_FXSR)
193	)
194	{
195	int aRc[RTCPUSET_MAX_CPUS];
196	RTCPUID idCpu = 0;
197
198	HWACCMR0Globals.vmx.msr.feature_ctrl = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
199
200	/*
201	* First try use native kernel API for controlling VT-x.
202	* (This is only supported by some Mac OS X kernels atm.)
203	*/
204	HWACCMR0Globals.lLastError = rc = SUPR0EnableVTx(true /* fEnable */);
205	if (rc != VERR_NOT_SUPPORTED)
206	{
207	AssertMsg(rc == VINF_SUCCESS \|\| rc == VERR_VMX_IN_VMX_ROOT_MODE \|\| rc == VERR_VMX_NO_VMX, ("%Rrc\n", rc));
208	HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx = true;
209	if (RT_SUCCESS(rc))
210	{
211	HWACCMR0Globals.vmx.fSupported = true;
212	rc = SUPR0EnableVTx(false /* fEnable */);
213	AssertRC(rc);
214	}
215	}
216	else
217	{
218	HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx = false;
219
220	/* We need to check if VT-x has been properly initialized on all CPUs. Some BIOSes do a lousy job. */
221	memset(aRc, 0, sizeof(aRc));
222	HWACCMR0Globals.lLastError = RTMpOnAll(HWACCMR0InitCPU, (void *)u32VendorEBX, aRc);
223
224	/* Check the return code of all invocations. */
225	if (RT_SUCCESS(HWACCMR0Globals.lLastError))
226	HWACCMR0Globals.lLastError = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
227	}
228	if (RT_SUCCESS(HWACCMR0Globals.lLastError))
229	{
230	/* Reread in case we've changed it. */
231	HWACCMR0Globals.vmx.msr.feature_ctrl = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
232
233	if ( (HWACCMR0Globals.vmx.msr.feature_ctrl & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
234	== (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
235	{
236	RTR0MEMOBJ pScatchMemObj;
237	void *pvScatchPage;
238	RTHCPHYS pScatchPagePhys;
239
240	HWACCMR0Globals.vmx.msr.vmx_basic_info = ASMRdMsr(MSR_IA32_VMX_BASIC_INFO);
241	HWACCMR0Globals.vmx.msr.vmx_pin_ctls.u = ASMRdMsr(MSR_IA32_VMX_PINBASED_CTLS);
242	HWACCMR0Globals.vmx.msr.vmx_proc_ctls.u = ASMRdMsr(MSR_IA32_VMX_PROCBASED_CTLS);
243	HWACCMR0Globals.vmx.msr.vmx_exit.u = ASMRdMsr(MSR_IA32_VMX_EXIT_CTLS);
244	HWACCMR0Globals.vmx.msr.vmx_entry.u = ASMRdMsr(MSR_IA32_VMX_ENTRY_CTLS);
245	HWACCMR0Globals.vmx.msr.vmx_misc = ASMRdMsr(MSR_IA32_VMX_MISC);
246	HWACCMR0Globals.vmx.msr.vmx_cr0_fixed0 = ASMRdMsr(MSR_IA32_VMX_CR0_FIXED0);
247	HWACCMR0Globals.vmx.msr.vmx_cr0_fixed1 = ASMRdMsr(MSR_IA32_VMX_CR0_FIXED1);
248	HWACCMR0Globals.vmx.msr.vmx_cr4_fixed0 = ASMRdMsr(MSR_IA32_VMX_CR4_FIXED0);
249	HWACCMR0Globals.vmx.msr.vmx_cr4_fixed1 = ASMRdMsr(MSR_IA32_VMX_CR4_FIXED1);
250	HWACCMR0Globals.vmx.msr.vmx_vmcs_enum = ASMRdMsr(MSR_IA32_VMX_VMCS_ENUM);
251	/* VPID 16 bits ASID. */
252	HWACCMR0Globals.uMaxASID = 0x10000; /* exclusive */
253
254	if (HWACCMR0Globals.vmx.msr.vmx_proc_ctls.n.allowed1 & VMX_VMCS_CTRL_PROC_EXEC_USE_SECONDARY_EXEC_CTRL)
255	{
256	HWACCMR0Globals.vmx.msr.vmx_proc_ctls2.u = ASMRdMsr(MSR_IA32_VMX_PROCBASED_CTLS2);
257	if (HWACCMR0Globals.vmx.msr.vmx_proc_ctls2.n.allowed1 & (VMX_VMCS_CTRL_PROC_EXEC2_EPT\|VMX_VMCS_CTRL_PROC_EXEC2_VPID))
258	HWACCMR0Globals.vmx.msr.vmx_eptcaps = ASMRdMsr(MSR_IA32_VMX_EPT_CAPS);
259	}
260
261	if (!HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx)
262	{
263	HWACCMR0Globals.vmx.hostCR4 = ASMGetCR4();
264
265	rc = RTR0MemObjAllocCont(&pScatchMemObj, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
266	if (RT_FAILURE(rc))
267	return rc;
268
269	pvScatchPage = RTR0MemObjAddress(pScatchMemObj);
270	pScatchPagePhys = RTR0MemObjGetPagePhysAddr(pScatchMemObj, 0);
271	memset(pvScatchPage, 0, PAGE_SIZE);
272
273	/* Set revision dword at the beginning of the structure. */
274	(uint32_t )pvScatchPage = MSR_IA32_VMX_BASIC_INFO_VMCS_ID(HWACCMR0Globals.vmx.msr.vmx_basic_info);
275
276	/* Make sure we don't get rescheduled to another cpu during this probe. */
277	RTCCUINTREG fFlags = ASMIntDisableFlags();
278
279	/*
280	* Check CR4.VMXE
281	*/
282	if (!(HWACCMR0Globals.vmx.hostCR4 & X86_CR4_VMXE))
283	{
284	/* In theory this bit could be cleared behind our back. Which would cause #UD faults when we
285	* try to execute the VMX instructions...
286	*/
287	ASMSetCR4(HWACCMR0Globals.vmx.hostCR4 \| X86_CR4_VMXE);
288	}
289
290	/* Enter VMX Root Mode */
291	rc = VMXEnable(pScatchPagePhys);
292	if (RT_FAILURE(rc))
293	{
294	/* KVM leaves the CPU in VMX root mode. Not only is this not allowed, it will crash the host when we enter raw mode, because
295	* (a) clearing X86_CR4_VMXE in CR4 causes a #GP (we no longer modify this bit)
296	* (b) turning off paging causes a #GP (unavoidable when switching from long to 32 bits mode or 32 bits to PAE)
297	*
298	* They should fix their code, but until they do we simply refuse to run.
299	*/
300	HWACCMR0Globals.lLastError = VERR_VMX_IN_VMX_ROOT_MODE;
301	}
302	else
303	{
304	HWACCMR0Globals.vmx.fSupported = true;
305	VMXDisable();
306	}
307
308	/* Restore CR4 again; don't leave the X86_CR4_VMXE flag set if it wasn't so before (some software could incorrectly think it's in VMX mode) */
309	ASMSetCR4(HWACCMR0Globals.vmx.hostCR4);
310	ASMSetFlags(fFlags);
311
312	RTR0MemObjFree(pScatchMemObj, false);
313	if (RT_FAILURE(HWACCMR0Globals.lLastError))
314	return HWACCMR0Globals.lLastError;
315	}
316	}
317	else
318	{
319	AssertFailed(); /* can't hit this case anymore */
320	HWACCMR0Globals.lLastError = VERR_VMX_ILLEGAL_FEATURE_CONTROL_MSR;
321	}
322	}
323	#ifdef LOG_ENABLED
324	else
325	SUPR0Printf("HWACCMR0InitCPU failed with rc=%d\n", HWACCMR0Globals.lLastError);
326	#endif
327	}
328	else
329	HWACCMR0Globals.lLastError = VERR_VMX_NO_VMX;
330	}
331	else
332	if ( u32VendorEBX == X86_CPUID_VENDOR_AMD_EBX
333	&& u32VendorECX == X86_CPUID_VENDOR_AMD_ECX
334	&& u32VendorEDX == X86_CPUID_VENDOR_AMD_EDX
335	)
336	{
337	/*
338	* Read all SVM MSRs if SVM is available. (same goes for RDMSR/WRMSR)
339	* We also assume all SVM-enabled CPUs support fxsave/fxrstor.
340	*/
341	if ( (HWACCMR0Globals.cpuid.u32AMDFeatureECX & X86_CPUID_AMD_FEATURE_ECX_SVM)
342	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_MSR)
343	&& (u32FeaturesEDX & X86_CPUID_FEATURE_EDX_FXSR)
344	)
345	{
346	int aRc[RTCPUSET_MAX_CPUS];
347	RTCPUID idCpu = 0;
348
349	/* We need to check if AMD-V has been properly initialized on all CPUs. Some BIOSes might do a poor job. */
350	memset(aRc, 0, sizeof(aRc));
351	rc = RTMpOnAll(HWACCMR0InitCPU, (void *)u32VendorEBX, aRc);
352	AssertRC(rc);
353
354	/* Check the return code of all invocations. */
355	if (RT_SUCCESS(rc))
356	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
357
358	AssertMsgRC(rc, ("HWACCMR0InitCPU failed for cpu %d with rc=%d\n", idCpu, rc));
359
360	if (RT_SUCCESS(rc))
361	{
362	/* Query AMD features. */
363	ASMCpuId(0x8000000A, &HWACCMR0Globals.svm.u32Rev, &HWACCMR0Globals.uMaxASID, &u32Dummy, &HWACCMR0Globals.svm.u32Features);
364
365	HWACCMR0Globals.svm.fSupported = true;
366	}
367	else
368	HWACCMR0Globals.lLastError = rc;
369	}
370	else
371	HWACCMR0Globals.lLastError = VERR_SVM_NO_SVM;
372	}
373	else
374	HWACCMR0Globals.lLastError = VERR_HWACCM_UNKNOWN_CPU;
375	}
376	else
377	HWACCMR0Globals.lLastError = VERR_HWACCM_NO_CPUID;
378
379	if (HWACCMR0Globals.vmx.fSupported)
380	{
381	HWACCMR0Globals.pfnEnterSession = VMXR0Enter;
382	HWACCMR0Globals.pfnLeaveSession = VMXR0Leave;
383	HWACCMR0Globals.pfnSaveHostState = VMXR0SaveHostState;
384	HWACCMR0Globals.pfnLoadGuestState = VMXR0LoadGuestState;
385	HWACCMR0Globals.pfnRunGuestCode = VMXR0RunGuestCode;
386	HWACCMR0Globals.pfnEnableCpu = VMXR0EnableCpu;
387	HWACCMR0Globals.pfnDisableCpu = VMXR0DisableCpu;
388	HWACCMR0Globals.pfnInitVM = VMXR0InitVM;
389	HWACCMR0Globals.pfnTermVM = VMXR0TermVM;
390	HWACCMR0Globals.pfnSetupVM = VMXR0SetupVM;
391	}
392	else
393	if (HWACCMR0Globals.svm.fSupported)
394	{
395	HWACCMR0Globals.pfnEnterSession = SVMR0Enter;
396	HWACCMR0Globals.pfnLeaveSession = SVMR0Leave;
397	HWACCMR0Globals.pfnSaveHostState = SVMR0SaveHostState;
398	HWACCMR0Globals.pfnLoadGuestState = SVMR0LoadGuestState;
399	HWACCMR0Globals.pfnRunGuestCode = SVMR0RunGuestCode;
400	HWACCMR0Globals.pfnEnableCpu = SVMR0EnableCpu;
401	HWACCMR0Globals.pfnDisableCpu = SVMR0DisableCpu;
402	HWACCMR0Globals.pfnInitVM = SVMR0InitVM;
403	HWACCMR0Globals.pfnTermVM = SVMR0TermVM;
404	HWACCMR0Globals.pfnSetupVM = SVMR0SetupVM;
405	}
406
407	if (!HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx)
408	{
409	rc = RTPowerNotificationRegister(hwaccmR0PowerCallback, 0);
410	AssertRC(rc);
411	}
412
413	return VINF_SUCCESS;
414	}
415
416
417	/**
418	* Checks the error code array filled in for each cpu in the system.
419	*
420	* @returns VBox status code.
421	* @param paRc Error code array
422	* @param cErrorCodes Array size
423	* @param pidCpu Value of the first cpu that set an error (out)
424	*/
425	static int hwaccmR0CheckCpuRcArray(int paRc, unsigned cErrorCodes, RTCPUID pidCpu)
426	{
427	int rc = VINF_SUCCESS;
428
429	Assert(cErrorCodes == RTCPUSET_MAX_CPUS);
430
431	for (unsigned i=0;i<cErrorCodes;i++)
432	{
433	if (RTMpIsCpuOnline(i))
434	{
435	if (RT_FAILURE(paRc[i]))
436	{
437	rc = paRc[i];
438	*pidCpu = i;
439	break;
440	}
441	}
442	}
443	return rc;
444	}
445
446	/**
447	* Does global Ring-0 HWACCM termination.
448	*
449	* @returns VBox status code.
450	*/
451	VMMR0DECL(int) HWACCMR0Term(void)
452	{
453	int rc;
454	if ( HWACCMR0Globals.vmx.fSupported
455	&& HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx)
456	{
457	rc = SUPR0EnableVTx(false /* fEnable */);
458	for (unsigned iCpu = 0; iCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo); iCpu++)
459	{
460	HWACCMR0Globals.aCpuInfo[iCpu].fConfigured = false;
461	Assert(HWACCMR0Globals.aCpuInfo[iCpu].pMemObj == NIL_RTR0MEMOBJ);
462	}
463	}
464	else
465	{
466	int aRc[RTCPUSET_MAX_CPUS];
467
468	Assert(!HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx);
469	if (!HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx)
470	{
471	rc = RTPowerNotificationDeregister(hwaccmR0PowerCallback, 0);
472	Assert(RT_SUCCESS(rc));
473	}
474
475	memset(aRc, 0, sizeof(aRc));
476	rc = RTMpOnAll(hwaccmR0DisableCPU, aRc, NULL);
477	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
478
479	/* Free the per-cpu pages used for VT-x and AMD-V */
480	for (unsigned i=0;i<RT_ELEMENTS(HWACCMR0Globals.aCpuInfo);i++)
481	{
482	AssertMsgRC(aRc[i], ("hwaccmR0DisableCPU failed for cpu %d with rc=%d\n", i, aRc[i]));
483	if (HWACCMR0Globals.aCpuInfo[i].pMemObj != NIL_RTR0MEMOBJ)
484	{
485	RTR0MemObjFree(HWACCMR0Globals.aCpuInfo[i].pMemObj, false);
486	HWACCMR0Globals.aCpuInfo[i].pMemObj = NIL_RTR0MEMOBJ;
487	}
488	}
489	}
490	return rc;
491	}
492
493
494	/**
495	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
496	* is to be called on the target cpus.
497	*
498	* @param idCpu The identifier for the CPU the function is called on.
499	* @param pvUser1 The 1st user argument.
500	* @param pvUser2 The 2nd user argument.
501	*/
502	static DECLCALLBACK(void) HWACCMR0InitCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
503	{
504	unsigned u32VendorEBX = (uintptr_t)pvUser1;
505	int paRc = (int )pvUser2;
506	uint64_t val;
507
508	#if defined(LOG_ENABLED) && !defined(DEBUG_bird)
509	SUPR0Printf("HWACCMR0InitCPU cpu %d\n", idCpu);
510	#endif
511	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
512
513	if (u32VendorEBX == X86_CPUID_VENDOR_INTEL_EBX)
514	{
515	val = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
516
517	/*
518	* Both the LOCK and VMXON bit must be set; otherwise VMXON will generate a #GP.
519	* Once the lock bit is set, this MSR can no longer be modified.
520	*/
521	if ( !(val & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
522	\|\| ((val & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK)) == MSR_IA32_FEATURE_CONTROL_VMXON) /* Some BIOSes forget to set the locked bit. */
523	)
524	{
525	/* MSR is not yet locked; we can change it ourselves here */
526	ASMWrMsr(MSR_IA32_FEATURE_CONTROL, HWACCMR0Globals.vmx.msr.feature_ctrl \| MSR_IA32_FEATURE_CONTROL_VMXON \| MSR_IA32_FEATURE_CONTROL_LOCK);
527	val = ASMRdMsr(MSR_IA32_FEATURE_CONTROL);
528	}
529	if ( (val & (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
530	== (MSR_IA32_FEATURE_CONTROL_VMXON\|MSR_IA32_FEATURE_CONTROL_LOCK))
531	paRc[idCpu] = VINF_SUCCESS;
532	else
533	paRc[idCpu] = VERR_VMX_MSR_LOCKED_OR_DISABLED;
534	}
535	else
536	if (u32VendorEBX == X86_CPUID_VENDOR_AMD_EBX)
537	{
538	/* Check if SVM is disabled */
539	val = ASMRdMsr(MSR_K8_VM_CR);
540	if (!(val & MSR_K8_VM_CR_SVM_DISABLE))
541	{
542	/* Turn on SVM in the EFER MSR. */
543	val = ASMRdMsr(MSR_K6_EFER);
544	if (!(val & MSR_K6_EFER_SVME))
545	ASMWrMsr(MSR_K6_EFER, val \| MSR_K6_EFER_SVME);
546
547	/* Paranoia. */
548	val = ASMRdMsr(MSR_K6_EFER);
549	if (val & MSR_K6_EFER_SVME)
550	{
551	/* Restore previous value. */
552	ASMWrMsr(MSR_K6_EFER, val & ~MSR_K6_EFER_SVME);
553	paRc[idCpu] = VINF_SUCCESS;
554	}
555	else
556	paRc[idCpu] = VERR_SVM_ILLEGAL_EFER_MSR;
557	}
558	else
559	paRc[idCpu] = HWACCMR0Globals.lLastError = VERR_SVM_DISABLED;
560	}
561	else
562	AssertFailed(); /* can't happen */
563	return;
564	}
565
566
567	/**
568	* Sets up HWACCM on all cpus.
569	*
570	* @returns VBox status code.
571	* @param pVM The VM to operate on.
572	*
573	*/
574	VMMR0DECL(int) HWACCMR0EnableAllCpus(PVM pVM)
575	{
576	AssertCompile(sizeof(HWACCMR0Globals.enmHwAccmState) == sizeof(uint32_t));
577
578	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
579	if (ASMAtomicReadBool(&HWACCMR0Globals.fSuspended))
580	return VERR_HWACCM_SUSPEND_PENDING;
581
582	if (ASMAtomicCmpXchgU32((volatile uint32_t *)&HWACCMR0Globals.enmHwAccmState, HWACCMSTATE_ENABLED, HWACCMSTATE_UNINITIALIZED))
583	{
584	int rc;
585
586	if ( HWACCMR0Globals.vmx.fSupported
587	&& HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx)
588	{
589	rc = SUPR0EnableVTx(true /* fEnable */);
590	if (RT_SUCCESS(rc))
591	{
592	for (unsigned iCpu = 0; iCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo); iCpu++)
593	{
594	HWACCMR0Globals.aCpuInfo[iCpu].fConfigured = true;
595	Assert(HWACCMR0Globals.aCpuInfo[iCpu].pMemObj == NIL_RTR0MEMOBJ);
596	}
597	}
598	else
599	AssertMsgFailed(("HWACCMR0EnableAllCpus/SUPR0EnableVTx: rc=%Rrc\n", rc));
600	}
601	else
602	{
603	int aRc[RTCPUSET_MAX_CPUS];
604	RTCPUID idCpu = 0;
605
606	memset(aRc, 0, sizeof(aRc));
607
608	/* Allocate one page per cpu for the global vt-x and amd-v pages */
609	for (unsigned i=0;i<RT_ELEMENTS(HWACCMR0Globals.aCpuInfo);i++)
610	{
611	Assert(!HWACCMR0Globals.aCpuInfo[i].pMemObj);
612
613	/** @todo this is rather dangerous if cpus can be taken offline; we don't care for now */
614	if (RTMpIsCpuOnline(i))
615	{
616	rc = RTR0MemObjAllocCont(&HWACCMR0Globals.aCpuInfo[i].pMemObj, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
617	AssertRC(rc);
618	if (RT_FAILURE(rc))
619	return rc;
620
621	void *pvR0 = RTR0MemObjAddress(HWACCMR0Globals.aCpuInfo[i].pMemObj);
622	Assert(pvR0);
623	ASMMemZeroPage(pvR0);
624
625	#if defined(LOG_ENABLED) && !defined(DEBUG_bird)
626	SUPR0Printf("address %x phys %x\n", pvR0, (uint32_t)RTR0MemObjGetPagePhysAddr(HWACCMR0Globals.aCpuInfo[i].pMemObj, 0));
627	#endif
628	}
629	}
630	/* First time, so initialize each cpu/core */
631	rc = RTMpOnAll(hwaccmR0EnableCPU, (void *)pVM, aRc);
632
633	/* Check the return code of all invocations. */
634	if (RT_SUCCESS(rc))
635	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
636	AssertMsgRC(rc, ("HWACCMR0EnableAllCpus failed for cpu %d with rc=%d\n", idCpu, rc));
637	}
638
639	return rc;
640	}
641	return VINF_SUCCESS;
642	}
643
644	/**
645	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
646	* is to be called on the target cpus.
647	*
648	* @param idCpu The identifier for the CPU the function is called on.
649	* @param pvUser1 The 1st user argument.
650	* @param pvUser2 The 2nd user argument.
651	*/
652	static DECLCALLBACK(void) hwaccmR0EnableCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
653	{
654	PVM pVM = (PVM)pvUser1; /* can be NULL! */
655	int paRc = (int )pvUser2;
656	void *pvPageCpu;
657	RTHCPHYS pPageCpuPhys;
658	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
659
660	Assert(!HWACCMR0Globals.vmx.fSupported \|\| !HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx);
661	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
662	Assert(idCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo));
663	Assert(!pCpu->fConfigured);
664	Assert(ASMAtomicReadBool(&pCpu->fInUse) == false);
665
666	pCpu->idCpu = idCpu;
667
668	/* Make sure we start with a clean TLB. */
669	pCpu->fFlushTLB = true;
670
671	pCpu->uCurrentASID = 0; /* we'll aways increment this the first time (host uses ASID 0) */
672	pCpu->cTLBFlushes = 0;
673
674	/* Should never happen */
675	if (!pCpu->pMemObj)
676	{
677	AssertFailed();
678	paRc[idCpu] = VERR_INTERNAL_ERROR;
679	return;
680	}
681
682	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
683	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
684
685	paRc[idCpu] = HWACCMR0Globals.pfnEnableCpu(pCpu, pVM, pvPageCpu, pPageCpuPhys);
686	AssertRC(paRc[idCpu]);
687	if (RT_SUCCESS(paRc[idCpu]))
688	pCpu->fConfigured = true;
689
690	return;
691	}
692
693	/**
694	* Worker function passed to RTMpOnAll, RTMpOnOthers and RTMpOnSpecific that
695	* is to be called on the target cpus.
696	*
697	* @param idCpu The identifier for the CPU the function is called on.
698	* @param pvUser1 The 1st user argument.
699	* @param pvUser2 The 2nd user argument.
700	*/
701	static DECLCALLBACK(void) hwaccmR0DisableCPU(RTCPUID idCpu, void pvUser1, void pvUser2)
702	{
703	void *pvPageCpu;
704	RTHCPHYS pPageCpuPhys;
705	int paRc = (int )pvUser1;
706	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
707
708	Assert(!HWACCMR0Globals.vmx.fSupported \|\| !HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx);
709	Assert(idCpu == (RTCPUID)RTMpCpuIdToSetIndex(idCpu)); /// @todo fix idCpu == index assumption (rainy day)
710	Assert(idCpu < RT_ELEMENTS(HWACCMR0Globals.aCpuInfo));
711	Assert(ASMAtomicReadBool(&pCpu->fInUse) == false);
712	Assert(!pCpu->fConfigured \|\| pCpu->pMemObj);
713
714	if (!pCpu->pMemObj)
715	return;
716
717	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
718	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
719
720	if (pCpu->fConfigured)
721	{
722	paRc[idCpu] = HWACCMR0Globals.pfnDisableCpu(pCpu, pvPageCpu, pPageCpuPhys);
723	AssertRC(paRc[idCpu]);
724	pCpu->fConfigured = false;
725	}
726	else
727	paRc[idCpu] = VINF_SUCCESS; /* nothing to do */
728
729	pCpu->uCurrentASID = 0;
730	return;
731	}
732
733	/**
734	* Called whenever a system power state change occurs.
735	*
736	* @param enmEvent Power event
737	* @param pvUser User argument
738	*/
739	static DECLCALLBACK(void) hwaccmR0PowerCallback(RTPOWEREVENT enmEvent, void *pvUser)
740	{
741	NOREF(pvUser);
742	Assert(!HWACCMR0Globals.vmx.fSupported \|\| !HWACCMR0Globals.vmx.fUsingSUPR0EnableVTx);
743
744	#ifdef LOG_ENABLED
745	if (enmEvent == RTPOWEREVENT_SUSPEND)
746	SUPR0Printf("hwaccmR0PowerCallback RTPOWEREVENT_SUSPEND\n");
747	else
748	SUPR0Printf("hwaccmR0PowerCallback RTPOWEREVENT_RESUME\n");
749	#endif
750
751	if (enmEvent == RTPOWEREVENT_SUSPEND)
752	ASMAtomicWriteBool(&HWACCMR0Globals.fSuspended, true);
753
754	if (HWACCMR0Globals.enmHwAccmState == HWACCMSTATE_ENABLED)
755	{
756	int aRc[RTCPUSET_MAX_CPUS];
757	int rc;
758	RTCPUID idCpu;
759
760	memset(aRc, 0, sizeof(aRc));
761	if (enmEvent == RTPOWEREVENT_SUSPEND)
762	{
763	/* Turn off VT-x or AMD-V on all CPUs. */
764	rc = RTMpOnAll(hwaccmR0DisableCPU, aRc, NULL);
765	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
766	}
767	else
768	{
769	/* Reinit the CPUs from scratch as the suspend state has messed with the MSRs. */
770	rc = RTMpOnAll(HWACCMR0InitCPU, (void *)((HWACCMR0Globals.vmx.fSupported) ? X86_CPUID_VENDOR_INTEL_EBX : X86_CPUID_VENDOR_AMD_EBX), aRc);
771	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
772
773	if (RT_SUCCESS(rc))
774	rc = hwaccmR0CheckCpuRcArray(aRc, RT_ELEMENTS(aRc), &idCpu);
775	#ifdef LOG_ENABLED
776	if (RT_FAILURE(rc))
777	SUPR0Printf("hwaccmR0PowerCallback HWACCMR0InitCPU failed with %d\n", rc);
778	#endif
779
780	/* Turn VT-x or AMD-V back on on all CPUs. */
781	rc = RTMpOnAll(hwaccmR0EnableCPU, NULL, aRc);
782	Assert(RT_SUCCESS(rc) \|\| rc == VERR_NOT_SUPPORTED);
783	}
784	}
785	if (enmEvent == RTPOWEREVENT_RESUME)
786	ASMAtomicWriteBool(&HWACCMR0Globals.fSuspended, false);
787	}
788
789
790	/**
791	* Does Ring-0 per VM HWACCM initialization.
792	*
793	* This is mainly to check that the Host CPU mode is compatible
794	* with VMX.
795	*
796	* @returns VBox status code.
797	* @param pVM The VM to operate on.
798	*/
799	VMMR0DECL(int) HWACCMR0InitVM(PVM pVM)
800	{
801	int rc;
802
803	AssertReturn(pVM, VERR_INVALID_PARAMETER);
804
805	#ifdef LOG_ENABLED
806	SUPR0Printf("HWACCMR0InitVM: %p\n", pVM);
807	#endif
808
809	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
810	if (ASMAtomicReadBool(&HWACCMR0Globals.fSuspended))
811	return VERR_HWACCM_SUSPEND_PENDING;
812
813	pVM->hwaccm.s.vmx.fSupported = HWACCMR0Globals.vmx.fSupported;
814	pVM->hwaccm.s.svm.fSupported = HWACCMR0Globals.svm.fSupported;
815
816	pVM->hwaccm.s.vmx.msr.feature_ctrl = HWACCMR0Globals.vmx.msr.feature_ctrl;
817	pVM->hwaccm.s.vmx.hostCR4 = HWACCMR0Globals.vmx.hostCR4;
818	pVM->hwaccm.s.vmx.msr.vmx_basic_info = HWACCMR0Globals.vmx.msr.vmx_basic_info;
819	pVM->hwaccm.s.vmx.msr.vmx_pin_ctls = HWACCMR0Globals.vmx.msr.vmx_pin_ctls;
820	pVM->hwaccm.s.vmx.msr.vmx_proc_ctls = HWACCMR0Globals.vmx.msr.vmx_proc_ctls;
821	pVM->hwaccm.s.vmx.msr.vmx_proc_ctls2 = HWACCMR0Globals.vmx.msr.vmx_proc_ctls2;
822	pVM->hwaccm.s.vmx.msr.vmx_exit = HWACCMR0Globals.vmx.msr.vmx_exit;
823	pVM->hwaccm.s.vmx.msr.vmx_entry = HWACCMR0Globals.vmx.msr.vmx_entry;
824	pVM->hwaccm.s.vmx.msr.vmx_misc = HWACCMR0Globals.vmx.msr.vmx_misc;
825	pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed0 = HWACCMR0Globals.vmx.msr.vmx_cr0_fixed0;
826	pVM->hwaccm.s.vmx.msr.vmx_cr0_fixed1 = HWACCMR0Globals.vmx.msr.vmx_cr0_fixed1;
827	pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed0 = HWACCMR0Globals.vmx.msr.vmx_cr4_fixed0;
828	pVM->hwaccm.s.vmx.msr.vmx_cr4_fixed1 = HWACCMR0Globals.vmx.msr.vmx_cr4_fixed1;
829	pVM->hwaccm.s.vmx.msr.vmx_vmcs_enum = HWACCMR0Globals.vmx.msr.vmx_vmcs_enum;
830	pVM->hwaccm.s.vmx.msr.vmx_eptcaps = HWACCMR0Globals.vmx.msr.vmx_eptcaps;
831	pVM->hwaccm.s.svm.u32Rev = HWACCMR0Globals.svm.u32Rev;
832	pVM->hwaccm.s.svm.u32Features = HWACCMR0Globals.svm.u32Features;
833	pVM->hwaccm.s.cpuid.u32AMDFeatureECX = HWACCMR0Globals.cpuid.u32AMDFeatureECX;
834	pVM->hwaccm.s.cpuid.u32AMDFeatureEDX = HWACCMR0Globals.cpuid.u32AMDFeatureEDX;
835	pVM->hwaccm.s.lLastError = HWACCMR0Globals.lLastError;
836
837	pVM->hwaccm.s.uMaxASID = HWACCMR0Globals.uMaxASID;
838
839
840	if (!pVM->hwaccm.s.cMaxResumeLoops) /* allow ring-3 overrides */
841	{
842	pVM->hwaccm.s.cMaxResumeLoops = 1024;
843	#ifdef VBOX_WITH_VMMR0_DISABLE_PREEMPTION
844	if (RTThreadPreemptIsPendingTrusty())
845	pVM->hwaccm.s.cMaxResumeLoops = 8192;
846	#endif
847	}
848
849	for (unsigned i=0;i<pVM->cCPUs;i++)
850	{
851	PVMCPU pVCpu = &pVM->aCpus[i];
852
853	pVCpu->hwaccm.s.idEnteredCpu = NIL_RTCPUID;
854
855	/* Invalidate the last cpu we were running on. */
856	pVCpu->hwaccm.s.idLastCpu = NIL_RTCPUID;
857
858	/* we'll aways increment this the first time (host uses ASID 0) */
859	pVCpu->hwaccm.s.uCurrentASID = 0;
860	}
861
862	RTCCUINTREG fFlags = ASMIntDisableFlags();
863	PHWACCM_CPUINFO pCpu = HWACCMR0GetCurrentCpu();
864
865	/* Note: Not correct as we can be rescheduled to a different cpu, but the fInUse case is mostly for debugging. */
866	ASMAtomicWriteBool(&pCpu->fInUse, true);
867	ASMSetFlags(fFlags);
868
869	/* Init a VT-x or AMD-V VM. */
870	rc = HWACCMR0Globals.pfnInitVM(pVM);
871
872	ASMAtomicWriteBool(&pCpu->fInUse, false);
873	return rc;
874	}
875
876
877	/**
878	* Does Ring-0 per VM HWACCM termination.
879	*
880	* @returns VBox status code.
881	* @param pVM The VM to operate on.
882	*/
883	VMMR0DECL(int) HWACCMR0TermVM(PVM pVM)
884	{
885	int rc;
886
887	AssertReturn(pVM, VERR_INVALID_PARAMETER);
888
889	#ifdef LOG_ENABLED
890	SUPR0Printf("HWACCMR0TermVM: %p\n", pVM);
891	#endif
892
893	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
894	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
895
896	/* @note Not correct as we can be rescheduled to a different cpu, but the fInUse case is mostly for debugging. */
897	RTCCUINTREG fFlags = ASMIntDisableFlags();
898	PHWACCM_CPUINFO pCpu = HWACCMR0GetCurrentCpu();
899
900	ASMAtomicWriteBool(&pCpu->fInUse, true);
901	ASMSetFlags(fFlags);
902
903	/* Terminate a VT-x or AMD-V VM. */
904	rc = HWACCMR0Globals.pfnTermVM(pVM);
905
906	ASMAtomicWriteBool(&pCpu->fInUse, false);
907	return rc;
908	}
909
910
911	/**
912	* Sets up a VT-x or AMD-V session
913	*
914	* @returns VBox status code.
915	* @param pVM The VM to operate on.
916	*/
917	VMMR0DECL(int) HWACCMR0SetupVM(PVM pVM)
918	{
919	int rc;
920	RTCPUID idCpu = RTMpCpuId();
921	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
922
923	AssertReturn(pVM, VERR_INVALID_PARAMETER);
924
925	/* Make sure we don't touch hwaccm after we've disabled hwaccm in preparation of a suspend. */
926	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
927
928	#ifdef LOG_ENABLED
929	SUPR0Printf("HWACCMR0SetupVM: %p\n", pVM);
930	#endif
931
932	ASMAtomicWriteBool(&pCpu->fInUse, true);
933
934	for (unsigned i=0;i<pVM->cCPUs;i++)
935	{
936	/* On first entry we'll sync everything. */
937	pVM->aCpus[i].hwaccm.s.fContextUseFlags = HWACCM_CHANGED_ALL;
938	}
939
940	/* Setup VT-x or AMD-V. */
941	rc = HWACCMR0Globals.pfnSetupVM(pVM);
942
943	ASMAtomicWriteBool(&pCpu->fInUse, false);
944
945	return rc;
946	}
947
948
949	/**
950	* Enters the VT-x or AMD-V session
951	*
952	* @returns VBox status code.
953	* @param pVM The VM to operate on.
954	* @param pVCpu VMCPUD id.
955	*/
956	VMMR0DECL(int) HWACCMR0Enter(PVM pVM, PVMCPU pVCpu)
957	{
958	PCPUMCTX pCtx;
959	int rc;
960	RTCPUID idCpu = RTMpCpuId();
961	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
962
963	/* Make sure we can't enter a session after we've disabled hwaccm in preparation of a suspend. */
964	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
965	ASMAtomicWriteBool(&pCpu->fInUse, true);
966
967	AssertMsg(pVCpu->hwaccm.s.idEnteredCpu == NIL_RTCPUID, ("%d", (int)pVCpu->hwaccm.s.idEnteredCpu));
968	pVCpu->hwaccm.s.idEnteredCpu = idCpu;
969
970	pCtx = CPUMQueryGuestCtxPtr(pVCpu);
971
972	/* Always load the guest's FPU/XMM state on-demand. */
973	CPUMDeactivateGuestFPUState(pVCpu);
974
975	/* Always load the guest's debug state on-demand. */
976	CPUMDeactivateGuestDebugState(pVCpu);
977
978	/* Always reload the host context and the guest's CR0 register. (!!!!) */
979	pVCpu->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0 \| HWACCM_CHANGED_HOST_CONTEXT;
980
981	/* Setup the register and mask according to the current execution mode. */
982	if (pCtx->msrEFER & MSR_K6_EFER_LMA)
983	pVM->hwaccm.s.u64RegisterMask = UINT64_C(0xFFFFFFFFFFFFFFFF);
984	else
985	pVM->hwaccm.s.u64RegisterMask = UINT64_C(0xFFFFFFFF);
986
987	rc = HWACCMR0Globals.pfnEnterSession(pVM, pVCpu, pCpu);
988	AssertRC(rc);
989	/* We must save the host context here (VT-x) as we might be rescheduled on a different cpu after a long jump back to ring 3. */
990	rc \|= HWACCMR0Globals.pfnSaveHostState(pVM, pVCpu);
991	AssertRC(rc);
992	rc \|= HWACCMR0Globals.pfnLoadGuestState(pVM, pVCpu, pCtx);
993	AssertRC(rc);
994
995	/* keep track of the CPU owning the VMCS for debugging scheduling weirdness and ring-3 calls. */
996	if (RT_SUCCESS(rc))
997	{
998	#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
999	PGMDynMapMigrateAutoSet(pVCpu);
1000	#endif
1001	}
1002	else
1003	pVCpu->hwaccm.s.idEnteredCpu = NIL_RTCPUID;
1004	return rc;
1005	}
1006
1007
1008	/**
1009	* Leaves the VT-x or AMD-V session
1010	*
1011	* @returns VBox status code.
1012	* @param pVM The VM to operate on.
1013	* @param pVCpu VMCPUD id.
1014	*/
1015	VMMR0DECL(int) HWACCMR0Leave(PVM pVM, PVMCPU pVCpu)
1016	{
1017	PCPUMCTX pCtx;
1018	int rc;
1019	RTCPUID idCpu = RTMpCpuId();
1020	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
1021
1022	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
1023
1024	pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1025
1026	/* Note: It's rather tricky with longjmps done by e.g. Log statements or the page fault handler.
1027	* We must restore the host FPU here to make absolutely sure we don't leave the guest FPU state active
1028	* or trash somebody else's FPU state.
1029	*/
1030	/* Save the guest FPU and XMM state if necessary. */
1031	if (CPUMIsGuestFPUStateActive(pVCpu))
1032	{
1033	Log2(("CPUMR0SaveGuestFPU\n"));
1034	CPUMR0SaveGuestFPU(pVM, pVCpu, pCtx);
1035
1036	pVCpu->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
1037	Assert(!CPUMIsGuestFPUStateActive(pVCpu));
1038	}
1039
1040	rc = HWACCMR0Globals.pfnLeaveSession(pVM, pVCpu, pCtx);
1041
1042	/* keep track of the CPU owning the VMCS for debugging scheduling weirdness and ring-3 calls. */
1043	#ifdef RT_STRICT
1044	if (RT_UNLIKELY( pVCpu->hwaccm.s.idEnteredCpu != idCpu
1045	&& RT_FAILURE(rc)))
1046	{
1047	AssertMsgFailed(("Owner is %d, I'm %d", (int)pVCpu->hwaccm.s.idEnteredCpu, (int)idCpu));
1048	rc = VERR_INTERNAL_ERROR;
1049	}
1050	#endif
1051	pVCpu->hwaccm.s.idEnteredCpu = NIL_RTCPUID;
1052
1053	ASMAtomicWriteBool(&pCpu->fInUse, false);
1054	return rc;
1055	}
1056
1057	/**
1058	* Runs guest code in a hardware accelerated VM.
1059	*
1060	* @returns VBox status code.
1061	* @param pVM The VM to operate on.
1062	* @param pVCpu VMCPUD id.
1063	*/
1064	VMMR0DECL(int) HWACCMR0RunGuestCode(PVM pVM, PVMCPU pVCpu)
1065	{
1066	CPUMCTX *pCtx;
1067	RTCPUID idCpu = RTMpCpuId(); NOREF(idCpu);
1068	int rc;
1069	#ifdef VBOX_STRICT
1070	PHWACCM_CPUINFO pCpu = &HWACCMR0Globals.aCpuInfo[idCpu];
1071	#endif
1072
1073	Assert(!VMCPU_FF_ISPENDING(pVCpu, VMCPU_FF_PGM_SYNC_CR3 \| VMCPU_FF_PGM_SYNC_CR3_NON_GLOBAL));
1074	Assert(HWACCMR0Globals.aCpuInfo[idCpu].fConfigured);
1075	AssertReturn(!ASMAtomicReadBool(&HWACCMR0Globals.fSuspended), VERR_HWACCM_SUSPEND_PENDING);
1076	Assert(ASMAtomicReadBool(&pCpu->fInUse) == true);
1077
1078	#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1079	PGMDynMapStartAutoSet(pVCpu);
1080	#endif
1081
1082	pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1083
1084	rc = HWACCMR0Globals.pfnRunGuestCode(pVM, pVCpu, pCtx);
1085
1086	#ifdef VBOX_WITH_2X_4GB_ADDR_SPACE
1087	PGMDynMapReleaseAutoSet(pVCpu);
1088	#endif
1089	return rc;
1090	}
1091
1092
1093	#if HC_ARCH_BITS == 32 && defined(VBOX_ENABLE_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL)
1094	/**
1095	* Save guest FPU/XMM state (64 bits guest mode & 32 bits host only)
1096	*
1097	* @returns VBox status code.
1098	* @param pVM VM handle.
1099	* @param pVCpu VMCPU handle.
1100	* @param pCtx CPU context
1101	*/
1102	VMMR0DECL(int) HWACCMR0SaveFPUState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1103	{
1104	if (pVM->hwaccm.s.vmx.fSupported)
1105	return VMXR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnSaveGuestFPU64, 0, NULL);
1106
1107	return SVMR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnSaveGuestFPU64, 0, NULL);
1108	}
1109
1110	/**
1111	* Save guest debug state (64 bits guest mode & 32 bits host only)
1112	*
1113	* @returns VBox status code.
1114	* @param pVM VM handle.
1115	* @param pVCpu VMCPU handle.
1116	* @param pCtx CPU context
1117	*/
1118	VMMR0DECL(int) HWACCMR0SaveDebugState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1119	{
1120	if (pVM->hwaccm.s.vmx.fSupported)
1121	return VMXR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnSaveGuestDebug64, 0, NULL);
1122
1123	return SVMR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnSaveGuestDebug64, 0, NULL);
1124	}
1125
1126	/**
1127	* Test the 32->64 bits switcher
1128	*
1129	* @returns VBox status code.
1130	* @param pVM VM handle.
1131	*/
1132	VMMR0DECL(int) HWACCMR0TestSwitcher3264(PVM pVM)
1133	{
1134	PVMCPU pVCpu = &pVM->aCpus[0];
1135	CPUMCTX *pCtx;
1136	uint32_t aParam[5] = {0, 1, 2, 3, 4};
1137	int rc;
1138
1139	pCtx = CPUMQueryGuestCtxPtr(pVCpu);
1140
1141	STAM_PROFILE_ADV_START(&pVCpu->hwaccm.s.StatWorldSwitch3264, z);
1142	if (pVM->hwaccm.s.vmx.fSupported)
1143	rc = VMXR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnTest64, 5, &aParam[0]);
1144	else
1145	rc = SVMR0Execute64BitsHandler(pVM, pVCpu, pCtx, pVM->hwaccm.s.pfnTest64, 5, &aParam[0]);
1146	STAM_PROFILE_ADV_STOP(&pVCpu->hwaccm.s.StatWorldSwitch3264, z);
1147	return rc;
1148	}
1149
1150	#endif /* HC_ARCH_BITS == 32 && defined(VBOX_WITH_64_BITS_GUESTS) && !defined(VBOX_WITH_HYBRID_32BIT_KERNEL) */
1151
1152	/**
1153	* Returns suspend status of the host
1154	*
1155	* @returns Suspend pending or not
1156	*/
1157	VMMR0DECL(bool) HWACCMR0SuspendPending()
1158	{
1159	return ASMAtomicReadBool(&HWACCMR0Globals.fSuspended);
1160	}
1161
1162	/**
1163	* Returns the cpu structure for the current cpu.
1164	* Keep in mind that there is no guarantee it will stay the same (long jumps to ring 3!!!).
1165	*
1166	* @returns cpu structure pointer
1167	*/
1168	VMMR0DECL(PHWACCM_CPUINFO) HWACCMR0GetCurrentCpu()
1169	{
1170	RTCPUID idCpu = RTMpCpuId();
1171
1172	return &HWACCMR0Globals.aCpuInfo[idCpu];
1173	}
1174
1175	/**
1176	* Returns the cpu structure for the current cpu.
1177	* Keep in mind that there is no guarantee it will stay the same (long jumps to ring 3!!!).
1178	*
1179	* @returns cpu structure pointer
1180	* @param idCpu id of the VCPU
1181	*/
1182	VMMR0DECL(PHWACCM_CPUINFO) HWACCMR0GetCurrentCpuEx(RTCPUID idCpu)
1183	{
1184	return &HWACCMR0Globals.aCpuInfo[idCpu];
1185	}
1186
1187	/**
1188	* Returns the VMCPU of the current EMT thread.
1189	*
1190	* @param pVM The VM to operate on.
1191	*/
1192	VMMR0DECL(PVMCPU) HWACCMR0GetVMCPU(PVM pVM)
1193	{
1194	/* RTMpCpuId had better be cheap. */
1195	RTCPUID idHostCpu = RTMpCpuId();
1196
1197	/** @todo optimize for large number of VCPUs when that becomes more common. */
1198	for (unsigned idCpu=0;idCpu<pVM->cCPUs;idCpu++)
1199	{
1200	PVMCPU pVCpu = &pVM->aCpus[idCpu];
1201
1202	if (pVCpu->hwaccm.s.idEnteredCpu == idHostCpu)
1203	return pVCpu;
1204	}
1205	return NULL;
1206	}
1207
1208	/**
1209	* Returns the VMCPU id of the current EMT thread.
1210	*
1211	* @param pVM The VM to operate on.
1212	*/
1213	VMMR0DECL(VMCPUID) HWACCMR0GetVMCPUId(PVM pVM)
1214	{
1215	PVMCPU pVCpu = HWACCMR0GetVMCPU(pVM);
1216	if (pVCpu)
1217	return pVCpu->idCpu;
1218
1219	return 0;
1220	}
1221
1222	/**
1223	* Save a pending IO read.
1224	*
1225	* @param pVCpu The VMCPU to operate on.
1226	* @param GCPtrRip Address of IO instruction
1227	* @param GCPtrRipNext Address of the next instruction
1228	* @param uPort Port address
1229	* @param uAndVal And mask for saving the result in eax
1230	* @param cbSize Read size
1231	*/
1232	VMMR0DECL(void) HWACCMR0SavePendingIOPortRead(PVMCPU pVCpu, RTGCPTR GCPtrRip, RTGCPTR GCPtrRipNext, unsigned uPort, unsigned uAndVal, unsigned cbSize)
1233	{
1234	pVCpu->hwaccm.s.PendingIO.enmType = HWACCMPENDINGIO_PORT_READ;
1235	pVCpu->hwaccm.s.PendingIO.GCPtrRip = GCPtrRip;
1236	pVCpu->hwaccm.s.PendingIO.GCPtrRipNext = GCPtrRipNext;
1237	pVCpu->hwaccm.s.PendingIO.s.Port.uPort = uPort;
1238	pVCpu->hwaccm.s.PendingIO.s.Port.uAndVal = uAndVal;
1239	pVCpu->hwaccm.s.PendingIO.s.Port.cbSize = cbSize;
1240	return;
1241	}
1242
1243	/**
1244	* Save a pending IO write.
1245	*
1246	* @param pVCpu The VMCPU to operate on.
1247	* @param GCPtrRIP Address of IO instruction
1248	* @param uPort Port address
1249	* @param uAndVal And mask for fetching the result from eax
1250	* @param cbSize Read size
1251	*/
1252	VMMR0DECL(void) HWACCMR0SavePendingIOPortWrite(PVMCPU pVCpu, RTGCPTR GCPtrRip, RTGCPTR GCPtrRipNext, unsigned uPort, unsigned uAndVal, unsigned cbSize)
1253	{
1254	pVCpu->hwaccm.s.PendingIO.enmType = HWACCMPENDINGIO_PORT_WRITE;
1255	pVCpu->hwaccm.s.PendingIO.GCPtrRip = GCPtrRip;
1256	pVCpu->hwaccm.s.PendingIO.GCPtrRipNext = GCPtrRipNext;
1257	pVCpu->hwaccm.s.PendingIO.s.Port.uPort = uPort;
1258	pVCpu->hwaccm.s.PendingIO.s.Port.uAndVal = uAndVal;
1259	pVCpu->hwaccm.s.PendingIO.s.Port.cbSize = cbSize;
1260	return;
1261	}
1262
1263	/**
1264	* Disable VT-x if it's active and the current switcher turns off paging
1265	*
1266	* @returns VBox status code.
1267	* @param pVM VM handle.
1268	* @param pfVTxDisabled VT-x was disabled or not (out)
1269	*/
1270	VMMR0DECL(int) HWACCMR0EnterSwitcher(PVM pVM, bool *pfVTxDisabled)
1271	{
1272	Assert(!(ASMGetFlags() & X86_EFL_IF));
1273
1274	*pfVTxDisabled = false;
1275
1276	if ( HWACCMR0Globals.enmHwAccmState != HWACCMSTATE_ENABLED
1277	\|\| !HWACCMR0Globals.vmx.fSupported /* no such issues with AMD-V */)
1278	return VINF_SUCCESS; /* nothing to do */
1279
1280	switch(VMMGetSwitcher(pVM))
1281	{
1282	case VMMSWITCHER_32_TO_32:
1283	case VMMSWITCHER_PAE_TO_PAE:
1284	return VINF_SUCCESS; /* safe switchers as they don't turn off paging */
1285
1286	case VMMSWITCHER_32_TO_PAE:
1287	case VMMSWITCHER_PAE_TO_32: /* is this one actually used?? */
1288	case VMMSWITCHER_AMD64_TO_32:
1289	case VMMSWITCHER_AMD64_TO_PAE:
1290	break; /* unsafe switchers */
1291
1292	default:
1293	AssertFailed();
1294	return VERR_INTERNAL_ERROR;
1295	}
1296
1297	PHWACCM_CPUINFO pCpu = HWACCMR0GetCurrentCpu();
1298	void *pvPageCpu;
1299	RTHCPHYS pPageCpuPhys;
1300
1301	AssertReturn(pCpu && pCpu->pMemObj, VERR_INTERNAL_ERROR);
1302	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
1303	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
1304
1305	*pfVTxDisabled = true;
1306	return VMXR0DisableCpu(pCpu, pvPageCpu, pPageCpuPhys);
1307	}
1308
1309	/**
1310	* Reeable VT-x if was active and the current switcher turned off paging
1311	*
1312	* @returns VBox status code.
1313	* @param pVM VM handle.
1314	* @param fVTxDisabled VT-x was disabled or not
1315	*/
1316	VMMR0DECL(int) HWACCMR0LeaveSwitcher(PVM pVM, bool fVTxDisabled)
1317	{
1318	Assert(!(ASMGetFlags() & X86_EFL_IF));
1319
1320	if (!fVTxDisabled)
1321	return VINF_SUCCESS; /* nothing to do */
1322
1323	Assert( HWACCMR0Globals.enmHwAccmState == HWACCMSTATE_ENABLED
1324	&& HWACCMR0Globals.vmx.fSupported);
1325
1326	PHWACCM_CPUINFO pCpu = HWACCMR0GetCurrentCpu();
1327	void *pvPageCpu;
1328	RTHCPHYS pPageCpuPhys;
1329
1330	AssertReturn(pCpu && pCpu->pMemObj, VERR_INTERNAL_ERROR);
1331	pvPageCpu = RTR0MemObjAddress(pCpu->pMemObj);
1332	pPageCpuPhys = RTR0MemObjGetPagePhysAddr(pCpu->pMemObj, 0);
1333
1334	return VMXR0EnableCpu(pCpu, pVM, pvPageCpu, pPageCpuPhys);
1335	}
1336
1337	#ifdef VBOX_STRICT
1338	/**
1339	* Dumps a descriptor.
1340	*
1341	* @param pDesc Descriptor to dump.
1342	* @param Sel Selector number.
1343	* @param pszMsg Message to prepend the log entry with.
1344	*/
1345	VMMR0DECL(void) HWACCMR0DumpDescriptor(PCX86DESCHC pDesc, RTSEL Sel, const char *pszMsg)
1346	{
1347	/*
1348	* Make variable description string.
1349	*/
1350	static struct
1351	{
1352	unsigned cch;
1353	const char *psz;
1354	} const s_aTypes[32] =
1355	{
1356	# define STRENTRY(str) { sizeof(str) - 1, str }
1357
1358	/* system */
1359	# if HC_ARCH_BITS == 64
1360	STRENTRY("Reserved0 "), /* 0x00 */
1361	STRENTRY("Reserved1 "), /* 0x01 */
1362	STRENTRY("LDT "), /* 0x02 */
1363	STRENTRY("Reserved3 "), /* 0x03 */
1364	STRENTRY("Reserved4 "), /* 0x04 */
1365	STRENTRY("Reserved5 "), /* 0x05 */
1366	STRENTRY("Reserved6 "), /* 0x06 */
1367	STRENTRY("Reserved7 "), /* 0x07 */
1368	STRENTRY("Reserved8 "), /* 0x08 */
1369	STRENTRY("TSS64Avail "), /* 0x09 */
1370	STRENTRY("ReservedA "), /* 0x0a */
1371	STRENTRY("TSS64Busy "), /* 0x0b */
1372	STRENTRY("Call64 "), /* 0x0c */
1373	STRENTRY("ReservedD "), /* 0x0d */
1374	STRENTRY("Int64 "), /* 0x0e */
1375	STRENTRY("Trap64 "), /* 0x0f */
1376	# else
1377	STRENTRY("Reserved0 "), /* 0x00 */
1378	STRENTRY("TSS16Avail "), /* 0x01 */
1379	STRENTRY("LDT "), /* 0x02 */
1380	STRENTRY("TSS16Busy "), /* 0x03 */
1381	STRENTRY("Call16 "), /* 0x04 */
1382	STRENTRY("Task "), /* 0x05 */
1383	STRENTRY("Int16 "), /* 0x06 */
1384	STRENTRY("Trap16 "), /* 0x07 */
1385	STRENTRY("Reserved8 "), /* 0x08 */
1386	STRENTRY("TSS32Avail "), /* 0x09 */
1387	STRENTRY("ReservedA "), /* 0x0a */
1388	STRENTRY("TSS32Busy "), /* 0x0b */
1389	STRENTRY("Call32 "), /* 0x0c */
1390	STRENTRY("ReservedD "), /* 0x0d */
1391	STRENTRY("Int32 "), /* 0x0e */
1392	STRENTRY("Trap32 "), /* 0x0f */
1393	# endif
1394	/* non system */
1395	STRENTRY("DataRO "), /* 0x10 */
1396	STRENTRY("DataRO Accessed "), /* 0x11 */
1397	STRENTRY("DataRW "), /* 0x12 */
1398	STRENTRY("DataRW Accessed "), /* 0x13 */
1399	STRENTRY("DataDownRO "), /* 0x14 */
1400	STRENTRY("DataDownRO Accessed "), /* 0x15 */
1401	STRENTRY("DataDownRW "), /* 0x16 */
1402	STRENTRY("DataDownRW Accessed "), /* 0x17 */
1403	STRENTRY("CodeEO "), /* 0x18 */
1404	STRENTRY("CodeEO Accessed "), /* 0x19 */
1405	STRENTRY("CodeER "), /* 0x1a */
1406	STRENTRY("CodeER Accessed "), /* 0x1b */
1407	STRENTRY("CodeConfEO "), /* 0x1c */
1408	STRENTRY("CodeConfEO Accessed "), /* 0x1d */
1409	STRENTRY("CodeConfER "), /* 0x1e */
1410	STRENTRY("CodeConfER Accessed ") /* 0x1f */
1411	# undef SYSENTRY
1412	};
1413	# define ADD_STR(psz, pszAdd) do { strcpy(psz, pszAdd); psz += strlen(pszAdd); } while (0)
1414	char szMsg[128];
1415	char *psz = &szMsg[0];
1416	unsigned i = pDesc->Gen.u1DescType << 4 \| pDesc->Gen.u4Type;
1417	memcpy(psz, s_aTypes[i].psz, s_aTypes[i].cch);
1418	psz += s_aTypes[i].cch;
1419
1420	if (pDesc->Gen.u1Present)
1421	ADD_STR(psz, "Present ");
1422	else
1423	ADD_STR(psz, "Not-Present ");
1424	# if HC_ARCH_BITS == 64
1425	if (pDesc->Gen.u1Long)
1426	ADD_STR(psz, "64-bit ");
1427	else
1428	ADD_STR(psz, "Comp ");
1429	# else
1430	if (pDesc->Gen.u1Granularity)
1431	ADD_STR(psz, "Page ");
1432	if (pDesc->Gen.u1DefBig)
1433	ADD_STR(psz, "32-bit ");
1434	else
1435	ADD_STR(psz, "16-bit ");
1436	# endif
1437	# undef ADD_STR
1438	*psz = '\0';
1439
1440	/*
1441	* Limit and Base and format the output.
1442	*/
1443	uint32_t u32Limit = X86DESC_LIMIT(*pDesc);
1444	if (pDesc->Gen.u1Granularity)
1445	u32Limit = u32Limit << PAGE_SHIFT \| PAGE_OFFSET_MASK;
1446
1447	# if HC_ARCH_BITS == 64
1448	uint64_t u32Base = X86DESC64_BASE(*pDesc);
1449
1450	Log(("%s %04x - %RX64 %RX64 - base=%RX64 limit=%08x dpl=%d %s\n", pszMsg,
1451	Sel, pDesc->au64[0], pDesc->au64[1], u32Base, u32Limit, pDesc->Gen.u2Dpl, szMsg));
1452	# else
1453	uint32_t u32Base = X86DESC_BASE(*pDesc);
1454
1455	Log(("%s %04x - %08x %08x - base=%08x limit=%08x dpl=%d %s\n", pszMsg,
1456	Sel, pDesc->au32[0], pDesc->au32[1], u32Base, u32Limit, pDesc->Gen.u2Dpl, szMsg));
1457	# endif
1458	}
1459
1460	/**
1461	* Formats a full register dump.
1462	*
1463	* @param pVM The VM to operate on.
1464	* @param pVCpu The VMCPU to operate on.
1465	* @param pCtx The context to format.
1466	*/
1467	VMMR0DECL(void) HWACCMDumpRegs(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1468	{
1469	/*
1470	* Format the flags.
1471	*/
1472	static struct
1473	{
1474	const char pszSet; const char pszClear; uint32_t fFlag;
1475	} aFlags[] =
1476	{
1477	{ "vip",NULL, X86_EFL_VIP },
1478	{ "vif",NULL, X86_EFL_VIF },
1479	{ "ac", NULL, X86_EFL_AC },
1480	{ "vm", NULL, X86_EFL_VM },
1481	{ "rf", NULL, X86_EFL_RF },
1482	{ "nt", NULL, X86_EFL_NT },
1483	{ "ov", "nv", X86_EFL_OF },
1484	{ "dn", "up", X86_EFL_DF },
1485	{ "ei", "di", X86_EFL_IF },
1486	{ "tf", NULL, X86_EFL_TF },
1487	{ "nt", "pl", X86_EFL_SF },
1488	{ "nz", "zr", X86_EFL_ZF },
1489	{ "ac", "na", X86_EFL_AF },
1490	{ "po", "pe", X86_EFL_PF },
1491	{ "cy", "nc", X86_EFL_CF },
1492	};
1493	char szEFlags[80];
1494	char *psz = szEFlags;
1495	uint32_t efl = pCtx->eflags.u32;
1496	for (unsigned i = 0; i < RT_ELEMENTS(aFlags); i++)
1497	{
1498	const char *pszAdd = aFlags[i].fFlag & efl ? aFlags[i].pszSet : aFlags[i].pszClear;
1499	if (pszAdd)
1500	{
1501	strcpy(psz, pszAdd);
1502	psz += strlen(pszAdd);
1503	*psz++ = ' ';
1504	}
1505	}
1506	psz[-1] = '\0';
1507
1508
1509	/*
1510	* Format the registers.
1511	*/
1512	if (CPUMIsGuestIn64BitCode(pVCpu, CPUMCTX2CORE(pCtx)))
1513	{
1514	Log(("rax=%016RX64 rbx=%016RX64 rcx=%016RX64 rdx=%016RX64\n"
1515	"rsi=%016RX64 rdi=%016RX64 r8 =%016RX64 r9 =%016RX64\n"
1516	"r10=%016RX64 r11=%016RX64 r12=%016RX64 r13=%016RX64\n"
1517	"r14=%016RX64 r15=%016RX64\n"
1518	"rip=%016RX64 rsp=%016RX64 rbp=%016RX64 iopl=%d %*s\n"
1519	"cs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1520	"ds={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1521	"es={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1522	"fs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1523	"gs={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1524	"ss={%04x base=%016RX64 limit=%08x flags=%08x}\n"
1525	"cr0=%016RX64 cr2=%016RX64 cr3=%016RX64 cr4=%016RX64\n"
1526	"dr0=%016RX64 dr1=%016RX64 dr2=%016RX64 dr3=%016RX64\n"
1527	"dr4=%016RX64 dr5=%016RX64 dr6=%016RX64 dr7=%016RX64\n"
1528	"gdtr=%016RX64:%04x idtr=%016RX64:%04x eflags=%08x\n"
1529	"ldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1530	"tr ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1531	"SysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1532	,
1533	pCtx->rax, pCtx->rbx, pCtx->rcx, pCtx->rdx, pCtx->rsi, pCtx->rdi,
1534	pCtx->r8, pCtx->r9, pCtx->r10, pCtx->r11, pCtx->r12, pCtx->r13,
1535	pCtx->r14, pCtx->r15,
1536	pCtx->rip, pCtx->rsp, pCtx->rbp, X86_EFL_GET_IOPL(efl), 31, szEFlags,
1537	(RTSEL)pCtx->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u,
1538	(RTSEL)pCtx->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u,
1539	(RTSEL)pCtx->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u,
1540	(RTSEL)pCtx->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u,
1541	(RTSEL)pCtx->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u,
1542	(RTSEL)pCtx->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u,
1543	pCtx->cr0, pCtx->cr2, pCtx->cr3, pCtx->cr4,
1544	pCtx->dr[0], pCtx->dr[1], pCtx->dr[2], pCtx->dr[3],
1545	pCtx->dr[4], pCtx->dr[5], pCtx->dr[6], pCtx->dr[7],
1546	pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, efl,
1547	(RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1548	(RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1549	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp));
1550	}
1551	else
1552	Log(("eax=%08x ebx=%08x ecx=%08x edx=%08x esi=%08x edi=%08x\n"
1553	"eip=%08x esp=%08x ebp=%08x iopl=%d %*s\n"
1554	"cs={%04x base=%016RX64 limit=%08x flags=%08x} dr0=%08RX64 dr1=%08RX64\n"
1555	"ds={%04x base=%016RX64 limit=%08x flags=%08x} dr2=%08RX64 dr3=%08RX64\n"
1556	"es={%04x base=%016RX64 limit=%08x flags=%08x} dr4=%08RX64 dr5=%08RX64\n"
1557	"fs={%04x base=%016RX64 limit=%08x flags=%08x} dr6=%08RX64 dr7=%08RX64\n"
1558	"gs={%04x base=%016RX64 limit=%08x flags=%08x} cr0=%08RX64 cr2=%08RX64\n"
1559	"ss={%04x base=%016RX64 limit=%08x flags=%08x} cr3=%08RX64 cr4=%08RX64\n"
1560	"gdtr=%016RX64:%04x idtr=%016RX64:%04x eflags=%08x\n"
1561	"ldtr={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1562	"tr ={%04x base=%08RX64 limit=%08x flags=%08x}\n"
1563	"SysEnter={cs=%04llx eip=%08llx esp=%08llx}\n"
1564	,
1565	pCtx->eax, pCtx->ebx, pCtx->ecx, pCtx->edx, pCtx->esi, pCtx->edi,
1566	pCtx->eip, pCtx->esp, pCtx->ebp, X86_EFL_GET_IOPL(efl), 31, szEFlags,
1567	(RTSEL)pCtx->cs, pCtx->csHid.u64Base, pCtx->csHid.u32Limit, pCtx->csHid.Attr.u, pCtx->dr[0], pCtx->dr[1],
1568	(RTSEL)pCtx->ds, pCtx->dsHid.u64Base, pCtx->dsHid.u32Limit, pCtx->dsHid.Attr.u, pCtx->dr[2], pCtx->dr[3],
1569	(RTSEL)pCtx->es, pCtx->esHid.u64Base, pCtx->esHid.u32Limit, pCtx->esHid.Attr.u, pCtx->dr[4], pCtx->dr[5],
1570	(RTSEL)pCtx->fs, pCtx->fsHid.u64Base, pCtx->fsHid.u32Limit, pCtx->fsHid.Attr.u, pCtx->dr[6], pCtx->dr[7],
1571	(RTSEL)pCtx->gs, pCtx->gsHid.u64Base, pCtx->gsHid.u32Limit, pCtx->gsHid.Attr.u, pCtx->cr0, pCtx->cr2,
1572	(RTSEL)pCtx->ss, pCtx->ssHid.u64Base, pCtx->ssHid.u32Limit, pCtx->ssHid.Attr.u, pCtx->cr3, pCtx->cr4,
1573	pCtx->gdtr.pGdt, pCtx->gdtr.cbGdt, pCtx->idtr.pIdt, pCtx->idtr.cbIdt, efl,
1574	(RTSEL)pCtx->ldtr, pCtx->ldtrHid.u64Base, pCtx->ldtrHid.u32Limit, pCtx->ldtrHid.Attr.u,
1575	(RTSEL)pCtx->tr, pCtx->trHid.u64Base, pCtx->trHid.u32Limit, pCtx->trHid.Attr.u,
1576	pCtx->SysEnter.cs, pCtx->SysEnter.eip, pCtx->SysEnter.esp));
1577
1578	Log(("FPU:\n"
1579	"FCW=%04x FSW=%04x FTW=%02x\n"
1580	"res1=%02x FOP=%04x FPUIP=%08x CS=%04x Rsvrd1=%04x\n"
1581	"FPUDP=%04x DS=%04x Rsvrd2=%04x MXCSR=%08x MXCSR_MASK=%08x\n"
1582	,
1583	pCtx->fpu.FCW, pCtx->fpu.FSW, pCtx->fpu.FTW,
1584	pCtx->fpu.huh1, pCtx->fpu.FOP, pCtx->fpu.FPUIP, pCtx->fpu.CS, pCtx->fpu.Rsvrd1,
1585	pCtx->fpu.FPUDP, pCtx->fpu.DS, pCtx->fpu.Rsrvd2,
1586	pCtx->fpu.MXCSR, pCtx->fpu.MXCSR_MASK));
1587
1588
1589	Log(("MSR:\n"
1590	"EFER =%016RX64\n"
1591	"PAT =%016RX64\n"
1592	"STAR =%016RX64\n"
1593	"CSTAR =%016RX64\n"
1594	"LSTAR =%016RX64\n"
1595	"SFMASK =%016RX64\n"
1596	"KERNELGSBASE =%016RX64\n",
1597	pCtx->msrEFER,
1598	pCtx->msrPAT,
1599	pCtx->msrSTAR,
1600	pCtx->msrCSTAR,
1601	pCtx->msrLSTAR,
1602	pCtx->msrSFMASK,
1603	pCtx->msrKERNELGSBASE));
1604
1605	}
1606	#endif /* VBOX_STRICT */
1607
1608	/* Dummy callback handlers. */
1609	VMMR0DECL(int) HWACCMR0DummyEnter(PVM pVM, PVMCPU pVCpu, PHWACCM_CPUINFO pCpu)
1610	{
1611	return VINF_SUCCESS;
1612	}
1613
1614	VMMR0DECL(int) HWACCMR0DummyLeave(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1615	{
1616	return VINF_SUCCESS;
1617	}
1618
1619	VMMR0DECL(int) HWACCMR0DummyEnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
1620	{
1621	return VINF_SUCCESS;
1622	}
1623
1624	VMMR0DECL(int) HWACCMR0DummyDisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
1625	{
1626	return VINF_SUCCESS;
1627	}
1628
1629	VMMR0DECL(int) HWACCMR0DummyInitVM(PVM pVM)
1630	{
1631	return VINF_SUCCESS;
1632	}
1633
1634	VMMR0DECL(int) HWACCMR0DummyTermVM(PVM pVM)
1635	{
1636	return VINF_SUCCESS;
1637	}
1638
1639	VMMR0DECL(int) HWACCMR0DummySetupVM(PVM pVM)
1640	{
1641	return VINF_SUCCESS;
1642	}
1643
1644	VMMR0DECL(int) HWACCMR0DummyRunGuestCode(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1645	{
1646	return VINF_SUCCESS;
1647	}
1648
1649	VMMR0DECL(int) HWACCMR0DummySaveHostState(PVM pVM, PVMCPU pVCpu)
1650	{
1651	return VINF_SUCCESS;
1652	}
1653
1654	VMMR0DECL(int) HWACCMR0DummyLoadGuestState(PVM pVM, PVMCPU pVCpu, PCPUMCTX pCtx)
1655	{
1656	return VINF_SUCCESS;
1657	}

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR0/HWACCMR0.cpp@ 22429

Download in other formats: