HWSVMR0.cpp@ 10011

Last change on this file since 10011 was 10011, checked in by vboxsync, 16 years ago
Compile fix
Property svn:eol-style set to `native` Property svn:keywords set to `Id`
File size: 80.4 KB

Line
1	/* $Id: HWSVMR0.cpp 10011 2008-06-30 09:43:49Z vboxsync $ */
2	/** @file
3	* HWACCM SVM - Host Context Ring 0.
4	*/
5
6	/*
7	* Copyright (C) 2006-2007 Sun Microsystems, Inc.
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License (GPL) as published by the Free Software
13	* Foundation, in version 2 as it comes in the "COPYING" file of the
14	* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
15	* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa
18	* Clara, CA 95054 USA or visit http://www.sun.com if you need
19	* additional information or have any questions.
20	*/
21
22
23	/*******************************************************************************
24	* Header Files *
25	*******************************************************************************/
26	#define LOG_GROUP LOG_GROUP_HWACCM
27	#include <VBox/hwaccm.h>
28	#include "HWACCMInternal.h"
29	#include <VBox/vm.h>
30	#include <VBox/x86.h>
31	#include <VBox/hwacc_svm.h>
32	#include <VBox/pgm.h>
33	#include <VBox/pdm.h>
34	#include <VBox/err.h>
35	#include <VBox/log.h>
36	#include <VBox/selm.h>
37	#include <VBox/iom.h>
38	#include <VBox/dis.h>
39	#include <VBox/dbgf.h>
40	#include <VBox/disopcode.h>
41	#include <iprt/param.h>
42	#include <iprt/assert.h>
43	#include <iprt/asm.h>
44	#include <iprt/cpuset.h>
45	#include <iprt/mp.h>
46	#include "HWSVMR0.h"
47
48	static int SVMR0InterpretInvpg(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t uASID);
49
50	/**
51	* Sets up and activates AMD-V on the current CPU
52	*
53	* @returns VBox status code.
54	* @param pCpu CPU info struct
55	* @param pVM The VM to operate on.
56	* @param pvPageCpu Pointer to the global cpu page
57	* @param pPageCpuPhys Physical address of the global cpu page
58	*/
59	HWACCMR0DECL(int) SVMR0EnableCpu(PHWACCM_CPUINFO pCpu, PVM pVM, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
60	{
61	AssertReturn(pPageCpuPhys, VERR_INVALID_PARAMETER);
62	AssertReturn(pVM, VERR_INVALID_PARAMETER);
63	AssertReturn(pvPageCpu, VERR_INVALID_PARAMETER);
64
65	/* We must turn on AMD-V and setup the host state physical address, as those MSRs are per-cpu/core. */
66
67	#ifdef LOG_ENABLED
68	SUPR0Printf("SVMR0EnableCpu cpu %d page (%x) %x\n", pCpu->idCpu, pvPageCpu, (uint32_t)pPageCpuPhys);
69	#endif
70
71	/* Turn on AMD-V in the EFER MSR. */
72	uint64_t val = ASMRdMsr(MSR_K6_EFER);
73	if (!(val & MSR_K6_EFER_SVME))
74	ASMWrMsr(MSR_K6_EFER, val \| MSR_K6_EFER_SVME);
75
76	/* Write the physical page address where the CPU will store the host state while executing the VM. */
77	ASMWrMsr(MSR_K8_VM_HSAVE_PA, pPageCpuPhys);
78
79	pCpu->uCurrentASID = 0; /* we'll aways increment this the first time (host uses ASID 0) */
80	pCpu->cTLBFlushes = 0;
81	return VINF_SUCCESS;
82	}
83
84	/**
85	* Deactivates AMD-V on the current CPU
86	*
87	* @returns VBox status code.
88	* @param pCpu CPU info struct
89	* @param pvPageCpu Pointer to the global cpu page
90	* @param pPageCpuPhys Physical address of the global cpu page
91	*/
92	HWACCMR0DECL(int) SVMR0DisableCpu(PHWACCM_CPUINFO pCpu, void *pvPageCpu, RTHCPHYS pPageCpuPhys)
93	{
94	AssertReturn(pPageCpuPhys, VERR_INVALID_PARAMETER);
95	AssertReturn(pvPageCpu, VERR_INVALID_PARAMETER);
96
97	#ifdef LOG_ENABLED
98	SUPR0Printf("SVMR0DisableCpu cpu %d\n", pCpu->idCpu);
99	#endif
100
101	/* Turn off AMD-V in the EFER MSR. */
102	uint64_t val = ASMRdMsr(MSR_K6_EFER);
103	ASMWrMsr(MSR_K6_EFER, val & ~MSR_K6_EFER_SVME);
104
105	/* Invalidate host state physical address. */
106	ASMWrMsr(MSR_K8_VM_HSAVE_PA, 0);
107	pCpu->uCurrentASID = 0;
108
109	return VINF_SUCCESS;
110	}
111
112	/**
113	* Does Ring-0 per VM AMD-V init.
114	*
115	* @returns VBox status code.
116	* @param pVM The VM to operate on.
117	*/
118	HWACCMR0DECL(int) SVMR0InitVM(PVM pVM)
119	{
120	int rc;
121
122	/* Allocate one page for the VM control block (VMCB). */
123	rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.svm.pMemObjVMCB, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
124	if (RT_FAILURE(rc))
125	return rc;
126
127	pVM->hwaccm.s.svm.pVMCB = RTR0MemObjAddress(pVM->hwaccm.s.svm.pMemObjVMCB);
128	pVM->hwaccm.s.svm.pVMCBPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.svm.pMemObjVMCB, 0);
129	ASMMemZero32(pVM->hwaccm.s.svm.pVMCB, PAGE_SIZE);
130
131	/* Allocate one page for the host context */
132	rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.svm.pMemObjVMCBHost, 1 << PAGE_SHIFT, true /* executable R0 mapping */);
133	if (RT_FAILURE(rc))
134	return rc;
135
136	pVM->hwaccm.s.svm.pVMCBHost = RTR0MemObjAddress(pVM->hwaccm.s.svm.pMemObjVMCBHost);
137	pVM->hwaccm.s.svm.pVMCBHostPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.svm.pMemObjVMCBHost, 0);
138	ASMMemZero32(pVM->hwaccm.s.svm.pVMCBHost, PAGE_SIZE);
139
140	/* Allocate 12 KB for the IO bitmap (doesn't seem to be a way to convince SVM not to use it) */
141	rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.svm.pMemObjIOBitmap, 3 << PAGE_SHIFT, true /* executable R0 mapping */);
142	if (RT_FAILURE(rc))
143	return rc;
144
145	pVM->hwaccm.s.svm.pIOBitmap = RTR0MemObjAddress(pVM->hwaccm.s.svm.pMemObjIOBitmap);
146	pVM->hwaccm.s.svm.pIOBitmapPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.svm.pMemObjIOBitmap, 0);
147	/* Set all bits to intercept all IO accesses. */
148	ASMMemFill32(pVM->hwaccm.s.svm.pIOBitmap, PAGE_SIZE*3, 0xffffffff);
149
150	/* Allocate 8 KB for the MSR bitmap (doesn't seem to be a way to convince SVM not to use it) */
151	rc = RTR0MemObjAllocCont(&pVM->hwaccm.s.svm.pMemObjMSRBitmap, 2 << PAGE_SHIFT, true /* executable R0 mapping */);
152	if (RT_FAILURE(rc))
153	return rc;
154
155	pVM->hwaccm.s.svm.pMSRBitmap = RTR0MemObjAddress(pVM->hwaccm.s.svm.pMemObjMSRBitmap);
156	pVM->hwaccm.s.svm.pMSRBitmapPhys = RTR0MemObjGetPagePhysAddr(pVM->hwaccm.s.svm.pMemObjMSRBitmap, 0);
157	/* Set all bits to intercept all MSR accesses. */
158	ASMMemFill32(pVM->hwaccm.s.svm.pMSRBitmap, PAGE_SIZE*2, 0xffffffff);
159
160	/* Erratum 170 which requires a forced TLB flush for each world switch:
161	* See http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/33610.pdf
162	*
163	* All BH-G1/2 and DH-G1/2 models include a fix:
164	* Athlon X2: 0x6b 1/2
165	* 0x68 1/2
166	* Athlon 64: 0x7f 1
167	* 0x6f 2
168	* Sempron: 0x7f 1/2
169	* 0x6f 2
170	* 0x6c 2
171	* 0x7c 2
172	* Turion 64: 0x68 2
173	*
174	*/
175	uint32_t u32Dummy;
176	uint32_t u32Version, u32Family, u32Model, u32Stepping, u32BaseFamily;
177	ASMCpuId(1, &u32Version, &u32Dummy, &u32Dummy, &u32Dummy);
178	u32BaseFamily= (u32Version >> 8) & 0xf;
179	u32Family = u32BaseFamily + (u32BaseFamily == 0xf ? ((u32Version >> 20) & 0x7f) : 0);
180	u32Model = ((u32Version >> 4) & 0xf);
181	u32Model = u32Model \| ((u32BaseFamily == 0xf ? (u32Version >> 16) & 0x0f : 0) << 4);
182	u32Stepping = u32Version & 0xf;
183	if ( u32Family == 0xf
184	&& !((u32Model == 0x68 \|\| u32Model == 0x6b \|\| u32Model == 0x7f) && u32Stepping >= 1)
185	&& !((u32Model == 0x6f \|\| u32Model == 0x6c \|\| u32Model == 0x7c) && u32Stepping >= 2))
186	{
187	Log(("SVMR0InitVM: AMD cpu with erratum 170 family %x model %x stepping %x\n", u32Family, u32Model, u32Stepping));
188	pVM->hwaccm.s.svm.fAlwaysFlushTLB = true;
189	}
190
191	/* Invalidate the last cpu we were running on. */
192	pVM->hwaccm.s.svm.idLastCpu = NIL_RTCPUID;
193	return VINF_SUCCESS;
194	}
195
196	/**
197	* Does Ring-0 per VM AMD-V termination.
198	*
199	* @returns VBox status code.
200	* @param pVM The VM to operate on.
201	*/
202	HWACCMR0DECL(int) SVMR0TermVM(PVM pVM)
203	{
204	if (pVM->hwaccm.s.svm.pMemObjVMCB)
205	{
206	RTR0MemObjFree(pVM->hwaccm.s.svm.pMemObjVMCB, false);
207	pVM->hwaccm.s.svm.pVMCB = 0;
208	pVM->hwaccm.s.svm.pVMCBPhys = 0;
209	pVM->hwaccm.s.svm.pMemObjVMCB = 0;
210	}
211	if (pVM->hwaccm.s.svm.pMemObjVMCBHost)
212	{
213	RTR0MemObjFree(pVM->hwaccm.s.svm.pMemObjVMCBHost, false);
214	pVM->hwaccm.s.svm.pVMCBHost = 0;
215	pVM->hwaccm.s.svm.pVMCBHostPhys = 0;
216	pVM->hwaccm.s.svm.pMemObjVMCBHost = 0;
217	}
218	if (pVM->hwaccm.s.svm.pMemObjIOBitmap)
219	{
220	RTR0MemObjFree(pVM->hwaccm.s.svm.pMemObjIOBitmap, false);
221	pVM->hwaccm.s.svm.pIOBitmap = 0;
222	pVM->hwaccm.s.svm.pIOBitmapPhys = 0;
223	pVM->hwaccm.s.svm.pMemObjIOBitmap = 0;
224	}
225	if (pVM->hwaccm.s.svm.pMemObjMSRBitmap)
226	{
227	RTR0MemObjFree(pVM->hwaccm.s.svm.pMemObjMSRBitmap, false);
228	pVM->hwaccm.s.svm.pMSRBitmap = 0;
229	pVM->hwaccm.s.svm.pMSRBitmapPhys = 0;
230	pVM->hwaccm.s.svm.pMemObjMSRBitmap = 0;
231	}
232	return VINF_SUCCESS;
233	}
234
235	/**
236	* Sets up AMD-V for the specified VM
237	*
238	* @returns VBox status code.
239	* @param pVM The VM to operate on.
240	*/
241	HWACCMR0DECL(int) SVMR0SetupVM(PVM pVM)
242	{
243	int rc = VINF_SUCCESS;
244	SVM_VMCB *pVMCB;
245
246	AssertReturn(pVM, VERR_INVALID_PARAMETER);
247
248	Assert(pVM->hwaccm.s.svm.fSupported);
249
250	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
251	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
252
253	/* Program the control fields. Most of them never have to be changed again. */
254	/* CR0/3/4 reads must be intercepted, our shadow values are not necessarily the same as the guest's. */
255	/* Note: CR8 reads will refer to V_TPR, so no need to catch them. */
256	/** @note CR0 & CR4 can be safely read when guest and shadow copies are identical. */
257	if (!pVM->hwaccm.s.fNestedPaging)
258	pVMCB->ctrl.u16InterceptRdCRx = RT_BIT(0) \| RT_BIT(3) \| RT_BIT(4);
259	else
260	pVMCB->ctrl.u16InterceptRdCRx = RT_BIT(0) \| RT_BIT(4);
261
262	/*
263	* CR0/3/4 writes must be intercepted for obvious reasons.
264	*/
265	if (!pVM->hwaccm.s.fNestedPaging)
266	pVMCB->ctrl.u16InterceptWrCRx = RT_BIT(0) \| RT_BIT(3) \| RT_BIT(4) \| RT_BIT(8);
267	else
268	pVMCB->ctrl.u16InterceptWrCRx = RT_BIT(0) \| RT_BIT(4) \| RT_BIT(8);
269
270	/* Intercept all DRx reads and writes. */
271	pVMCB->ctrl.u16InterceptRdDRx = RT_BIT(0) \| RT_BIT(1) \| RT_BIT(2) \| RT_BIT(3) \| RT_BIT(4) \| RT_BIT(5) \| RT_BIT(6) \| RT_BIT(7);
272	pVMCB->ctrl.u16InterceptWrDRx = RT_BIT(0) \| RT_BIT(1) \| RT_BIT(2) \| RT_BIT(3) \| RT_BIT(4) \| RT_BIT(5) \| RT_BIT(6) \| RT_BIT(7);
273
274	/* Currently we don't care about DRx reads or writes. DRx registers are trashed.
275	* All breakpoints are automatically cleared when the VM exits.
276	*/
277
278	pVMCB->ctrl.u32InterceptException = HWACCM_SVM_TRAP_MASK;
279	#ifndef DEBUG
280	if (pVM->hwaccm.s.fNestedPaging)
281	pVMCB->ctrl.u32InterceptException &= ~RT_BIT(14); /* no longer need to intercept #PF. */
282	#endif
283
284	pVMCB->ctrl.u32InterceptCtrl1 = SVM_CTRL1_INTERCEPT_INTR
285	\| SVM_CTRL1_INTERCEPT_VINTR
286	\| SVM_CTRL1_INTERCEPT_NMI
287	\| SVM_CTRL1_INTERCEPT_SMI
288	\| SVM_CTRL1_INTERCEPT_INIT
289	\| SVM_CTRL1_INTERCEPT_RDPMC
290	\| SVM_CTRL1_INTERCEPT_CPUID
291	\| SVM_CTRL1_INTERCEPT_RSM
292	\| SVM_CTRL1_INTERCEPT_HLT
293	\| SVM_CTRL1_INTERCEPT_INOUT_BITMAP
294	\| SVM_CTRL1_INTERCEPT_MSR_SHADOW
295	\| SVM_CTRL1_INTERCEPT_INVLPG
296	\| SVM_CTRL1_INTERCEPT_INVLPGA /* AMD only */
297	\| SVM_CTRL1_INTERCEPT_TASK_SWITCH
298	\| SVM_CTRL1_INTERCEPT_SHUTDOWN /* fatal */
299	\| SVM_CTRL1_INTERCEPT_FERR_FREEZE; /* Legacy FPU FERR handling. */
300	;
301	/* With nested paging we don't care about invlpg anymore. */
302	if (pVM->hwaccm.s.fNestedPaging)
303	pVMCB->ctrl.u32InterceptCtrl1 &= ~SVM_CTRL1_INTERCEPT_INVLPG;
304
305	pVMCB->ctrl.u32InterceptCtrl2 = SVM_CTRL2_INTERCEPT_VMRUN /* required */
306	\| SVM_CTRL2_INTERCEPT_VMMCALL
307	\| SVM_CTRL2_INTERCEPT_VMLOAD
308	\| SVM_CTRL2_INTERCEPT_VMSAVE
309	\| SVM_CTRL2_INTERCEPT_STGI
310	\| SVM_CTRL2_INTERCEPT_CLGI
311	\| SVM_CTRL2_INTERCEPT_SKINIT
312	\| SVM_CTRL2_INTERCEPT_RDTSCP /* AMD only; we don't support this one */
313	\| SVM_CTRL2_INTERCEPT_WBINVD
314	\| SVM_CTRL2_INTERCEPT_MWAIT_UNCOND; /* don't execute mwait or else we'll idle inside the guest (host thinks the cpu load is high) */
315	;
316	Log(("pVMCB->ctrl.u32InterceptException = %x\n", pVMCB->ctrl.u32InterceptException));
317	Log(("pVMCB->ctrl.u32InterceptCtrl1 = %x\n", pVMCB->ctrl.u32InterceptCtrl1));
318	Log(("pVMCB->ctrl.u32InterceptCtrl2 = %x\n", pVMCB->ctrl.u32InterceptCtrl2));
319
320	/* Virtualize masking of INTR interrupts. (reads/writes from/to CR8 go to the V_TPR register) */
321	pVMCB->ctrl.IntCtrl.n.u1VIrqMasking = 1;
322
323	/* Set IO and MSR bitmap addresses. */
324	pVMCB->ctrl.u64IOPMPhysAddr = pVM->hwaccm.s.svm.pIOBitmapPhys;
325	pVMCB->ctrl.u64MSRPMPhysAddr = pVM->hwaccm.s.svm.pMSRBitmapPhys;
326
327	/* No LBR virtualization. */
328	pVMCB->ctrl.u64LBRVirt = 0;
329
330	/** The ASID must start at 1; the host uses 0. */
331	pVMCB->ctrl.TLBCtrl.n.u32ASID = 1;
332
333	/** Setup the PAT msr (nested paging only) */
334	pVMCB->guest.u64GPAT = 0x0007040600070406ULL;
335	return rc;
336	}
337
338
339	/**
340	* Injects an event (trap or external interrupt)
341	*
342	* @param pVM The VM to operate on.
343	* @param pVMCB SVM control block
344	* @param pCtx CPU Context
345	* @param pIntInfo SVM interrupt info
346	*/
347	inline void SVMR0InjectEvent(PVM pVM, SVM_VMCB pVMCB, CPUMCTX pCtx, SVM_EVENT* pEvent)
348	{
349	#ifdef VBOX_STRICT
350	if (pEvent->n.u8Vector == 0xE)
351	Log(("SVM: Inject int %d at %VGv error code=%08x CR2=%08x intInfo=%08x\n", pEvent->n.u8Vector, pCtx->rip, pEvent->n.u32ErrorCode, pCtx->cr2, pEvent->au64[0]));
352	else
353	if (pEvent->n.u8Vector < 0x20)
354	Log(("SVM: Inject int %d at %VGv error code=%08x\n", pEvent->n.u8Vector, pCtx->rip, pEvent->n.u32ErrorCode));
355	else
356	{
357	Log(("INJ-EI: %x at %VGv\n", pEvent->n.u8Vector, pCtx->rip));
358	Assert(!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS));
359	Assert(pCtx->eflags.u32 & X86_EFL_IF);
360	}
361	#endif
362
363	/* Set event injection state. */
364	pVMCB->ctrl.EventInject.au64[0] = pEvent->au64[0];
365	}
366
367
368	/**
369	* Checks for pending guest interrupts and injects them
370	*
371	* @returns VBox status code.
372	* @param pVM The VM to operate on.
373	* @param pVMCB SVM control block
374	* @param pCtx CPU Context
375	*/
376	static int SVMR0CheckPendingInterrupt(PVM pVM, SVM_VMCB pVMCB, CPUMCTX pCtx)
377	{
378	int rc;
379
380	/* Dispatch any pending interrupts. (injected before, but a VM exit occurred prematurely) */
381	if (pVM->hwaccm.s.Event.fPending)
382	{
383	SVM_EVENT Event;
384
385	Log(("Reinjecting event %08x %08x at %VGv\n", pVM->hwaccm.s.Event.intInfo, pVM->hwaccm.s.Event.errCode, pCtx->rip));
386	STAM_COUNTER_INC(&pVM->hwaccm.s.StatIntReinject);
387	Event.au64[0] = pVM->hwaccm.s.Event.intInfo;
388	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
389
390	pVM->hwaccm.s.Event.fPending = false;
391	return VINF_SUCCESS;
392	}
393
394	/* When external interrupts are pending, we should exit the VM when IF is set. */
395	if ( !TRPMHasTrap(pVM)
396	&& VM_FF_ISPENDING(pVM, (VM_FF_INTERRUPT_APIC\|VM_FF_INTERRUPT_PIC)))
397	{
398	if (!(pCtx->eflags.u32 & X86_EFL_IF))
399	{
400	if (!pVMCB->ctrl.IntCtrl.n.u1VIrqValid)
401	{
402	LogFlow(("Enable irq window exit!\n"));
403	/** @todo use virtual interrupt method to inject a pending irq; dispatched as soon as guest.IF is set. */
404	pVMCB->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_VINTR;
405	pVMCB->ctrl.IntCtrl.n.u1VIrqValid = 1;
406	pVMCB->ctrl.IntCtrl.n.u1IgnoreTPR = 1; /* ignore the priority in the TPR; just deliver it */
407	pVMCB->ctrl.IntCtrl.n.u8VIrqVector = 0; /* don't care */
408	}
409	}
410	else
411	if (!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
412	{
413	uint8_t u8Interrupt;
414
415	rc = PDMGetInterrupt(pVM, &u8Interrupt);
416	Log(("Dispatch interrupt: u8Interrupt=%x (%d) rc=%Vrc\n", u8Interrupt, u8Interrupt, rc));
417	if (VBOX_SUCCESS(rc))
418	{
419	rc = TRPMAssertTrap(pVM, u8Interrupt, TRPM_HARDWARE_INT);
420	AssertRC(rc);
421	}
422	else
423	{
424	/* Can only happen in rare cases where a pending interrupt is cleared behind our back */
425	Assert(!VM_FF_ISPENDING(pVM, (VM_FF_INTERRUPT_APIC\|VM_FF_INTERRUPT_PIC)));
426	STAM_COUNTER_INC(&pVM->hwaccm.s.StatSwitchGuestIrq);
427	/* Just continue */
428	}
429	}
430	else
431	Log(("Pending interrupt blocked at %VGv by VM_FF_INHIBIT_INTERRUPTS!!\n", pCtx->rip));
432	}
433
434	#ifdef VBOX_STRICT
435	if (TRPMHasTrap(pVM))
436	{
437	uint8_t u8Vector;
438	rc = TRPMQueryTrapAll(pVM, &u8Vector, 0, 0, 0);
439	AssertRC(rc);
440	}
441	#endif
442
443	if ( pCtx->eflags.u32 & X86_EFL_IF
444	&& (!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
445	&& TRPMHasTrap(pVM)
446	)
447	{
448	uint8_t u8Vector;
449	int rc;
450	TRPMEVENT enmType;
451	SVM_EVENT Event;
452	RTGCUINT u32ErrorCode;
453
454	Event.au64[0] = 0;
455
456	/* If a new event is pending, then dispatch it now. */
457	rc = TRPMQueryTrapAll(pVM, &u8Vector, &enmType, &u32ErrorCode, 0);
458	AssertRC(rc);
459	Assert(pCtx->eflags.Bits.u1IF == 1 \|\| enmType == TRPM_TRAP);
460	Assert(enmType != TRPM_SOFTWARE_INT);
461
462	/* Clear the pending trap. */
463	rc = TRPMResetTrap(pVM);
464	AssertRC(rc);
465
466	Event.n.u8Vector = u8Vector;
467	Event.n.u1Valid = 1;
468	Event.n.u32ErrorCode = u32ErrorCode;
469
470	if (enmType == TRPM_TRAP)
471	{
472	switch (u8Vector) {
473	case 8:
474	case 10:
475	case 11:
476	case 12:
477	case 13:
478	case 14:
479	case 17:
480	/* Valid error codes. */
481	Event.n.u1ErrorCodeValid = 1;
482	break;
483	default:
484	break;
485	}
486	if (u8Vector == X86_XCPT_NMI)
487	Event.n.u3Type = SVM_EVENT_NMI;
488	else
489	Event.n.u3Type = SVM_EVENT_EXCEPTION;
490	}
491	else
492	Event.n.u3Type = SVM_EVENT_EXTERNAL_IRQ;
493
494	STAM_COUNTER_INC(&pVM->hwaccm.s.StatIntInject);
495	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
496	} /* if (interrupts can be dispatched) */
497
498	return VINF_SUCCESS;
499	}
500
501	/**
502	* Save the host state
503	*
504	* @returns VBox status code.
505	* @param pVM The VM to operate on.
506	*/
507	HWACCMR0DECL(int) SVMR0SaveHostState(PVM pVM)
508	{
509	/* Nothing to do here. */
510	return VINF_SUCCESS;
511	}
512
513	/**
514	* Loads the guest state
515	*
516	* @returns VBox status code.
517	* @param pVM The VM to operate on.
518	* @param pCtx Guest context
519	*/
520	HWACCMR0DECL(int) SVMR0LoadGuestState(PVM pVM, CPUMCTX *pCtx)
521	{
522	RTGCUINTPTR val;
523	SVM_VMCB *pVMCB;
524
525	if (pVM == NULL)
526	return VERR_INVALID_PARAMETER;
527
528	/* Setup AMD SVM. */
529	Assert(pVM->hwaccm.s.svm.fSupported);
530
531	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
532	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
533
534	/* Guest CPU context: ES, CS, SS, DS, FS, GS. */
535	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_SEGMENT_REGS)
536	{
537	SVM_WRITE_SELREG(CS, cs);
538	SVM_WRITE_SELREG(SS, ss);
539	SVM_WRITE_SELREG(DS, ds);
540	SVM_WRITE_SELREG(ES, es);
541	SVM_WRITE_SELREG(FS, fs);
542	SVM_WRITE_SELREG(GS, gs);
543	}
544
545	/* Guest CPU context: LDTR. */
546	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_LDTR)
547	{
548	SVM_WRITE_SELREG(LDTR, ldtr);
549	}
550
551	/* Guest CPU context: TR. */
552	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_TR)
553	{
554	SVM_WRITE_SELREG(TR, tr);
555	}
556
557	/* Guest CPU context: GDTR. */
558	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_GDTR)
559	{
560	pVMCB->guest.GDTR.u32Limit = pCtx->gdtr.cbGdt;
561	pVMCB->guest.GDTR.u64Base = pCtx->gdtr.pGdt;
562	}
563
564	/* Guest CPU context: IDTR. */
565	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_IDTR)
566	{
567	pVMCB->guest.IDTR.u32Limit = pCtx->idtr.cbIdt;
568	pVMCB->guest.IDTR.u64Base = pCtx->idtr.pIdt;
569	}
570
571	/*
572	* Sysenter MSRs (unconditional)
573	*/
574	pVMCB->guest.u64SysEnterCS = pCtx->SysEnter.cs;
575	pVMCB->guest.u64SysEnterEIP = pCtx->SysEnter.eip;
576	pVMCB->guest.u64SysEnterESP = pCtx->SysEnter.esp;
577
578	/* Control registers */
579	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR0)
580	{
581	val = pCtx->cr0;
582	if (CPUMIsGuestFPUStateActive(pVM) == false)
583	{
584	/* Always use #NM exceptions to load the FPU/XMM state on demand. */
585	val \|= X86_CR0_TS \| X86_CR0_ET \| X86_CR0_NE \| X86_CR0_MP;
586	}
587	else
588	{
589	Assert(pVM->hwaccm.s.svm.fResumeVM == true);
590	/** @todo check if we support the old style mess correctly. */
591	if (!(val & X86_CR0_NE))
592	{
593	Log(("Forcing X86_CR0_NE!!!\n"));
594
595	/* Also catch floating point exceptions as we need to report them to the guest in a different way. */
596	if (!pVM->hwaccm.s.fFPUOldStyleOverride)
597	{
598	pVMCB->ctrl.u32InterceptException \|= RT_BIT(16);
599	pVM->hwaccm.s.fFPUOldStyleOverride = true;
600	}
601	}
602	val \|= X86_CR0_NE; /* always turn on the native mechanism to report FPU errors (old style uses interrupts) */
603	}
604	/* Always enable caching. */
605	val &= ~(X86_CR0_CD\|X86_CR0_NW);
606
607	/* Note: WP is not relevant in nested paging mode as we catch accesses on the (guest) physical level. */
608	/* Note: In nested paging mode the guest is allowed to run with paging disabled; the guest physical to host physical translation will remain active. */
609	if (!pVM->hwaccm.s.fNestedPaging)
610	{
611	val \|= X86_CR0_PG; /* Paging is always enabled; even when the guest is running in real mode or PE without paging. */
612	val \|= X86_CR0_WP; /* Must set this as we rely on protect various pages and supervisor writes must be caught. */
613	}
614	pVMCB->guest.u64CR0 = val;
615	}
616	/* CR2 as well */
617	pVMCB->guest.u64CR2 = pCtx->cr2;
618
619	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR3)
620	{
621	/* Save our shadow CR3 register. */
622	if (pVM->hwaccm.s.fNestedPaging)
623	{
624	pVMCB->ctrl.u64NestedPagingCR3 = PGMGetNestedCR3(pVM, PGMGetHostMode(pVM));
625	pVMCB->guest.u64CR3 = pCtx->cr3;
626	}
627	else
628	pVMCB->guest.u64CR3 = PGMGetHyperCR3(pVM);
629	}
630
631	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR4)
632	{
633	val = pCtx->cr4;
634	if (!pVM->hwaccm.s.fNestedPaging)
635	{
636	switch(pVM->hwaccm.s.enmShadowMode)
637	{
638	case PGMMODE_REAL:
639	case PGMMODE_PROTECTED: /* Protected mode, no paging. */
640	AssertFailed();
641	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
642
643	case PGMMODE_32_BIT: /* 32-bit paging. */
644	break;
645
646	case PGMMODE_PAE: /* PAE paging. */
647	case PGMMODE_PAE_NX: /* PAE paging with NX enabled. */
648	/** @todo use normal 32 bits paging */
649	val \|= X86_CR4_PAE;
650	break;
651
652	case PGMMODE_AMD64: /* 64-bit AMD paging (long mode). */
653	case PGMMODE_AMD64_NX: /* 64-bit AMD paging (long mode) with NX enabled. */
654	#ifdef VBOX_ENABLE_64_BITS_GUESTS
655	break;
656	#else
657	AssertFailed();
658	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
659	#endif
660
661	default: /* shut up gcc */
662	AssertFailed();
663	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
664	}
665	}
666	pVMCB->guest.u64CR4 = val;
667	}
668
669	/* Debug registers. */
670	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_DEBUG)
671	{
672	/** @todo DR0-6 */
673	val = pCtx->dr7;
674	val &= ~(RT_BIT(11) \| RT_BIT(12) \| RT_BIT(14) \| RT_BIT(15)); /* must be zero */
675	val \|= 0x400; /* must be one */
676	#ifdef VBOX_STRICT
677	val = 0x400;
678	#endif
679	pVMCB->guest.u64DR7 = val;
680
681	pVMCB->guest.u64DR6 = pCtx->dr6;
682	}
683
684	/* EIP, ESP and EFLAGS */
685	pVMCB->guest.u64RIP = pCtx->rip;
686	pVMCB->guest.u64RSP = pCtx->rsp;
687	pVMCB->guest.u64RFlags = pCtx->eflags.u32;
688
689	/* Set CPL */
690	pVMCB->guest.u8CPL = pCtx->ssHid.Attr.n.u2Dpl;
691
692	/* RAX/EAX too, as VMRUN uses RAX as an implicit parameter. */
693	pVMCB->guest.u64RAX = pCtx->rax;
694
695	/* vmrun will fail without MSR_K6_EFER_SVME. */
696	pVMCB->guest.u64EFER = pCtx->msrEFER \| MSR_K6_EFER_SVME;
697
698	/* 64 bits guest mode? */
699	if (pCtx->msrEFER & MSR_K6_EFER_LMA)
700	{
701	#if !defined(VBOX_WITH_64_BITS_GUESTS) \|\| HC_ARCH_BITS != 64
702	return VERR_PGM_UNSUPPORTED_SHADOW_PAGING_MODE;
703	#else
704	pVM->hwaccm.s.svm.pfnVMRun = SVMVMRun64;
705	#endif
706	/* Unconditionally update these as wrmsr might have changed them. (HWACCM_CHANGED_GUEST_SEGMENT_REGS will not be set) */
707	pVMCB->guest.FS.u64Base = pCtx->fsHid.u64Base;
708	pVMCB->guest.GS.u64Base = pCtx->gsHid.u64Base;
709	}
710	else
711	{
712	pVM->hwaccm.s.svm.pfnVMRun = SVMVMRun;
713	}
714
715	/** TSC offset. */
716	if (TMCpuTickCanUseRealTSC(pVM, &pVMCB->ctrl.u64TSCOffset))
717	{
718	pVMCB->ctrl.u32InterceptCtrl1 &= ~SVM_CTRL1_INTERCEPT_RDTSC;
719	STAM_COUNTER_INC(&pVM->hwaccm.s.StatTSCOffset);
720	}
721	else
722	{
723	pVMCB->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_RDTSC;
724	STAM_COUNTER_INC(&pVM->hwaccm.s.StatTSCIntercept);
725	}
726
727	/* Sync the various msrs for 64 bits mode. */
728	pVMCB->guest.u64STAR = pCtx->msrSTAR; /* legacy syscall eip, cs & ss */
729	pVMCB->guest.u64LSTAR = pCtx->msrLSTAR; /* 64 bits mode syscall rip */
730	pVMCB->guest.u64CSTAR = pCtx->msrCSTAR; /* compatibility mode syscall rip */
731	pVMCB->guest.u64SFMASK = pCtx->msrSFMASK; /* syscall flag mask */
732	pVMCB->guest.u64KernelGSBase = pCtx->msrKERNELGSBASE; /* swapgs exchange value */
733
734	#ifdef DEBUG
735	/* Intercept X86_XCPT_DB if stepping is enabled */
736	if (DBGFIsStepping(pVM))
737	pVMCB->ctrl.u32InterceptException \|= RT_BIT(1);
738	else
739	pVMCB->ctrl.u32InterceptException &= ~RT_BIT(1);
740	#endif
741
742	/* Done. */
743	pVM->hwaccm.s.fContextUseFlags &= ~HWACCM_CHANGED_ALL_GUEST;
744
745	return VINF_SUCCESS;
746	}
747
748
749	/**
750	* Runs guest code in an SVM VM.
751	*
752	* @todo This can be much more efficient, when we only sync that which has actually changed. (this is the first attempt only)
753	*
754	* @returns VBox status code.
755	* @param pVM The VM to operate on.
756	* @param pCtx Guest context
757	* @param pCpu CPU info struct
758	*/
759	HWACCMR0DECL(int) SVMR0RunGuestCode(PVM pVM, CPUMCTX *pCtx, PHWACCM_CPUINFO pCpu)
760	{
761	int rc = VINF_SUCCESS;
762	uint64_t exitCode = (uint64_t)SVM_EXIT_INVALID;
763	SVM_VMCB *pVMCB;
764	bool fGuestStateSynced = false;
765	unsigned cResume = 0;
766
767	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatEntry, x);
768
769	AssertReturn(pCpu->fConfigured, VERR_EM_INTERNAL_ERROR);
770
771	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
772	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
773
774	/* We can jump to this point to resume execution after determining that a VM-exit is innocent.
775	*/
776	ResumeExecution:
777	/* Safety precaution; looping for too long here can have a very bad effect on the host */
778	if (++cResume > HWACCM_MAX_RESUME_LOOPS)
779	{
780	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitMaxResume);
781	rc = VINF_EM_RAW_INTERRUPT;
782	goto end;
783	}
784
785	/* Check for irq inhibition due to instruction fusing (sti, mov ss). */
786	if (VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
787	{
788	Log(("VM_FF_INHIBIT_INTERRUPTS at %VGv successor %VGv\n", pCtx->rip, EMGetInhibitInterruptsPC(pVM)));
789	if (pCtx->rip != EMGetInhibitInterruptsPC(pVM))
790	{
791	/** @note we intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here.
792	* Before we are able to execute this instruction in raw mode (iret to guest code) an external interrupt might
793	* force a world switch again. Possibly allowing a guest interrupt to be dispatched in the process. This could
794	* break the guest. Sounds very unlikely, but such timing sensitive problem are not as rare as you might think.
795	*/
796	VM_FF_CLEAR(pVM, VM_FF_INHIBIT_INTERRUPTS);
797	/* Irq inhibition is no longer active; clear the corresponding SVM state. */
798	pVMCB->ctrl.u64IntShadow = 0;
799	}
800	}
801	else
802	{
803	/* Irq inhibition is no longer active; clear the corresponding SVM state. */
804	pVMCB->ctrl.u64IntShadow = 0;
805	}
806
807	/* Check for pending actions that force us to go back to ring 3. */
808	#ifdef DEBUG
809	/* Intercept X86_XCPT_DB if stepping is enabled */
810	if (!DBGFIsStepping(pVM))
811	#endif
812	{
813	if (VM_FF_ISPENDING(pVM, VM_FF_TO_R3 \| VM_FF_TIMER))
814	{
815	VM_FF_CLEAR(pVM, VM_FF_TO_R3);
816	STAM_COUNTER_INC(&pVM->hwaccm.s.StatSwitchToR3);
817	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
818	rc = VINF_EM_RAW_TO_R3;
819	goto end;
820	}
821	}
822
823	/* Pending request packets might contain actions that need immediate attention, such as pending hardware interrupts. */
824	if (VM_FF_ISPENDING(pVM, VM_FF_REQUEST))
825	{
826	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
827	rc = VINF_EM_PENDING_REQUEST;
828	goto end;
829	}
830
831	/* When external interrupts are pending, we should exit the VM when IF is set. */
832	/** @note after VM_FF_INHIBIT_INTERRUPTS check!!! */
833	rc = SVMR0CheckPendingInterrupt(pVM, pVMCB, pCtx);
834	if (VBOX_FAILURE(rc))
835	{
836	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
837	goto end;
838	}
839
840	/* Load the guest state */
841	rc = SVMR0LoadGuestState(pVM, pCtx);
842	if (rc != VINF_SUCCESS)
843	{
844	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
845	goto end;
846	}
847	fGuestStateSynced = true;
848
849	/* All done! Let's start VM execution. */
850	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatInGC, x);
851
852	/* Enable nested paging if necessary (disabled each time after #VMEXIT). */
853	pVMCB->ctrl.NestedPaging.n.u1NestedPaging = pVM->hwaccm.s.fNestedPaging;
854
855	/* Force a TLB flush for the first world switch if the current cpu differs from the one we ran on last. */
856	if (!pVM->hwaccm.s.svm.fResumeVM)
857	{
858	if ( pVM->hwaccm.s.svm.idLastCpu != pCpu->idCpu
859	/* if the tlb flush count has changed, another VM has flushed the TLB of this cpu, so we can't use our current ASID anymore. */
860	\|\| pVM->hwaccm.s.svm.cTLBFlushes != pCpu->cTLBFlushes)
861	{
862	/* Force a TLB flush on VM entry. */
863	pVM->hwaccm.s.svm.fForceTLBFlush = true;
864	}
865	pVM->hwaccm.s.svm.idLastCpu = pCpu->idCpu;
866	}
867
868	/* Make sure we flush the TLB when required. Switch ASID to achieve the same thing, but without actually flushing the whole TLB (which is expensive). */
869	if ( pVM->hwaccm.s.svm.fForceTLBFlush
870	&& !pVM->hwaccm.s.svm.fAlwaysFlushTLB)
871	{
872	if (++pCpu->uCurrentASID >= pVM->hwaccm.s.svm.u32MaxASID)
873	{
874	pCpu->uCurrentASID = 1; /* start at 1; host uses 0 */
875	pVMCB->ctrl.TLBCtrl.n.u1TLBFlush = 1; /* wrap around; flush TLB */
876	pCpu->cTLBFlushes++;
877	}
878	else
879	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushASID);
880
881	pVM->hwaccm.s.svm.cTLBFlushes = pCpu->cTLBFlushes;
882	}
883	else
884	{
885	/* We never increase uCurrentASID in the fAlwaysFlushTLB (erratum 170) case. */
886	if (!pCpu->uCurrentASID)
887	pCpu->uCurrentASID = 1;
888
889	pVMCB->ctrl.TLBCtrl.n.u1TLBFlush = pVM->hwaccm.s.svm.fForceTLBFlush;
890	}
891
892	AssertMsg(pCpu->uCurrentASID >= 1 && pCpu->uCurrentASID < pVM->hwaccm.s.svm.u32MaxASID, ("cpu%d uCurrentASID = %x\n", pCpu->idCpu, pCpu->uCurrentASID));
893	pVMCB->ctrl.TLBCtrl.n.u32ASID = pCpu->uCurrentASID;
894
895	#ifdef VBOX_WITH_STATISTICS
896	if (pVMCB->ctrl.TLBCtrl.n.u1TLBFlush)
897	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushTLBWorldSwitch);
898	else
899	STAM_COUNTER_INC(&pVM->hwaccm.s.StatNoFlushTLBWorldSwitch);
900	#endif
901
902	/* In case we execute a goto ResumeExecution later on. */
903	pVM->hwaccm.s.svm.fResumeVM = true;
904	pVM->hwaccm.s.svm.fForceTLBFlush = pVM->hwaccm.s.svm.fAlwaysFlushTLB;
905
906	Assert(sizeof(pVM->hwaccm.s.svm.pVMCBPhys) == 8);
907	Assert(pVMCB->ctrl.u32InterceptCtrl2 == ( SVM_CTRL2_INTERCEPT_VMRUN /* required */
908	\| SVM_CTRL2_INTERCEPT_VMMCALL
909	\| SVM_CTRL2_INTERCEPT_VMLOAD
910	\| SVM_CTRL2_INTERCEPT_VMSAVE
911	\| SVM_CTRL2_INTERCEPT_STGI
912	\| SVM_CTRL2_INTERCEPT_CLGI
913	\| SVM_CTRL2_INTERCEPT_SKINIT
914	\| SVM_CTRL2_INTERCEPT_RDTSCP /* AMD only; we don't support this one */
915	\| SVM_CTRL2_INTERCEPT_WBINVD
916	\| SVM_CTRL2_INTERCEPT_MWAIT_UNCOND /* don't execute mwait or else we'll idle inside the guest (host thinks the cpu load is high) */
917	));
918	Assert(pVMCB->ctrl.IntCtrl.n.u1VIrqMasking);
919	Assert(pVMCB->ctrl.u64IOPMPhysAddr == pVM->hwaccm.s.svm.pIOBitmapPhys);
920	Assert(pVMCB->ctrl.u64MSRPMPhysAddr == pVM->hwaccm.s.svm.pMSRBitmapPhys);
921	Assert(pVMCB->ctrl.u64LBRVirt == 0);
922
923	pVM->hwaccm.s.svm.pfnVMRun(pVM->hwaccm.s.svm.pVMCBHostPhys, pVM->hwaccm.s.svm.pVMCBPhys, pCtx);
924	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatInGC, x);
925
926	/**
927	* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
928	* IMPORTANT: WE CAN'T DO ANY LOGGING OR OPERATIONS THAT CAN DO A LONGJMP BACK TO RING 3 BEFORE WE'VE SYNCED BACK (MOST OF) THE GUEST STATE
929	* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
930	*/
931
932	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatExit, x);
933
934	/* Reason for the VM exit */
935	exitCode = pVMCB->ctrl.u64ExitCode;
936
937	if (exitCode == (uint64_t)SVM_EXIT_INVALID) /* Invalid guest state. */
938	{
939	HWACCMDumpRegs(pCtx);
940	#ifdef DEBUG
941	Log(("ctrl.u16InterceptRdCRx %x\n", pVMCB->ctrl.u16InterceptRdCRx));
942	Log(("ctrl.u16InterceptWrCRx %x\n", pVMCB->ctrl.u16InterceptWrCRx));
943	Log(("ctrl.u16InterceptRdDRx %x\n", pVMCB->ctrl.u16InterceptRdDRx));
944	Log(("ctrl.u16InterceptWrDRx %x\n", pVMCB->ctrl.u16InterceptWrDRx));
945	Log(("ctrl.u32InterceptException %x\n", pVMCB->ctrl.u32InterceptException));
946	Log(("ctrl.u32InterceptCtrl1 %x\n", pVMCB->ctrl.u32InterceptCtrl1));
947	Log(("ctrl.u32InterceptCtrl2 %x\n", pVMCB->ctrl.u32InterceptCtrl2));
948	Log(("ctrl.u64IOPMPhysAddr %VX64\n", pVMCB->ctrl.u64IOPMPhysAddr));
949	Log(("ctrl.u64MSRPMPhysAddr %VX64\n", pVMCB->ctrl.u64MSRPMPhysAddr));
950	Log(("ctrl.u64TSCOffset %VX64\n", pVMCB->ctrl.u64TSCOffset));
951
952	Log(("ctrl.TLBCtrl.u32ASID %x\n", pVMCB->ctrl.TLBCtrl.n.u32ASID));
953	Log(("ctrl.TLBCtrl.u1TLBFlush %x\n", pVMCB->ctrl.TLBCtrl.n.u1TLBFlush));
954	Log(("ctrl.TLBCtrl.u7Reserved %x\n", pVMCB->ctrl.TLBCtrl.n.u7Reserved));
955	Log(("ctrl.TLBCtrl.u24Reserved %x\n", pVMCB->ctrl.TLBCtrl.n.u24Reserved));
956
957	Log(("ctrl.IntCtrl.u8VTPR %x\n", pVMCB->ctrl.IntCtrl.n.u8VTPR));
958	Log(("ctrl.IntCtrl.u1VIrqValid %x\n", pVMCB->ctrl.IntCtrl.n.u1VIrqValid));
959	Log(("ctrl.IntCtrl.u7Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u7Reserved));
960	Log(("ctrl.IntCtrl.u4VIrqPriority %x\n", pVMCB->ctrl.IntCtrl.n.u4VIrqPriority));
961	Log(("ctrl.IntCtrl.u1IgnoreTPR %x\n", pVMCB->ctrl.IntCtrl.n.u1IgnoreTPR));
962	Log(("ctrl.IntCtrl.u3Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u3Reserved));
963	Log(("ctrl.IntCtrl.u1VIrqMasking %x\n", pVMCB->ctrl.IntCtrl.n.u1VIrqMasking));
964	Log(("ctrl.IntCtrl.u7Reserved2 %x\n", pVMCB->ctrl.IntCtrl.n.u7Reserved2));
965	Log(("ctrl.IntCtrl.u8VIrqVector %x\n", pVMCB->ctrl.IntCtrl.n.u8VIrqVector));
966	Log(("ctrl.IntCtrl.u24Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u24Reserved));
967
968	Log(("ctrl.u64IntShadow %VX64\n", pVMCB->ctrl.u64IntShadow));
969	Log(("ctrl.u64ExitCode %VX64\n", pVMCB->ctrl.u64ExitCode));
970	Log(("ctrl.u64ExitInfo1 %VX64\n", pVMCB->ctrl.u64ExitInfo1));
971	Log(("ctrl.u64ExitInfo2 %VX64\n", pVMCB->ctrl.u64ExitInfo2));
972	Log(("ctrl.ExitIntInfo.u8Vector %x\n", pVMCB->ctrl.ExitIntInfo.n.u8Vector));
973	Log(("ctrl.ExitIntInfo.u3Type %x\n", pVMCB->ctrl.ExitIntInfo.n.u3Type));
974	Log(("ctrl.ExitIntInfo.u1ErrorCodeValid %x\n", pVMCB->ctrl.ExitIntInfo.n.u1ErrorCodeValid));
975	Log(("ctrl.ExitIntInfo.u19Reserved %x\n", pVMCB->ctrl.ExitIntInfo.n.u19Reserved));
976	Log(("ctrl.ExitIntInfo.u1Valid %x\n", pVMCB->ctrl.ExitIntInfo.n.u1Valid));
977	Log(("ctrl.ExitIntInfo.u32ErrorCode %x\n", pVMCB->ctrl.ExitIntInfo.n.u32ErrorCode));
978	Log(("ctrl.NestedPaging %VX64\n", pVMCB->ctrl.NestedPaging.au64));
979	Log(("ctrl.EventInject.u8Vector %x\n", pVMCB->ctrl.EventInject.n.u8Vector));
980	Log(("ctrl.EventInject.u3Type %x\n", pVMCB->ctrl.EventInject.n.u3Type));
981	Log(("ctrl.EventInject.u1ErrorCodeValid %x\n", pVMCB->ctrl.EventInject.n.u1ErrorCodeValid));
982	Log(("ctrl.EventInject.u19Reserved %x\n", pVMCB->ctrl.EventInject.n.u19Reserved));
983	Log(("ctrl.EventInject.u1Valid %x\n", pVMCB->ctrl.EventInject.n.u1Valid));
984	Log(("ctrl.EventInject.u32ErrorCode %x\n", pVMCB->ctrl.EventInject.n.u32ErrorCode));
985
986	Log(("ctrl.u64NestedPagingCR3 %VX64\n", pVMCB->ctrl.u64NestedPagingCR3));
987	Log(("ctrl.u64LBRVirt %VX64\n", pVMCB->ctrl.u64LBRVirt));
988
989	Log(("guest.CS.u16Sel %04X\n", pVMCB->guest.CS.u16Sel));
990	Log(("guest.CS.u16Attr %04X\n", pVMCB->guest.CS.u16Attr));
991	Log(("guest.CS.u32Limit %X\n", pVMCB->guest.CS.u32Limit));
992	Log(("guest.CS.u64Base %VX64\n", pVMCB->guest.CS.u64Base));
993	Log(("guest.DS.u16Sel %04X\n", pVMCB->guest.DS.u16Sel));
994	Log(("guest.DS.u16Attr %04X\n", pVMCB->guest.DS.u16Attr));
995	Log(("guest.DS.u32Limit %X\n", pVMCB->guest.DS.u32Limit));
996	Log(("guest.DS.u64Base %VX64\n", pVMCB->guest.DS.u64Base));
997	Log(("guest.ES.u16Sel %04X\n", pVMCB->guest.ES.u16Sel));
998	Log(("guest.ES.u16Attr %04X\n", pVMCB->guest.ES.u16Attr));
999	Log(("guest.ES.u32Limit %X\n", pVMCB->guest.ES.u32Limit));
1000	Log(("guest.ES.u64Base %VX64\n", pVMCB->guest.ES.u64Base));
1001	Log(("guest.FS.u16Sel %04X\n", pVMCB->guest.FS.u16Sel));
1002	Log(("guest.FS.u16Attr %04X\n", pVMCB->guest.FS.u16Attr));
1003	Log(("guest.FS.u32Limit %X\n", pVMCB->guest.FS.u32Limit));
1004	Log(("guest.FS.u64Base %VX64\n", pVMCB->guest.FS.u64Base));
1005	Log(("guest.GS.u16Sel %04X\n", pVMCB->guest.GS.u16Sel));
1006	Log(("guest.GS.u16Attr %04X\n", pVMCB->guest.GS.u16Attr));
1007	Log(("guest.GS.u32Limit %X\n", pVMCB->guest.GS.u32Limit));
1008	Log(("guest.GS.u64Base %VX64\n", pVMCB->guest.GS.u64Base));
1009
1010	Log(("guest.GDTR.u32Limit %X\n", pVMCB->guest.GDTR.u32Limit));
1011	Log(("guest.GDTR.u64Base %VX64\n", pVMCB->guest.GDTR.u64Base));
1012
1013	Log(("guest.LDTR.u16Sel %04X\n", pVMCB->guest.LDTR.u16Sel));
1014	Log(("guest.LDTR.u16Attr %04X\n", pVMCB->guest.LDTR.u16Attr));
1015	Log(("guest.LDTR.u32Limit %X\n", pVMCB->guest.LDTR.u32Limit));
1016	Log(("guest.LDTR.u64Base %VX64\n", pVMCB->guest.LDTR.u64Base));
1017
1018	Log(("guest.IDTR.u32Limit %X\n", pVMCB->guest.IDTR.u32Limit));
1019	Log(("guest.IDTR.u64Base %VX64\n", pVMCB->guest.IDTR.u64Base));
1020
1021	Log(("guest.TR.u16Sel %04X\n", pVMCB->guest.TR.u16Sel));
1022	Log(("guest.TR.u16Attr %04X\n", pVMCB->guest.TR.u16Attr));
1023	Log(("guest.TR.u32Limit %X\n", pVMCB->guest.TR.u32Limit));
1024	Log(("guest.TR.u64Base %VX64\n", pVMCB->guest.TR.u64Base));
1025
1026	Log(("guest.u8CPL %X\n", pVMCB->guest.u8CPL));
1027	Log(("guest.u64CR0 %VX64\n", pVMCB->guest.u64CR0));
1028	Log(("guest.u64CR2 %VX64\n", pVMCB->guest.u64CR2));
1029	Log(("guest.u64CR3 %VX64\n", pVMCB->guest.u64CR3));
1030	Log(("guest.u64CR4 %VX64\n", pVMCB->guest.u64CR4));
1031	Log(("guest.u64DR6 %VX64\n", pVMCB->guest.u64DR6));
1032	Log(("guest.u64DR7 %VX64\n", pVMCB->guest.u64DR7));
1033
1034	Log(("guest.u64RIP %VX64\n", pVMCB->guest.u64RIP));
1035	Log(("guest.u64RSP %VX64\n", pVMCB->guest.u64RSP));
1036	Log(("guest.u64RAX %VX64\n", pVMCB->guest.u64RAX));
1037	Log(("guest.u64RFlags %VX64\n", pVMCB->guest.u64RFlags));
1038
1039	Log(("guest.u64SysEnterCS %VX64\n", pVMCB->guest.u64SysEnterCS));
1040	Log(("guest.u64SysEnterEIP %VX64\n", pVMCB->guest.u64SysEnterEIP));
1041	Log(("guest.u64SysEnterESP %VX64\n", pVMCB->guest.u64SysEnterESP));
1042
1043	Log(("guest.u64EFER %VX64\n", pVMCB->guest.u64EFER));
1044	Log(("guest.u64STAR %VX64\n", pVMCB->guest.u64STAR));
1045	Log(("guest.u64LSTAR %VX64\n", pVMCB->guest.u64LSTAR));
1046	Log(("guest.u64CSTAR %VX64\n", pVMCB->guest.u64CSTAR));
1047	Log(("guest.u64SFMASK %VX64\n", pVMCB->guest.u64SFMASK));
1048	Log(("guest.u64KernelGSBase %VX64\n", pVMCB->guest.u64KernelGSBase));
1049	Log(("guest.u64GPAT %VX64\n", pVMCB->guest.u64GPAT));
1050	Log(("guest.u64DBGCTL %VX64\n", pVMCB->guest.u64DBGCTL));
1051	Log(("guest.u64BR_FROM %VX64\n", pVMCB->guest.u64BR_FROM));
1052	Log(("guest.u64BR_TO %VX64\n", pVMCB->guest.u64BR_TO));
1053	Log(("guest.u64LASTEXCPFROM %VX64\n", pVMCB->guest.u64LASTEXCPFROM));
1054	Log(("guest.u64LASTEXCPTO %VX64\n", pVMCB->guest.u64LASTEXCPTO));
1055
1056	#endif
1057	rc = VERR_SVM_UNABLE_TO_START_VM;
1058	goto end;
1059	}
1060
1061	/* Let's first sync back eip, esp, and eflags. */
1062	pCtx->rip = pVMCB->guest.u64RIP;
1063	pCtx->rsp = pVMCB->guest.u64RSP;
1064	pCtx->eflags.u32 = pVMCB->guest.u64RFlags;
1065	/* eax is saved/restore across the vmrun instruction */
1066	pCtx->rax = pVMCB->guest.u64RAX;
1067
1068	/* Guest CPU context: ES, CS, SS, DS, FS, GS. */
1069	SVM_READ_SELREG(SS, ss);
1070	SVM_READ_SELREG(CS, cs);
1071	SVM_READ_SELREG(DS, ds);
1072	SVM_READ_SELREG(ES, es);
1073	SVM_READ_SELREG(FS, fs);
1074	SVM_READ_SELREG(GS, gs);
1075
1076	/* Note: no reason to sync back the CRx and DRx registers. They can't be changed by the guest. */
1077	/* Note: only in the nested paging case can CR3 & CR4 be changed by the guest. */
1078	if ( pVM->hwaccm.s.fNestedPaging
1079	&& pCtx->cr3 != pVMCB->guest.u64CR3)
1080	{
1081	CPUMSetGuestCR3(pVM, pVMCB->guest.u64CR3);
1082	PGMUpdateCR3(pVM, pVMCB->guest.u64CR3);
1083	}
1084
1085	/** @note NOW IT'S SAFE FOR LOGGING! */
1086
1087	/* Take care of instruction fusing (sti, mov ss) */
1088	if (pVMCB->ctrl.u64IntShadow & SVM_INTERRUPT_SHADOW_ACTIVE)
1089	{
1090	Log(("uInterruptState %x eip=%VGv\n", pVMCB->ctrl.u64IntShadow, pCtx->rip));
1091	EMSetInhibitInterruptsPC(pVM, pCtx->rip);
1092	}
1093	else
1094	VM_FF_CLEAR(pVM, VM_FF_INHIBIT_INTERRUPTS);
1095
1096	Log2(("exitCode = %x\n", exitCode));
1097
1098	/* Sync back the debug registers. */
1099	/** @todo Implement debug registers correctly. */
1100	pCtx->dr6 = pVMCB->guest.u64DR6;
1101	pCtx->dr7 = pVMCB->guest.u64DR7;
1102
1103	/* Check if an injected event was interrupted prematurely. */
1104	pVM->hwaccm.s.Event.intInfo = pVMCB->ctrl.ExitIntInfo.au64[0];
1105	if ( pVMCB->ctrl.ExitIntInfo.n.u1Valid
1106	&& pVMCB->ctrl.ExitIntInfo.n.u3Type != SVM_EVENT_SOFTWARE_INT /* we don't care about 'int xx' as the instruction will be restarted. */)
1107	{
1108	Log(("Pending inject %VX64 at %VGv exit=%08x\n", pVM->hwaccm.s.Event.intInfo, pCtx->rip, exitCode));
1109	pVM->hwaccm.s.Event.fPending = true;
1110	/* Error code present? (redundant) */
1111	if (pVMCB->ctrl.ExitIntInfo.n.u1ErrorCodeValid)
1112	{
1113	pVM->hwaccm.s.Event.errCode = pVMCB->ctrl.ExitIntInfo.n.u32ErrorCode;
1114	}
1115	else
1116	pVM->hwaccm.s.Event.errCode = 0;
1117	}
1118	#ifdef VBOX_WITH_STATISTICS
1119	if (exitCode == SVM_EXIT_NPF)
1120	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitReasonNPF);
1121	else
1122	STAM_COUNTER_INC(&pVM->hwaccm.s.pStatExitReasonR0[exitCode & MASK_EXITREASON_STAT]);
1123	#endif
1124
1125	/* Deal with the reason of the VM-exit. */
1126	switch (exitCode)
1127	{
1128	case SVM_EXIT_EXCEPTION_0: case SVM_EXIT_EXCEPTION_1: case SVM_EXIT_EXCEPTION_2: case SVM_EXIT_EXCEPTION_3:
1129	case SVM_EXIT_EXCEPTION_4: case SVM_EXIT_EXCEPTION_5: case SVM_EXIT_EXCEPTION_6: case SVM_EXIT_EXCEPTION_7:
1130	case SVM_EXIT_EXCEPTION_8: case SVM_EXIT_EXCEPTION_9: case SVM_EXIT_EXCEPTION_A: case SVM_EXIT_EXCEPTION_B:
1131	case SVM_EXIT_EXCEPTION_C: case SVM_EXIT_EXCEPTION_D: case SVM_EXIT_EXCEPTION_E: case SVM_EXIT_EXCEPTION_F:
1132	case SVM_EXIT_EXCEPTION_10: case SVM_EXIT_EXCEPTION_11: case SVM_EXIT_EXCEPTION_12: case SVM_EXIT_EXCEPTION_13:
1133	case SVM_EXIT_EXCEPTION_14: case SVM_EXIT_EXCEPTION_15: case SVM_EXIT_EXCEPTION_16: case SVM_EXIT_EXCEPTION_17:
1134	case SVM_EXIT_EXCEPTION_18: case SVM_EXIT_EXCEPTION_19: case SVM_EXIT_EXCEPTION_1A: case SVM_EXIT_EXCEPTION_1B:
1135	case SVM_EXIT_EXCEPTION_1C: case SVM_EXIT_EXCEPTION_1D: case SVM_EXIT_EXCEPTION_1E: case SVM_EXIT_EXCEPTION_1F:
1136	{
1137	/* Pending trap. */
1138	SVM_EVENT Event;
1139	uint32_t vector = exitCode - SVM_EXIT_EXCEPTION_0;
1140
1141	Log2(("Hardware/software interrupt %d\n", vector));
1142	switch (vector)
1143	{
1144	#ifdef DEBUG
1145	case X86_XCPT_DB:
1146	rc = DBGFR0Trap01Handler(pVM, CPUMCTX2CORE(pCtx), pVMCB->guest.u64DR6);
1147	Assert(rc != VINF_EM_RAW_GUEST_TRAP);
1148	break;
1149	#endif
1150
1151	case X86_XCPT_NM:
1152	{
1153	uint32_t oldCR0;
1154
1155	Log(("#NM fault at %VGv\n", pCtx->rip));
1156
1157	/** @todo don't intercept #NM exceptions anymore when we've activated the guest FPU state. */
1158	oldCR0 = ASMGetCR0();
1159	/* If we sync the FPU/XMM state on-demand, then we can continue execution as if nothing has happened. */
1160	rc = CPUMHandleLazyFPU(pVM);
1161	if (rc == VINF_SUCCESS)
1162	{
1163	Assert(CPUMIsGuestFPUStateActive(pVM));
1164
1165	/* CPUMHandleLazyFPU could have changed CR0; restore it. */
1166	ASMSetCR0(oldCR0);
1167
1168	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitShadowNM);
1169
1170	/* Continue execution. */
1171	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1172	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
1173
1174	goto ResumeExecution;
1175	}
1176
1177	Log(("Forward #NM fault to the guest\n"));
1178	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestNM);
1179
1180	Event.au64[0] = 0;
1181	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1182	Event.n.u1Valid = 1;
1183	Event.n.u8Vector = X86_XCPT_NM;
1184
1185	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1186	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1187	goto ResumeExecution;
1188	}
1189
1190	case X86_XCPT_PF: /* Page fault */
1191	{
1192	uint32_t errCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
1193	RTGCUINTPTR uFaultAddress = pVMCB->ctrl.u64ExitInfo2; /* EXITINFO2 = fault address */
1194
1195	#ifdef DEBUG
1196	if (pVM->hwaccm.s.fNestedPaging)
1197	{ /* A genuine pagefault.
1198	* Forward the trap to the guest by injecting the exception and resuming execution.
1199	*/
1200	Log(("Page fault at %VGv cr2=%VGv error code %x\n", pCtx->rip, uFaultAddress, errCode));
1201	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestPF);
1202
1203	/* Now we must update CR2. */
1204	pCtx->cr2 = uFaultAddress;
1205
1206	Event.au64[0] = 0;
1207	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1208	Event.n.u1Valid = 1;
1209	Event.n.u8Vector = X86_XCPT_PF;
1210	Event.n.u1ErrorCodeValid = 1;
1211	Event.n.u32ErrorCode = errCode;
1212
1213	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1214
1215	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1216	goto ResumeExecution;
1217	}
1218	#endif
1219	Assert(!pVM->hwaccm.s.fNestedPaging);
1220
1221	Log2(("Page fault at %VGv cr2=%VGv error code %x\n", pCtx->rip, uFaultAddress, errCode));
1222	/* Exit qualification contains the linear address of the page fault. */
1223	TRPMAssertTrap(pVM, X86_XCPT_PF, TRPM_TRAP);
1224	TRPMSetErrorCode(pVM, errCode);
1225	TRPMSetFaultAddress(pVM, uFaultAddress);
1226
1227	/* Forward it to our trap handler first, in case our shadow pages are out of sync. */
1228	rc = PGMTrap0eHandler(pVM, errCode, CPUMCTX2CORE(pCtx), (RTGCPTR)uFaultAddress);
1229	Log2(("PGMTrap0eHandler %VGv returned %Vrc\n", pCtx->rip, rc));
1230	if (rc == VINF_SUCCESS)
1231	{ /* We've successfully synced our shadow pages, so let's just continue execution. */
1232	Log2(("Shadow page fault at %VGv cr2=%VGv error code %x\n", pCtx->rip, uFaultAddress, errCode));
1233	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitShadowPF);
1234
1235	TRPMResetTrap(pVM);
1236
1237	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1238	goto ResumeExecution;
1239	}
1240	else
1241	if (rc == VINF_EM_RAW_GUEST_TRAP)
1242	{ /* A genuine pagefault.
1243	* Forward the trap to the guest by injecting the exception and resuming execution.
1244	*/
1245	Log2(("Forward page fault to the guest\n"));
1246	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestPF);
1247	/* The error code might have been changed. */
1248	errCode = TRPMGetErrorCode(pVM);
1249
1250	TRPMResetTrap(pVM);
1251
1252	/* Now we must update CR2. */
1253	pCtx->cr2 = uFaultAddress;
1254
1255	Event.au64[0] = 0;
1256	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1257	Event.n.u1Valid = 1;
1258	Event.n.u8Vector = X86_XCPT_PF;
1259	Event.n.u1ErrorCodeValid = 1;
1260	Event.n.u32ErrorCode = errCode;
1261
1262	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1263
1264	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1265	goto ResumeExecution;
1266	}
1267	#ifdef VBOX_STRICT
1268	if (rc != VINF_EM_RAW_EMULATE_INSTR)
1269	LogFlow(("PGMTrap0eHandler failed with %d\n", rc));
1270	#endif
1271	/* Need to go back to the recompiler to emulate the instruction. */
1272	TRPMResetTrap(pVM);
1273	break;
1274	}
1275
1276	case X86_XCPT_MF: /* Floating point exception. */
1277	{
1278	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestMF);
1279	if (!(pCtx->cr0 & X86_CR0_NE))
1280	{
1281	/* old style FPU error reporting needs some extra work. */
1282	/** @todo don't fall back to the recompiler, but do it manually. */
1283	rc = VINF_EM_RAW_EMULATE_INSTR;
1284	break;
1285	}
1286	Log(("Trap %x at %VGv\n", vector, pCtx->rip));
1287
1288	Event.au64[0] = 0;
1289	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1290	Event.n.u1Valid = 1;
1291	Event.n.u8Vector = X86_XCPT_MF;
1292
1293	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1294
1295	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1296	goto ResumeExecution;
1297	}
1298
1299	#ifdef VBOX_STRICT
1300	case X86_XCPT_GP: /* General protection failure exception.*/
1301	case X86_XCPT_UD: /* Unknown opcode exception. */
1302	case X86_XCPT_DE: /* Debug exception. */
1303	case X86_XCPT_SS: /* Stack segment exception. */
1304	case X86_XCPT_NP: /* Segment not present exception. */
1305	{
1306	Event.au64[0] = 0;
1307	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1308	Event.n.u1Valid = 1;
1309	Event.n.u8Vector = vector;
1310
1311	switch(vector)
1312	{
1313	case X86_XCPT_GP:
1314	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestGP);
1315	Event.n.u1ErrorCodeValid = 1;
1316	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
1317	break;
1318	case X86_XCPT_DE:
1319	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestDE);
1320	break;
1321	case X86_XCPT_UD:
1322	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestUD);
1323	break;
1324	case X86_XCPT_SS:
1325	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestSS);
1326	Event.n.u1ErrorCodeValid = 1;
1327	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
1328	break;
1329	case X86_XCPT_NP:
1330	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestNP);
1331	Event.n.u1ErrorCodeValid = 1;
1332	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
1333	break;
1334	}
1335	Log(("Trap %x at %VGv esi=%x\n", vector, pCtx->rip, pCtx->esi));
1336	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1337
1338	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1339	goto ResumeExecution;
1340	}
1341	#endif
1342	default:
1343	AssertMsgFailed(("Unexpected vm-exit caused by exception %x\n", vector));
1344	rc = VERR_EM_INTERNAL_ERROR;
1345	break;
1346
1347	} /* switch (vector) */
1348	break;
1349	}
1350
1351	case SVM_EXIT_NPF:
1352	{
1353	/* EXITINFO1 contains fault errorcode; EXITINFO2 contains the guest physical address causing the fault. */
1354	uint32_t errCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
1355	RTGCPHYS uFaultAddress = pVMCB->ctrl.u64ExitInfo2; /* EXITINFO2 = fault address */
1356
1357	Assert(pVM->hwaccm.s.fNestedPaging);
1358
1359	Log(("Nested page fault at %VGv cr2=%VGp error code %x\n", pCtx->rip, uFaultAddress, errCode));
1360	/* Exit qualification contains the linear address of the page fault. */
1361	TRPMAssertTrap(pVM, X86_XCPT_PF, TRPM_TRAP);
1362	TRPMSetErrorCode(pVM, errCode);
1363	TRPMSetFaultAddress(pVM, uFaultAddress);
1364
1365	/* Handle the pagefault trap for the nested shadow table. */
1366	rc = PGMR0Trap0eHandlerNestedPaging(pVM, PGMGetHostMode(pVM), errCode, CPUMCTX2CORE(pCtx), uFaultAddress);
1367	Log2(("PGMR0Trap0eHandlerNestedPaging %VGv returned %Vrc\n", pCtx->rip, rc));
1368	if (rc == VINF_SUCCESS)
1369	{ /* We've successfully synced our shadow pages, so let's just continue execution. */
1370	Log2(("Shadow page fault at %VGv cr2=%VGp error code %x\n", pCtx->rip, uFaultAddress, errCode));
1371	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitShadowPF);
1372
1373	TRPMResetTrap(pVM);
1374
1375	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1376	goto ResumeExecution;
1377	}
1378
1379	#ifdef VBOX_STRICT
1380	if (rc != VINF_EM_RAW_EMULATE_INSTR)
1381	LogFlow(("PGMTrap0eHandlerNestedPaging failed with %d\n", rc));
1382	#endif
1383	/* Need to go back to the recompiler to emulate the instruction. */
1384	TRPMResetTrap(pVM);
1385	break;
1386	}
1387
1388	case SVM_EXIT_VINTR:
1389	/* A virtual interrupt is about to be delivered, which means IF=1. */
1390	Log(("SVM_EXIT_VINTR IF=%d\n", pCtx->eflags.Bits.u1IF));
1391	pVMCB->ctrl.IntCtrl.n.u1VIrqValid = 0;
1392	pVMCB->ctrl.IntCtrl.n.u1IgnoreTPR = 0;
1393	pVMCB->ctrl.IntCtrl.n.u8VIrqVector = 0;
1394	goto ResumeExecution;
1395
1396	case SVM_EXIT_FERR_FREEZE:
1397	case SVM_EXIT_INTR:
1398	case SVM_EXIT_NMI:
1399	case SVM_EXIT_SMI:
1400	case SVM_EXIT_INIT:
1401	/* External interrupt; leave to allow it to be dispatched again. */
1402	rc = VINF_EM_RAW_INTERRUPT;
1403	break;
1404
1405	case SVM_EXIT_WBINVD:
1406	case SVM_EXIT_INVD: /* Guest software attempted to execute INVD. */
1407	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitInvd);
1408	/* Skip instruction and continue directly. */
1409	pCtx->rip += 2; /** @note hardcoded opcode size! */
1410	/* Continue execution.*/
1411	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1412	goto ResumeExecution;
1413
1414	case SVM_EXIT_CPUID: /* Guest software attempted to execute CPUID. */
1415	{
1416	Log2(("SVM: Cpuid %x\n", pCtx->eax));
1417	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCpuid);
1418	rc = EMInterpretCpuId(pVM, CPUMCTX2CORE(pCtx));
1419	if (rc == VINF_SUCCESS)
1420	{
1421	/* Update EIP and continue execution. */
1422	pCtx->rip += 2; /** @note hardcoded opcode size! */
1423	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1424	goto ResumeExecution;
1425	}
1426	AssertMsgFailed(("EMU: cpuid failed with %Vrc\n", rc));
1427	rc = VINF_EM_RAW_EMULATE_INSTR;
1428	break;
1429	}
1430
1431	case SVM_EXIT_RDTSC: /* Guest software attempted to execute RDTSC. */
1432	{
1433	Log2(("SVM: Rdtsc\n"));
1434	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitRdtsc);
1435	rc = EMInterpretRdtsc(pVM, CPUMCTX2CORE(pCtx));
1436	if (rc == VINF_SUCCESS)
1437	{
1438	/* Update EIP and continue execution. */
1439	pCtx->rip += 2; /** @note hardcoded opcode size! */
1440	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1441	goto ResumeExecution;
1442	}
1443	AssertMsgFailed(("EMU: rdtsc failed with %Vrc\n", rc));
1444	rc = VINF_EM_RAW_EMULATE_INSTR;
1445	break;
1446	}
1447
1448	case SVM_EXIT_INVLPG: /* Guest software attempted to execute INVPG. */
1449	{
1450	Log2(("SVM: invlpg\n"));
1451	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitInvpg);
1452
1453	Assert(!pVM->hwaccm.s.fNestedPaging);
1454
1455	/* Truly a pita. Why can't SVM give the same information as VT-x? */
1456	rc = SVMR0InterpretInvpg(pVM, CPUMCTX2CORE(pCtx), pVMCB->ctrl.TLBCtrl.n.u32ASID);
1457	if (rc == VINF_SUCCESS)
1458	{
1459	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushPageInvlpg);
1460	goto ResumeExecution; /* eip already updated */
1461	}
1462	break;
1463	}
1464
1465	case SVM_EXIT_WRITE_CR0: case SVM_EXIT_WRITE_CR1: case SVM_EXIT_WRITE_CR2: case SVM_EXIT_WRITE_CR3:
1466	case SVM_EXIT_WRITE_CR4: case SVM_EXIT_WRITE_CR5: case SVM_EXIT_WRITE_CR6: case SVM_EXIT_WRITE_CR7:
1467	case SVM_EXIT_WRITE_CR8: case SVM_EXIT_WRITE_CR9: case SVM_EXIT_WRITE_CR10: case SVM_EXIT_WRITE_CR11:
1468	case SVM_EXIT_WRITE_CR12: case SVM_EXIT_WRITE_CR13: case SVM_EXIT_WRITE_CR14: case SVM_EXIT_WRITE_CR15:
1469	{
1470	uint32_t cbSize;
1471
1472	Log2(("SVM: %VGv mov cr%d, \n", pCtx->rip, exitCode - SVM_EXIT_WRITE_CR0));
1473	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCRxWrite);
1474	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1475
1476	switch (exitCode - SVM_EXIT_WRITE_CR0)
1477	{
1478	case 0:
1479	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
1480	break;
1481	case 2:
1482	break;
1483	case 3:
1484	Assert(!pVM->hwaccm.s.fNestedPaging);
1485	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR3;
1486	break;
1487	case 4:
1488	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR4;
1489	break;
1490	default:
1491	AssertFailed();
1492	}
1493	/* Check if a sync operation is pending. */
1494	if ( rc == VINF_SUCCESS /* don't bother if we are going to ring 3 anyway */
1495	&& VM_FF_ISPENDING(pVM, VM_FF_PGM_SYNC_CR3 \| VM_FF_PGM_SYNC_CR3_NON_GLOBAL))
1496	{
1497	rc = PGMSyncCR3(pVM, CPUMGetGuestCR0(pVM), CPUMGetGuestCR3(pVM), CPUMGetGuestCR4(pVM), VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3));
1498	AssertRC(rc);
1499
1500	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushTLBCRxChange);
1501
1502	/** @note Force a TLB flush. SVM requires us to do it manually. */
1503	pVM->hwaccm.s.svm.fForceTLBFlush = true;
1504	}
1505	if (rc == VINF_SUCCESS)
1506	{
1507	/* EIP has been updated already. */
1508
1509	/* Only resume if successful. */
1510	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1511	goto ResumeExecution;
1512	}
1513	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1514	break;
1515	}
1516
1517	case SVM_EXIT_READ_CR0: case SVM_EXIT_READ_CR1: case SVM_EXIT_READ_CR2: case SVM_EXIT_READ_CR3:
1518	case SVM_EXIT_READ_CR4: case SVM_EXIT_READ_CR5: case SVM_EXIT_READ_CR6: case SVM_EXIT_READ_CR7:
1519	case SVM_EXIT_READ_CR8: case SVM_EXIT_READ_CR9: case SVM_EXIT_READ_CR10: case SVM_EXIT_READ_CR11:
1520	case SVM_EXIT_READ_CR12: case SVM_EXIT_READ_CR13: case SVM_EXIT_READ_CR14: case SVM_EXIT_READ_CR15:
1521	{
1522	uint32_t cbSize;
1523
1524	Log2(("SVM: %VGv mov x, cr%d\n", pCtx->rip, exitCode - SVM_EXIT_READ_CR0));
1525	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCRxRead);
1526	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1527	if (rc == VINF_SUCCESS)
1528	{
1529	/* EIP has been updated already. */
1530
1531	/* Only resume if successful. */
1532	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1533	goto ResumeExecution;
1534	}
1535	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1536	break;
1537	}
1538
1539	case SVM_EXIT_WRITE_DR0: case SVM_EXIT_WRITE_DR1: case SVM_EXIT_WRITE_DR2: case SVM_EXIT_WRITE_DR3:
1540	case SVM_EXIT_WRITE_DR4: case SVM_EXIT_WRITE_DR5: case SVM_EXIT_WRITE_DR6: case SVM_EXIT_WRITE_DR7:
1541	case SVM_EXIT_WRITE_DR8: case SVM_EXIT_WRITE_DR9: case SVM_EXIT_WRITE_DR10: case SVM_EXIT_WRITE_DR11:
1542	case SVM_EXIT_WRITE_DR12: case SVM_EXIT_WRITE_DR13: case SVM_EXIT_WRITE_DR14: case SVM_EXIT_WRITE_DR15:
1543	{
1544	uint32_t cbSize;
1545
1546	Log2(("SVM: %VGv mov dr%d, x\n", pCtx->rip, exitCode - SVM_EXIT_WRITE_DR0));
1547	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitDRxRead);
1548	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1549	if (rc == VINF_SUCCESS)
1550	{
1551	/* EIP has been updated already. */
1552
1553	/* Only resume if successful. */
1554	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1555	goto ResumeExecution;
1556	}
1557	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1558	break;
1559	}
1560
1561	case SVM_EXIT_READ_DR0: case SVM_EXIT_READ_DR1: case SVM_EXIT_READ_DR2: case SVM_EXIT_READ_DR3:
1562	case SVM_EXIT_READ_DR4: case SVM_EXIT_READ_DR5: case SVM_EXIT_READ_DR6: case SVM_EXIT_READ_DR7:
1563	case SVM_EXIT_READ_DR8: case SVM_EXIT_READ_DR9: case SVM_EXIT_READ_DR10: case SVM_EXIT_READ_DR11:
1564	case SVM_EXIT_READ_DR12: case SVM_EXIT_READ_DR13: case SVM_EXIT_READ_DR14: case SVM_EXIT_READ_DR15:
1565	{
1566	uint32_t cbSize;
1567
1568	Log2(("SVM: %VGv mov dr%d, x\n", pCtx->rip, exitCode - SVM_EXIT_READ_DR0));
1569	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitDRxRead);
1570	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1571	if (rc == VINF_SUCCESS)
1572	{
1573	/* EIP has been updated already. */
1574
1575	/* Only resume if successful. */
1576	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1577	goto ResumeExecution;
1578	}
1579	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1580	break;
1581	}
1582
1583	/* Note: We'll get a #GP if the IO instruction isn't allowed (IOPL or TSS bitmap); no need to double check. */
1584	case SVM_EXIT_IOIO: /* I/O instruction. */
1585	{
1586	SVM_IOIO_EXIT IoExitInfo;
1587	uint32_t uIOSize, uAndVal;
1588
1589	IoExitInfo.au32[0] = pVMCB->ctrl.u64ExitInfo1;
1590
1591	/** @todo could use a lookup table here */
1592	if (IoExitInfo.n.u1OP8)
1593	{
1594	uIOSize = 1;
1595	uAndVal = 0xff;
1596	}
1597	else
1598	if (IoExitInfo.n.u1OP16)
1599	{
1600	uIOSize = 2;
1601	uAndVal = 0xffff;
1602	}
1603	else
1604	if (IoExitInfo.n.u1OP32)
1605	{
1606	uIOSize = 4;
1607	uAndVal = 0xffffffff;
1608	}
1609	else
1610	{
1611	AssertFailed(); /* should be fatal. */
1612	rc = VINF_EM_RAW_EMULATE_INSTR;
1613	break;
1614	}
1615
1616	if (IoExitInfo.n.u1STR)
1617	{
1618	/* ins/outs */
1619	uint32_t prefix = 0;
1620	if (IoExitInfo.n.u1REP)
1621	prefix \|= PREFIX_REP;
1622
1623	if (IoExitInfo.n.u1Type == 0)
1624	{
1625	Log2(("IOMInterpretOUTSEx %VGv %x size=%d\n", pCtx->rip, IoExitInfo.n.u16Port, uIOSize));
1626	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIOStringWrite);
1627	rc = IOMInterpretOUTSEx(pVM, CPUMCTX2CORE(pCtx), IoExitInfo.n.u16Port, prefix, uIOSize);
1628	}
1629	else
1630	{
1631	Log2(("IOMInterpretINSEx %VGv %x size=%d\n", pCtx->rip, IoExitInfo.n.u16Port, uIOSize));
1632	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIOStringRead);
1633	rc = IOMInterpretINSEx(pVM, CPUMCTX2CORE(pCtx), IoExitInfo.n.u16Port, prefix, uIOSize);
1634	}
1635	}
1636	else
1637	{
1638	/* normal in/out */
1639	Assert(!IoExitInfo.n.u1REP);
1640
1641	if (IoExitInfo.n.u1Type == 0)
1642	{
1643	Log2(("IOMIOPortWrite %VGv %x %x size=%d\n", pCtx->rip, IoExitInfo.n.u16Port, pCtx->eax & uAndVal, uIOSize));
1644	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIOWrite);
1645	rc = IOMIOPortWrite(pVM, IoExitInfo.n.u16Port, pCtx->eax & uAndVal, uIOSize);
1646	}
1647	else
1648	{
1649	uint32_t u32Val = 0;
1650
1651	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIORead);
1652	rc = IOMIOPortRead(pVM, IoExitInfo.n.u16Port, &u32Val, uIOSize);
1653	if (IOM_SUCCESS(rc))
1654	{
1655	/* Write back to the EAX register. */
1656	pCtx->eax = (pCtx->eax & ~uAndVal) \| (u32Val & uAndVal);
1657	Log2(("IOMIOPortRead %VGv %x %x size=%d\n", pCtx->rip, IoExitInfo.n.u16Port, u32Val & uAndVal, uIOSize));
1658	}
1659	}
1660	}
1661	/*
1662	* Handled the I/O return codes.
1663	* (The unhandled cases end up with rc == VINF_EM_RAW_EMULATE_INSTR.)
1664	*/
1665	if (IOM_SUCCESS(rc))
1666	{
1667	/* Update EIP and continue execution. */
1668	pCtx->rip = pVMCB->ctrl.u64ExitInfo2; /* RIP/EIP of the next instruction is saved in EXITINFO2. */
1669	if (RT_LIKELY(rc == VINF_SUCCESS))
1670	{
1671	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1672	goto ResumeExecution;
1673	}
1674	Log2(("EM status from IO at %VGv %x size %d: %Vrc\n", pCtx->rip, IoExitInfo.n.u16Port, uIOSize, rc));
1675	break;
1676	}
1677
1678	#ifdef VBOX_STRICT
1679	if (rc == VINF_IOM_HC_IOPORT_READ)
1680	Assert(IoExitInfo.n.u1Type != 0);
1681	else if (rc == VINF_IOM_HC_IOPORT_WRITE)
1682	Assert(IoExitInfo.n.u1Type == 0);
1683	else
1684	AssertMsg(VBOX_FAILURE(rc) \|\| rc == VINF_EM_RAW_EMULATE_INSTR \|\| rc == VINF_EM_RAW_GUEST_TRAP \|\| rc == VINF_TRPM_XCPT_DISPATCHED, ("%Vrc\n", rc));
1685	#endif
1686	Log2(("Failed IO at %VGv %x size %d\n", pCtx->rip, IoExitInfo.n.u16Port, uIOSize));
1687	break;
1688	}
1689
1690	case SVM_EXIT_HLT:
1691	/** Check if external interrupts are pending; if so, don't switch back. */
1692	if ( pCtx->eflags.Bits.u1IF
1693	&& VM_FF_ISPENDING(pVM, (VM_FF_INTERRUPT_APIC\|VM_FF_INTERRUPT_PIC)))
1694	{
1695	pCtx->rip++; /* skip hlt */
1696	goto ResumeExecution;
1697	}
1698
1699	rc = VINF_EM_RAW_EMULATE_INSTR_HLT;
1700	break;
1701
1702	case SVM_EXIT_RSM:
1703	case SVM_EXIT_INVLPGA:
1704	case SVM_EXIT_VMRUN:
1705	case SVM_EXIT_VMMCALL:
1706	case SVM_EXIT_VMLOAD:
1707	case SVM_EXIT_VMSAVE:
1708	case SVM_EXIT_STGI:
1709	case SVM_EXIT_CLGI:
1710	case SVM_EXIT_SKINIT:
1711	case SVM_EXIT_RDTSCP:
1712	{
1713	/* Unsupported instructions. */
1714	SVM_EVENT Event;
1715
1716	Event.au64[0] = 0;
1717	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1718	Event.n.u1Valid = 1;
1719	Event.n.u8Vector = X86_XCPT_UD;
1720
1721	Log(("Forced #UD trap at %VGv\n", pCtx->rip));
1722	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1723
1724	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1725	goto ResumeExecution;
1726	}
1727
1728	/* Emulate in ring 3. */
1729	case SVM_EXIT_MSR:
1730	{
1731	uint32_t cbSize;
1732
1733	/* Note: the intel manual claims there's a REX version of RDMSR that's slightly different, so we play safe by completely disassembling the instruction. */
1734	Log(("SVM: %s\n", (pVMCB->ctrl.u64ExitInfo1 == 0) ? "rdmsr" : "wrmsr"));
1735	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1736	if (rc == VINF_SUCCESS)
1737	{
1738	/* EIP has been updated already. */
1739
1740	/* Only resume if successful. */
1741	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1742	goto ResumeExecution;
1743	}
1744	AssertMsg(rc == VERR_EM_INTERPRETER, ("EMU: %s failed with %Vrc\n", (pVMCB->ctrl.u64ExitInfo1 == 0) ? "rdmsr" : "wrmsr", rc));
1745	break;
1746	}
1747
1748	case SVM_EXIT_MONITOR:
1749	case SVM_EXIT_RDPMC:
1750	case SVM_EXIT_PAUSE:
1751	case SVM_EXIT_MWAIT_UNCOND:
1752	case SVM_EXIT_MWAIT_ARMED:
1753	case SVM_EXIT_TASK_SWITCH: /* can change CR3; emulate */
1754	rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
1755	break;
1756
1757	case SVM_EXIT_SHUTDOWN:
1758	rc = VINF_EM_RESET; /* Triple fault equals a reset. */
1759	break;
1760
1761	case SVM_EXIT_IDTR_READ:
1762	case SVM_EXIT_GDTR_READ:
1763	case SVM_EXIT_LDTR_READ:
1764	case SVM_EXIT_TR_READ:
1765	case SVM_EXIT_IDTR_WRITE:
1766	case SVM_EXIT_GDTR_WRITE:
1767	case SVM_EXIT_LDTR_WRITE:
1768	case SVM_EXIT_TR_WRITE:
1769	case SVM_EXIT_CR0_SEL_WRITE:
1770	default:
1771	/* Unexpected exit codes. */
1772	rc = VERR_EM_INTERNAL_ERROR;
1773	AssertMsgFailed(("Unexpected exit code %x\n", exitCode)); /* Can't happen. */
1774	break;
1775	}
1776
1777	end:
1778	if (fGuestStateSynced)
1779	{
1780	/* Remaining guest CPU context: TR, IDTR, GDTR, LDTR. */
1781	SVM_READ_SELREG(LDTR, ldtr);
1782	SVM_READ_SELREG(TR, tr);
1783
1784	pCtx->gdtr.cbGdt = pVMCB->guest.GDTR.u32Limit;
1785	pCtx->gdtr.pGdt = pVMCB->guest.GDTR.u64Base;
1786
1787	pCtx->idtr.cbIdt = pVMCB->guest.IDTR.u32Limit;
1788	pCtx->idtr.pIdt = pVMCB->guest.IDTR.u64Base;
1789
1790	/*
1791	* System MSRs
1792	*/
1793	pCtx->SysEnter.cs = pVMCB->guest.u64SysEnterCS;
1794	pCtx->SysEnter.eip = pVMCB->guest.u64SysEnterEIP;
1795	pCtx->SysEnter.esp = pVMCB->guest.u64SysEnterESP;
1796	}
1797
1798	/* Signal changes for the recompiler. */
1799	CPUMSetChangedFlags(pVM, CPUM_CHANGED_SYSENTER_MSR \| CPUM_CHANGED_LDTR \| CPUM_CHANGED_GDTR \| CPUM_CHANGED_IDTR \| CPUM_CHANGED_TR \| CPUM_CHANGED_HIDDEN_SEL_REGS);
1800
1801	/* If we executed vmrun and an external irq was pending, then we don't have to do a full sync the next time. */
1802	if (exitCode == SVM_EXIT_INTR)
1803	{
1804	STAM_COUNTER_INC(&pVM->hwaccm.s.StatPendingHostIrq);
1805	/* On the next entry we'll only sync the host context. */
1806	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_HOST_CONTEXT;
1807	}
1808	else
1809	{
1810	/* On the next entry we'll sync everything. */
1811	/** @todo we can do better than this */
1812	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_ALL;
1813	}
1814
1815	/* translate into a less severe return code */
1816	if (rc == VERR_EM_INTERPRETER)
1817	rc = VINF_EM_RAW_EMULATE_INSTR;
1818
1819	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1820	return rc;
1821	}
1822
1823	/**
1824	* Enters the AMD-V session
1825	*
1826	* @returns VBox status code.
1827	* @param pVM The VM to operate on.
1828	* @param pCpu CPU info struct
1829	*/
1830	HWACCMR0DECL(int) SVMR0Enter(PVM pVM, PHWACCM_CPUINFO pCpu)
1831	{
1832	Assert(pVM->hwaccm.s.svm.fSupported);
1833
1834	LogFlow(("SVMR0Enter cpu%d last=%d asid=%d\n", pCpu->idCpu, pVM->hwaccm.s.svm.idLastCpu, pCpu->uCurrentASID));
1835	pVM->hwaccm.s.svm.fResumeVM = false;
1836
1837	/* Force to reload LDTR, so we'll execute VMLoad to load additional guest state. */
1838	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_LDTR;
1839
1840	return VINF_SUCCESS;
1841	}
1842
1843
1844	/**
1845	* Leaves the AMD-V session
1846	*
1847	* @returns VBox status code.
1848	* @param pVM The VM to operate on.
1849	*/
1850	HWACCMR0DECL(int) SVMR0Leave(PVM pVM)
1851	{
1852	Assert(pVM->hwaccm.s.svm.fSupported);
1853	return VINF_SUCCESS;
1854	}
1855
1856
1857	static int svmInterpretInvlPg(PVM pVM, PDISCPUSTATE pCpu, PCPUMCTXCORE pRegFrame, uint32_t uASID)
1858	{
1859	OP_PARAMVAL param1;
1860	RTGCPTR addr;
1861
1862	int rc = DISQueryParamVal(pRegFrame, pCpu, &pCpu->param1, &param1, PARAM_SOURCE);
1863	if(VBOX_FAILURE(rc))
1864	return VERR_EM_INTERPRETER;
1865
1866	switch(param1.type)
1867	{
1868	case PARMTYPE_IMMEDIATE:
1869	case PARMTYPE_ADDRESS:
1870	if(!(param1.flags & (PARAM_VAL32\|PARAM_VAL64)))
1871	return VERR_EM_INTERPRETER;
1872	addr = param1.val.val64;
1873	break;
1874
1875	default:
1876	return VERR_EM_INTERPRETER;
1877	}
1878
1879	/** @todo is addr always a flat linear address or ds based
1880	* (in absence of segment override prefixes)????
1881	*/
1882	rc = PGMInvalidatePage(pVM, addr);
1883	if (VBOX_SUCCESS(rc))
1884	{
1885	/* Manually invalidate the page for the VM's TLB. */
1886	Log(("SVMInvlpgA %VGv ASID=%d\n", addr, uASID));
1887	SVMInvlpgA(addr, uASID);
1888	return VINF_SUCCESS;
1889	}
1890	Assert(rc == VERR_REM_FLUSHED_PAGES_OVERFLOW);
1891	return rc;
1892	}
1893
1894	/**
1895	* Interprets INVLPG
1896	*
1897	* @returns VBox status code.
1898	* @retval VINF_* Scheduling instructions.
1899	* @retval VERR_EM_INTERPRETER Something we can't cope with.
1900	* @retval VERR_* Fatal errors.
1901	*
1902	* @param pVM The VM handle.
1903	* @param pRegFrame The register frame.
1904	* @param ASID Tagged TLB id for the guest
1905	*
1906	* Updates the EIP if an instruction was executed successfully.
1907	*/
1908	static int SVMR0InterpretInvpg(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t uASID)
1909	{
1910	/*
1911	* Only allow 32 & 64 bits code.
1912	*/
1913	DISCPUMODE enmMode = SELMGetCpuModeFromSelector(pVM, pRegFrame->eflags, pRegFrame->cs, &pRegFrame->csHid);
1914	if (enmMode != CPUMODE_16BIT)
1915	{
1916	RTGCPTR pbCode;
1917	int rc = SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->rip, &pbCode);
1918	if (VBOX_SUCCESS(rc))
1919	{
1920	uint32_t cbOp;
1921	DISCPUSTATE Cpu;
1922
1923	Cpu.mode = enmMode;
1924	rc = EMInterpretDisasOneEx(pVM, pbCode, pRegFrame, &Cpu, &cbOp);
1925	Assert(VBOX_FAILURE(rc) \|\| Cpu.pCurInstr->opcode == OP_INVLPG);
1926	if (VBOX_SUCCESS(rc) && Cpu.pCurInstr->opcode == OP_INVLPG)
1927	{
1928	Assert(cbOp == Cpu.opsize);
1929	rc = svmInterpretInvlPg(pVM, &Cpu, pRegFrame, uASID);
1930	if (VBOX_SUCCESS(rc))
1931	{
1932	pRegFrame->rip += cbOp; /* Move on to the next instruction. */
1933	}
1934	return rc;
1935	}
1936	}
1937	}
1938	return VERR_EM_INTERPRETER;
1939	}
1940
1941
1942	/**
1943	* Invalidates a guest page
1944	*
1945	* @returns VBox status code.
1946	* @param pVM The VM to operate on.
1947	* @param GCVirt Page to invalidate
1948	*/
1949	HWACCMR0DECL(int) SVMR0InvalidatePage(PVM pVM, RTGCPTR GCVirt)
1950	{
1951	bool fFlushPending = pVM->hwaccm.s.svm.fAlwaysFlushTLB \| pVM->hwaccm.s.svm.fForceTLBFlush;
1952
1953	/* Skip it if a TLB flush is already pending. */
1954	if (!fFlushPending)
1955	{
1956	SVM_VMCB *pVMCB;
1957
1958	Log2(("SVMR0InvalidatePage %VGv\n", GCVirt));
1959	AssertReturn(pVM, VERR_INVALID_PARAMETER);
1960	Assert(pVM->hwaccm.s.svm.fSupported);
1961
1962	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
1963	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
1964
1965	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushPageManual);
1966	SVMInvlpgA(GCVirt, pVMCB->ctrl.TLBCtrl.n.u32ASID);
1967	}
1968	return VINF_SUCCESS;
1969	}
1970
1971
1972	/**
1973	* Invalidates a guest page by physical address
1974	*
1975	* NOTE: Assumes the current instruction references this physical page though a virtual address!!
1976	*
1977	* @returns VBox status code.
1978	* @param pVM The VM to operate on.
1979	* @param GCPhys Page to invalidate
1980	*/
1981	HWACCMR0DECL(int) SVMR0InvalidatePhysPage(PVM pVM, RTGCPHYS GCPhys)
1982	{
1983	bool fFlushPending = pVM->hwaccm.s.svm.fAlwaysFlushTLB \| pVM->hwaccm.s.svm.fForceTLBFlush;
1984
1985	Assert(pVM->hwaccm.s.fNestedPaging);
1986
1987	/* Skip it if a TLB flush is already pending. */
1988	if (!fFlushPending)
1989	{
1990	CPUMCTX *pCtx;
1991	int rc;
1992	SVM_VMCB *pVMCB;
1993
1994	rc = CPUMQueryGuestCtxPtr(pVM, &pCtx);
1995	AssertRCReturn(rc, rc);
1996
1997	Log2(("SVMR0InvalidatePhysPage %VGp\n", GCPhys));
1998	AssertReturn(pVM, VERR_INVALID_PARAMETER);
1999	Assert(pVM->hwaccm.s.svm.fSupported);
2000
2001	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
2002	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
2003
2004	/*
2005	* Only allow 32 & 64 bits code.
2006	*/
2007	DISCPUMODE enmMode = SELMGetCpuModeFromSelector(pVM, pCtx->eflags, pCtx->cs, &pCtx->csHid);
2008	if (enmMode != CPUMODE_16BIT)
2009	{
2010	RTGCPTR pbCode;
2011	int rc = SELMValidateAndConvertCSAddr(pVM, pCtx->eflags, pCtx->ss, pCtx->cs, &pCtx->csHid, (RTGCPTR)pCtx->rip, &pbCode);
2012	if (VBOX_SUCCESS(rc))
2013	{
2014	uint32_t cbOp;
2015	DISCPUSTATE Cpu;
2016	OP_PARAMVAL param1;
2017	RTGCPTR addr;
2018
2019	Cpu.mode = enmMode;
2020	rc = EMInterpretDisasOneEx(pVM, pbCode, CPUMCTX2CORE(pCtx), &Cpu, &cbOp);
2021	AssertRCReturn(rc, rc);
2022	Assert(cbOp == Cpu.opsize);
2023
2024	int rc = DISQueryParamVal(CPUMCTX2CORE(pCtx), &Cpu, &Cpu.param1, &param1, PARAM_SOURCE);
2025	AssertRCReturn(rc, VERR_EM_INTERPRETER);
2026
2027	switch(param1.type)
2028	{
2029	case PARMTYPE_IMMEDIATE:
2030	case PARMTYPE_ADDRESS:
2031	AssertReturn((param1.flags & (PARAM_VAL32\|PARAM_VAL64)), VERR_EM_INTERPRETER);
2032
2033	addr = param1.val.val64;
2034	break;
2035
2036	default:
2037	AssertFailed();
2038	return VERR_EM_INTERPRETER;
2039	}
2040
2041	/* Manually invalidate the page for the VM's TLB. */
2042	Log(("SVMR0InvalidatePhysPage Phys=%VGp Virt=%VGv ASID=%d\n", GCPhys, addr, pVMCB->ctrl.TLBCtrl.n.u32ASID));
2043	SVMInvlpgA(addr, pVMCB->ctrl.TLBCtrl.n.u32ASID);
2044	STAM_COUNTER_INC(&pVM->hwaccm.s.StatFlushPhysPageManual);
2045
2046	return VINF_SUCCESS;
2047	}
2048	}
2049	AssertFailed();
2050	return VERR_EM_INTERPRETER;
2051	}
2052	return VINF_SUCCESS;
2053	}

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR0/HWSVMR0.cpp@ 10011

Download in other formats: