HWSVMR0.cpp@ 2172

Last change on this file since 2172 was 2172, checked in by vboxsync, 18 years ago
Wrong dr6
Property svn:keywords set to `Id`
File size: 60.6 KB

Line
1	/* $Id: HWSVMR0.cpp 2172 2007-04-18 13:14:46Z vboxsync $ */
2	/** @file
3	* HWACCM SVM - Host Context Ring 0.
4	*/
5
6	/*
7	* Copyright (C) 2006 InnoTek Systemberatung GmbH
8	*
9	* This file is part of VirtualBox Open Source Edition (OSE), as
10	* available from http://www.virtualbox.org. This file is free software;
11	* you can redistribute it and/or modify it under the terms of the GNU
12	* General Public License as published by the Free Software Foundation,
13	* in version 2 as it comes in the "COPYING" file of the VirtualBox OSE
14	* distribution. VirtualBox OSE is distributed in the hope that it will
15	* be useful, but WITHOUT ANY WARRANTY of any kind.
16	*
17	* If you received this file as part of a commercial VirtualBox
18	* distribution, then only the terms of your commercial VirtualBox
19	* license agreement apply instead of the previous paragraph.
20	*/
21
22
23	/*******************************************************************************
24	* Header Files *
25	*******************************************************************************/
26	#define LOG_GROUP LOG_GROUP_HWACCM
27	#include <VBox/hwaccm.h>
28	#include "HWACCMInternal.h"
29	#include <VBox/vm.h>
30	#include <VBox/x86.h>
31	#include <VBox/hwacc_svm.h>
32	#include <VBox/pgm.h>
33	#include <VBox/pdm.h>
34	#include <VBox/err.h>
35	#include <VBox/log.h>
36	#include <VBox/selm.h>
37	#include <VBox/iom.h>
38	#include <VBox/dis.h>
39	#include <VBox/dbgf.h>
40	#include <VBox/disopcode.h>
41	#include <iprt/param.h>
42	#include <iprt/assert.h>
43	#include <iprt/asm.h>
44	#include "HWSVMR0.h"
45
46	static int SVMR0InterpretInvpg(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t uASID);
47
48	/**
49	* Sets up and activates SVM
50	*
51	* @returns VBox status code.
52	* @param pVM The VM to operate on.
53	*/
54	HWACCMR0DECL(int) SVMR0Setup(PVM pVM)
55	{
56	int rc = VINF_SUCCESS;
57	SVM_VMCB *pVMCB;
58
59	if (pVM == NULL)
60	return VERR_INVALID_PARAMETER;
61
62	/* Setup AMD SVM. */
63	Assert(pVM->hwaccm.s.svm.fSupported);
64
65	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
66	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
67
68	/* Program the control fields. Most of them never have to be changed again. */
69	/* CR0/3/4 reads must be intercepted, our shadow values are not necessarily the same as the guest's. */
70	/** @note CR0 & CR4 can be safely read when guest and shadow copies are identical. */
71	pVMCB->ctrl.u16InterceptRdCRx = BIT(0) \| BIT(3) \| BIT(4) \| BIT(8);
72
73	/*
74	* CR0/3/4 writes must be intercepted for obvious reasons.
75	*/
76	pVMCB->ctrl.u16InterceptWrCRx = BIT(0) \| BIT(3) \| BIT(4) \| BIT(8);
77
78	/* Intercept all DRx reads and writes. */
79	pVMCB->ctrl.u16InterceptRdDRx = BIT(0) \| BIT(1) \| BIT(2) \| BIT(3) \| BIT(4) \| BIT(5) \| BIT(6) \| BIT(7);
80	pVMCB->ctrl.u16InterceptWrDRx = BIT(0) \| BIT(1) \| BIT(2) \| BIT(3) \| BIT(4) \| BIT(5) \| BIT(6) \| BIT(7);
81
82	/* Currently we don't care about DRx reads or writes. DRx registers are trashed.
83	* All breakpoints are automatically cleared when the VM exits.
84	*/
85
86	/** @todo nested paging */
87	/* Intercept #NM only; #PF is not relevant due to nested paging (we get a seperate exit code (SVM_EXIT_NPF) for
88	* pagefaults that need our attention).
89	*/
90	pVMCB->ctrl.u32InterceptException = HWACCM_SVM_TRAP_MASK;
91
92	pVMCB->ctrl.u32InterceptCtrl1 = SVM_CTRL1_INTERCEPT_INTR
93	\| SVM_CTRL1_INTERCEPT_VINTR
94	\| SVM_CTRL1_INTERCEPT_NMI
95	\| SVM_CTRL1_INTERCEPT_SMI
96	\| SVM_CTRL1_INTERCEPT_INIT
97	\| SVM_CTRL1_INTERCEPT_CR0 /** @todo redundant? */
98	\| SVM_CTRL1_INTERCEPT_RDPMC
99	\| SVM_CTRL1_INTERCEPT_CPUID
100	\| SVM_CTRL1_INTERCEPT_RSM
101	\| SVM_CTRL1_INTERCEPT_HLT
102	\| SVM_CTRL1_INTERCEPT_INOUT_BITMAP
103	\| SVM_CTRL1_INTERCEPT_MSR_SHADOW
104	\| SVM_CTRL1_INTERCEPT_INVLPG
105	\| SVM_CTRL1_INTERCEPT_INVLPGA /* AMD only */
106	\| SVM_CTRL1_INTERCEPT_SHUTDOWN /* fatal */
107	\| SVM_CTRL1_INTERCEPT_FERR_FREEZE; /* Legacy FPU FERR handling. */
108	;
109	pVMCB->ctrl.u32InterceptCtrl2 = SVM_CTRL2_INTERCEPT_VMRUN /* required */
110	\| SVM_CTRL2_INTERCEPT_VMMCALL
111	\| SVM_CTRL2_INTERCEPT_VMLOAD
112	\| SVM_CTRL2_INTERCEPT_VMSAVE
113	\| SVM_CTRL2_INTERCEPT_STGI
114	\| SVM_CTRL2_INTERCEPT_CLGI
115	\| SVM_CTRL2_INTERCEPT_SKINIT
116	\| SVM_CTRL2_INTERCEPT_RDTSCP /* AMD only; we don't support this one */
117	;
118	Log(("pVMCB->ctrl.u32InterceptException = %x\n", pVMCB->ctrl.u32InterceptException));
119	Log(("pVMCB->ctrl.u32InterceptCtrl1 = %x\n", pVMCB->ctrl.u32InterceptCtrl1));
120	Log(("pVMCB->ctrl.u32InterceptCtrl2 = %x\n", pVMCB->ctrl.u32InterceptCtrl2));
121
122	/* Virtualize masking of INTR interrupts. */
123	pVMCB->ctrl.IntCtrl.n.u1VIrqMasking = 1;
124
125	/* Set IO and MSR bitmap addresses. */
126	pVMCB->ctrl.u64IOPMPhysAddr = pVM->hwaccm.s.svm.pIOBitmapPhys;
127	pVMCB->ctrl.u64MSRPMPhysAddr = pVM->hwaccm.s.svm.pMSRBitmapPhys;
128
129	/* Enable nested paging. */
130	/** @todo how to detect support for this?? */
131	pVMCB->ctrl.u64NestedPaging = 0; /** @todo SVM_NESTED_PAGING_ENABLE; */
132
133	/* No LBR virtualization. */
134	pVMCB->ctrl.u64LBRVirt = 0;
135
136	return rc;
137	}
138
139
140	/**
141	* Injects an event (trap or external interrupt)
142	*
143	* @param pVM The VM to operate on.
144	* @param pVMCB SVM control block
145	* @param pCtx CPU Context
146	* @param pIntInfo SVM interrupt info
147	*/
148	inline void SVMR0InjectEvent(PVM pVM, SVM_VMCB pVMCB, CPUMCTX pCtx, SVM_EVENT* pEvent)
149	{
150	#ifdef VBOX_STRICT
151	if (pEvent->n.u8Vector == 0xE)
152	Log(("SVM: Inject int %d at %VGv error code=%08x CR2=%08x intInfo=%08x\n", pEvent->n.u8Vector, pCtx->eip, pEvent->n.u32ErrorCode, pCtx->cr2, pEvent->au64[0]));
153	else
154	if (pEvent->n.u8Vector < 0x20)
155	Log(("SVM: Inject int %d at %VGv error code=%08x\n", pEvent->n.u8Vector, pCtx->eip, pEvent->n.u32ErrorCode));
156	else
157	{
158	Log(("INJ-EI: %x at %VGv\n", pEvent->n.u8Vector, pCtx->eip));
159	Assert(!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS));
160	Assert(pCtx->eflags.u32 & X86_EFL_IF);
161	}
162	#endif
163
164	/* Set event injection state. */
165	pVMCB->ctrl.EventInject.au64[0] = pEvent->au64[0];
166	}
167
168
169	/**
170	* Checks for pending guest interrupts and injects them
171	*
172	* @returns VBox status code.
173	* @param pVM The VM to operate on.
174	* @param pVMCB SVM control block
175	* @param pCtx CPU Context
176	*/
177	static int SVMR0CheckPendingInterrupt(PVM pVM, SVM_VMCB pVMCB, CPUMCTX pCtx)
178	{
179	int rc;
180
181	/* Dispatch any pending interrupts. (injected before, but a VM exit occurred prematurely) */
182	if (pVM->hwaccm.s.Event.fPending)
183	{
184	SVM_EVENT Event;
185
186	Log(("Reinjecting event %08x %08x at %VGv\n", pVM->hwaccm.s.Event.intInfo, pVM->hwaccm.s.Event.errCode, pCtx->eip));
187	STAM_COUNTER_INC(&pVM->hwaccm.s.StatIntReinject);
188	Event.au64[0] = pVM->hwaccm.s.Event.intInfo;
189	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
190
191	pVM->hwaccm.s.Event.fPending = false;
192	return VINF_SUCCESS;
193	}
194
195	/* When external interrupts are pending, we should exit the VM when IF is set. */
196	if ( !TRPMHasTrap(pVM)
197	&& VM_FF_ISPENDING(pVM, (VM_FF_INTERRUPT_APIC\|VM_FF_INTERRUPT_PIC)))
198	{
199	if (!(pCtx->eflags.u32 & X86_EFL_IF))
200	{
201	Log2(("Enable irq window exit!\n"));
202	/** @todo use virtual interrupt method to inject a pending irq; dispatched as soon as guest.IF is set. */
203	//// pVMCB->ctrl.u32InterceptCtrl1 \|= SVM_CTRL1_INTERCEPT_VINTR;
204	//// AssertRC(rc);
205	}
206	else
207	if (!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
208	{
209	uint8_t u8Interrupt;
210
211	rc = PDMGetInterrupt(pVM, &u8Interrupt);
212	Log(("Dispatch interrupt: u8Interrupt=%x (%d) rc=%Vrc\n", u8Interrupt, u8Interrupt, rc));
213	if (VBOX_SUCCESS(rc))
214	{
215	rc = TRPMAssertTrap(pVM, u8Interrupt, TRPM_HARDWARE_INT);
216	AssertRC(rc);
217	}
218	else
219	{
220	/* can't happen... */
221	AssertFailed();
222	STAM_COUNTER_INC(&pVM->hwaccm.s.StatSwitchGuestIrq);
223	return VINF_EM_RAW_INTERRUPT_PENDING;
224	}
225	}
226	else
227	Log(("Pending interrupt blocked at %VGv by VM_FF_INHIBIT_INTERRUPTS!!\n", pCtx->eip));
228	}
229
230	#ifdef VBOX_STRICT
231	if (TRPMHasTrap(pVM))
232	{
233	uint8_t u8Vector;
234	rc = TRPMQueryTrapAll(pVM, &u8Vector, 0, 0, 0);
235	AssertRC(rc);
236	}
237	#endif
238
239	if ( pCtx->eflags.u32 & X86_EFL_IF
240	&& (!VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
241	&& TRPMHasTrap(pVM)
242	)
243	{
244	uint8_t u8Vector;
245	int rc;
246	TRPMEVENT enmType;
247	SVM_EVENT Event;
248	uint32_t u32ErrorCode;
249
250	Event.au64[0] = 0;
251
252	/* If a new event is pending, then dispatch it now. */
253	rc = TRPMQueryTrapAll(pVM, &u8Vector, &enmType, &u32ErrorCode, 0);
254	AssertRC(rc);
255	Assert(pCtx->eflags.Bits.u1IF == 1 \|\| enmType == TRPM_TRAP);
256	Assert(enmType != TRPM_SOFTWARE_INT);
257
258	/* Clear the pending trap. */
259	rc = TRPMResetTrap(pVM);
260	AssertRC(rc);
261
262	Event.n.u8Vector = u8Vector;
263	Event.n.u1Valid = 1;
264	Event.n.u32ErrorCode = u32ErrorCode;
265
266	if (enmType == TRPM_TRAP)
267	{
268	switch (u8Vector) {
269	case 8:
270	case 10:
271	case 11:
272	case 12:
273	case 13:
274	case 14:
275	case 17:
276	/* Valid error codes. */
277	Event.n.u1ErrorCodeValid = 1;
278	break;
279	default:
280	break;
281	}
282	if (u8Vector == X86_XCPT_NMI)
283	Event.n.u3Type = SVM_EVENT_NMI;
284	else
285	Event.n.u3Type = SVM_EVENT_EXCEPTION;
286	}
287	else
288	Event.n.u3Type = SVM_EVENT_EXTERNAL_IRQ;
289
290	STAM_COUNTER_INC(&pVM->hwaccm.s.StatIntInject);
291	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
292	} /* if (interrupts can be dispatched) */
293
294	return VINF_SUCCESS;
295	}
296
297
298	/**
299	* Loads the guest state
300	*
301	* @returns VBox status code.
302	* @param pVM The VM to operate on.
303	* @param pCtx Guest context
304	*/
305	HWACCMR0DECL(int) SVMR0LoadGuestState(PVM pVM, CPUMCTX *pCtx)
306	{
307	RTGCUINTPTR val;
308	SVM_VMCB *pVMCB;
309
310	if (pVM == NULL)
311	return VERR_INVALID_PARAMETER;
312
313	/* Setup AMD SVM. */
314	Assert(pVM->hwaccm.s.svm.fSupported);
315
316	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
317	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
318
319	/* Guest CPU context: ES, CS, SS, DS, FS, GS. */
320	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_SEGMENT_REGS)
321	{
322	SVM_WRITE_SELREG(CS, cs);
323	SVM_WRITE_SELREG(SS, ss);
324	SVM_WRITE_SELREG(DS, ds);
325	SVM_WRITE_SELREG(ES, es);
326	SVM_WRITE_SELREG(FS, fs);
327	SVM_WRITE_SELREG(GS, gs);
328	}
329
330	/* Guest CPU context: LDTR. */
331	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_LDTR)
332	{
333	SVM_WRITE_SELREG(LDTR, ldtr);
334	}
335
336	/* Guest CPU context: TR. */
337	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_TR)
338	{
339	SVM_WRITE_SELREG(TR, tr);
340	}
341
342	/* Guest CPU context: GDTR. */
343	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_GDTR)
344	{
345	pVMCB->guest.GDTR.u32Limit = pCtx->gdtr.cbGdt;
346	pVMCB->guest.GDTR.u64Base = pCtx->gdtr.pGdt;
347	}
348
349	/* Guest CPU context: IDTR. */
350	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_IDTR)
351	{
352	pVMCB->guest.IDTR.u32Limit = pCtx->idtr.cbIdt;
353	pVMCB->guest.IDTR.u64Base = pCtx->idtr.pIdt;
354	}
355
356	/*
357	* Sysenter MSRs
358	*/
359	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_SYSENTER_MSR)
360	{
361	pVMCB->guest.u64SysEnterCS = pCtx->SysEnter.cs;
362	pVMCB->guest.u64SysEnterEIP = pCtx->SysEnter.eip;
363	pVMCB->guest.u64SysEnterESP = pCtx->SysEnter.esp;
364	}
365
366	/* Control registers */
367	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR0)
368	{
369	val = pCtx->cr0;
370	if (CPUMIsGuestFPUStateActive(pVM) == false)
371	{
372	/* Always use #NM exceptions to load the FPU/XMM state on demand. */
373	val \|= X86_CR0_TS \| X86_CR0_ET \| X86_CR0_NE \| X86_CR0_MP;
374	}
375	else
376	{
377	Assert(pVM->hwaccm.s.svm.fResumeVM == true);
378	/** @todo check if we support the old style mess correctly. */
379	if (!(val & X86_CR0_NE))
380	{
381	Log(("Forcing X86_CR0_NE!!!\n"));
382
383	/* Also catch floating point exceptions as we need to report them to the guest in a different way. */
384	if (!pVM->hwaccm.s.fFPUOldStyleOverride)
385	{
386	pVMCB->ctrl.u32InterceptException \|= BIT(16);
387	pVM->hwaccm.s.fFPUOldStyleOverride = true;
388	}
389	}
390	val \|= X86_CR0_NE; /* always turn on the native mechanism to report FPU errors (old style uses interrupts) */
391	}
392	if (!(val & X86_CR0_CD))
393	val &= ~X86_CR0_NW; /* Illegal when cache is turned on. */
394
395	val \|= X86_CR0_PG; /* Paging is always enabled; even when the guest is running in real mode or PE without paging. */
396	pVMCB->guest.u64CR0 = val;
397	}
398	/* CR2 as well */
399	pVMCB->guest.u64CR2 = pCtx->cr2;
400
401	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR3)
402	{
403	/* Save our shadow CR3 register. */
404	pVMCB->guest.u64CR3 = PGMGetHyperCR3(pVM);
405	}
406
407	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_CR4)
408	{
409	val = pCtx->cr4;
410	switch(pVM->hwaccm.s.enmShadowMode)
411	{
412	case PGMMODE_REAL:
413	case PGMMODE_PROTECTED: /* Protected mode, no paging. */
414	AssertFailed();
415	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
416
417	case PGMMODE_32_BIT: /* 32-bit paging. */
418	break;
419
420	case PGMMODE_PAE: /* PAE paging. */
421	case PGMMODE_PAE_NX: /* PAE paging with NX enabled. */
422	/** @todo use normal 32 bits paging */
423	val \|= X86_CR4_PAE;
424	break;
425
426	case PGMMODE_AMD64: /* 64-bit AMD paging (long mode). */
427	case PGMMODE_AMD64_NX: /* 64-bit AMD paging (long mode) with NX enabled. */
428	AssertFailed();
429	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
430
431	default: /* shut up gcc */
432	AssertFailed();
433	return VERR_PGM_UNSUPPORTED_HOST_PAGING_MODE;
434	}
435	pVMCB->guest.u64CR4 = val;
436	}
437
438	/* Debug registers. */
439	if (pVM->hwaccm.s.fContextUseFlags & HWACCM_CHANGED_GUEST_DEBUG)
440	{
441	/** @todo DR0-6 */
442	val = pCtx->dr7;
443	val &= ~(BIT(11) \| BIT(12) \| BIT(14) \| BIT(15)); /* must be zero */
444	val \|= 0x400; /* must be one */
445	#ifdef VBOX_STRICT
446	val = 0x400;
447	#endif
448	pVMCB->guest.u64DR7 = val;
449
450	pVMCB->guest.u64DR6 = pCtx->dr6;
451	}
452
453	/* EIP, ESP and EFLAGS */
454	pVMCB->guest.u64RIP = pCtx->eip;
455	pVMCB->guest.u64RSP = pCtx->esp;
456	pVMCB->guest.u64RFlags = pCtx->eflags.u32;
457
458	/* Set CPL */
459	pVMCB->guest.u8CPL = pCtx->ssHid.Attr.n.u2Dpl;
460
461	/* RAX/EAX too, as VMRUN uses RAX as an implicit parameter. */
462	pVMCB->guest.u64RAX = pCtx->eax;
463
464	/* vmrun will fail otherwise. */
465	pVMCB->guest.u64EFER = MSR_K6_EFER_SVME;
466
467	/** @note We can do more complex things with tagged TLBs. */
468	pVMCB->ctrl.TLBCtrl.n.u32ASID = 1;
469
470	/** TSC offset. */
471	pVMCB->ctrl.u64TSCOffset = TMCpuTickGetOffset(pVM);
472
473	/** @todo 64 bits stuff (?):
474	* - STAR
475	* - LSTAR
476	* - CSTAR
477	* - SFMASK
478	* - KernelGSBase
479	*/
480
481	#ifdef DEBUG
482	/* Intercept X86_XCPT_DB if stepping is enabled */
483	if (DBGFIsStepping(pVM))
484	pVMCB->ctrl.u32InterceptException \|= BIT(1);
485	else
486	pVMCB->ctrl.u32InterceptException &= ~BIT(1);
487	#endif
488
489	/* Done. */
490	pVM->hwaccm.s.fContextUseFlags &= ~HWACCM_CHANGED_ALL_GUEST;
491
492	return VINF_SUCCESS;
493	}
494
495
496	/**
497	* Runs guest code in an SVM VM.
498	*
499	* @todo This can be much more efficient, when we only sync that which has actually changed. (this is the first attempt only)
500	*
501	* @returns VBox status code.
502	* @param pVM The VM to operate on.
503	* @param pCtx Guest context
504	*/
505	HWACCMR0DECL(int) SVMR0RunGuestCode(PVM pVM, CPUMCTX *pCtx)
506	{
507	int rc = VINF_SUCCESS;
508	uint64_t exitCode = (uint64_t)SVM_EXIT_INVALID;
509	SVM_VMCB *pVMCB;
510	bool fForceTLBFlush = false;
511
512	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatEntry, x);
513
514	pVMCB = (SVM_VMCB *)pVM->hwaccm.s.svm.pVMCB;
515	AssertMsgReturn(pVMCB, ("Invalid pVMCB\n"), VERR_EM_INTERNAL_ERROR);
516
517	/* We can jump to this point to resume execution after determining that a VM-exit is innocent.
518	*/
519	ResumeExecution:
520
521	/* Check for irq inhibition due to instruction fusing (sti, mov ss). */
522	if (VM_FF_ISSET(pVM, VM_FF_INHIBIT_INTERRUPTS))
523	{
524	Log(("VM_FF_INHIBIT_INTERRUPTS at %VGv successor %VGv\n", pCtx->eip, EMGetInhibitInterruptsPC(pVM)));
525	if (pCtx->eip != EMGetInhibitInterruptsPC(pVM))
526	{
527	/** @note we intentionally don't clear VM_FF_INHIBIT_INTERRUPTS here.
528	* Before we are able to execute this instruction in raw mode (iret to guest code) an external interrupt might
529	* force a world switch again. Possibly allowing a guest interrupt to be dispatched in the process. This could
530	* break the guest. Sounds very unlikely, but such timing sensitive problem are not as rare as you might think.
531	*/
532	VM_FF_CLEAR(pVM, VM_FF_INHIBIT_INTERRUPTS);
533	/* Irq inhibition is no longer active; clear the corresponding SVM state. */
534	pVMCB->ctrl.u64IntShadow = 0;
535	}
536	}
537	else
538	{
539	/* Irq inhibition is no longer active; clear the corresponding SVM state. */
540	pVMCB->ctrl.u64IntShadow = 0;
541	}
542
543	/* Check for pending actions that force us to go back to ring 3. */
544	if (VM_FF_ISPENDING(pVM, VM_FF_TO_R3 \| VM_FF_TIMER))
545	{
546	VM_FF_CLEAR(pVM, VM_FF_TO_R3);
547	STAM_COUNTER_INC(&pVM->hwaccm.s.StatSwitchToR3);
548	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
549	rc = VINF_EM_RAW_TO_R3;
550	goto end;
551	}
552	/* Pending request packets might contain actions that need immediate attention, such as pending hardware interrupts. */
553	if (VM_FF_ISPENDING(pVM, VM_FF_REQUEST))
554	{
555	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
556	rc = VINF_EM_PENDING_REQUEST;
557	goto end;
558	}
559
560	/* When external interrupts are pending, we should exit the VM when IF is set. */
561	/** @note after VM_FF_INHIBIT_INTERRUPTS check!!! */
562	rc = SVMR0CheckPendingInterrupt(pVM, pVMCB, pCtx);
563	if (VBOX_FAILURE(rc))
564	{
565	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
566	goto end;
567	}
568
569	/* Load the guest state */
570	rc = SVMR0LoadGuestState(pVM, pCtx);
571	if (rc != VINF_SUCCESS)
572	{
573	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatEntry, x);
574	goto end;
575	}
576
577	/* All done! Let's start VM execution. */
578	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatInGC, x);
579
580	/** Erratum #170 -> must force a TLB flush */
581	/** @todo supposed to be fixed in future by AMD */
582	fForceTLBFlush = true;
583
584	if ( pVM->hwaccm.s.svm.fResumeVM == false
585	\|\| fForceTLBFlush)
586	{
587	pVMCB->ctrl.TLBCtrl.n.u1TLBFlush = 1;
588	}
589	else
590	{
591	pVMCB->ctrl.TLBCtrl.n.u1TLBFlush = 0;
592	}
593	/* In case we execute a goto ResumeExecution later on. */
594	pVM->hwaccm.s.svm.fResumeVM = true;
595	fForceTLBFlush = false;
596
597	Assert(sizeof(pVM->hwaccm.s.svm.pVMCBPhys) == 8);
598	Assert(pVMCB->ctrl.u32InterceptCtrl1 == ( SVM_CTRL1_INTERCEPT_INTR
599	\| SVM_CTRL1_INTERCEPT_VINTR
600	\| SVM_CTRL1_INTERCEPT_NMI
601	\| SVM_CTRL1_INTERCEPT_SMI
602	\| SVM_CTRL1_INTERCEPT_INIT
603	\| SVM_CTRL1_INTERCEPT_CR0 /** @todo redundant? */
604	\| SVM_CTRL1_INTERCEPT_RDPMC
605	\| SVM_CTRL1_INTERCEPT_CPUID
606	\| SVM_CTRL1_INTERCEPT_RSM
607	\| SVM_CTRL1_INTERCEPT_HLT
608	\| SVM_CTRL1_INTERCEPT_INOUT_BITMAP
609	\| SVM_CTRL1_INTERCEPT_MSR_SHADOW
610	\| SVM_CTRL1_INTERCEPT_INVLPG
611	\| SVM_CTRL1_INTERCEPT_INVLPGA /* AMD only */
612	\| SVM_CTRL1_INTERCEPT_SHUTDOWN /* fatal */
613	\| SVM_CTRL1_INTERCEPT_FERR_FREEZE /* Legacy FPU FERR handling. */
614	));
615	Assert(pVMCB->ctrl.u32InterceptCtrl2 == ( SVM_CTRL2_INTERCEPT_VMRUN /* required */
616	\| SVM_CTRL2_INTERCEPT_VMMCALL
617	\| SVM_CTRL2_INTERCEPT_VMLOAD
618	\| SVM_CTRL2_INTERCEPT_VMSAVE
619	\| SVM_CTRL2_INTERCEPT_STGI
620	\| SVM_CTRL2_INTERCEPT_CLGI
621	\| SVM_CTRL2_INTERCEPT_SKINIT
622	\| SVM_CTRL2_INTERCEPT_RDTSCP /* AMD only; we don't support this one */
623	));
624	Assert(pVMCB->ctrl.IntCtrl.n.u1VIrqMasking);
625	Assert(pVMCB->ctrl.u64IOPMPhysAddr == pVM->hwaccm.s.svm.pIOBitmapPhys);
626	Assert(pVMCB->ctrl.u64MSRPMPhysAddr == pVM->hwaccm.s.svm.pMSRBitmapPhys);
627	Assert(pVMCB->ctrl.u64NestedPaging == 0);
628	Assert(pVMCB->ctrl.u64LBRVirt == 0);
629
630	SVMVMRun(pVM->hwaccm.s.svm.pVMCBHostPhys, pVM->hwaccm.s.svm.pVMCBPhys, pCtx);
631	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatInGC, x);
632
633	/**
634	* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
635	* IMPORTANT: WE CAN'T DO ANY LOGGING OR OPERATIONS THAT CAN DO A LONGJMP BACK TO RING 3 BEFORE WE'VE SYNCED BACK (MOST OF) THE GUEST STATE
636	* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
637	*/
638
639	STAM_PROFILE_ADV_START(&pVM->hwaccm.s.StatExit, x);
640
641	/* Reason for the VM exit */
642	exitCode = pVMCB->ctrl.u64ExitCode;
643
644	if (exitCode == (uint64_t)SVM_EXIT_INVALID) /* Invalid guest state. */
645	{
646	HWACCMDumpRegs(pCtx);
647	#ifdef DEBUG
648	Log(("ctrl.u16InterceptRdCRx %x\n", pVMCB->ctrl.u16InterceptRdCRx));
649	Log(("ctrl.u16InterceptWrCRx %x\n", pVMCB->ctrl.u16InterceptWrCRx));
650	Log(("ctrl.u16InterceptRdDRx %x\n", pVMCB->ctrl.u16InterceptRdDRx));
651	Log(("ctrl.u16InterceptWrDRx %x\n", pVMCB->ctrl.u16InterceptWrDRx));
652	Log(("ctrl.u32InterceptException %x\n", pVMCB->ctrl.u32InterceptException));
653	Log(("ctrl.u32InterceptCtrl1 %x\n", pVMCB->ctrl.u32InterceptCtrl1));
654	Log(("ctrl.u32InterceptCtrl2 %x\n", pVMCB->ctrl.u32InterceptCtrl2));
655	Log(("ctrl.u64IOPMPhysAddr %VX64\n", pVMCB->ctrl.u64IOPMPhysAddr));
656	Log(("ctrl.u64MSRPMPhysAddr %VX64\n", pVMCB->ctrl.u64MSRPMPhysAddr));
657	Log(("ctrl.u64TSCOffset %VX64\n", pVMCB->ctrl.u64TSCOffset));
658
659	Log(("ctrl.TLBCtrl.u32ASID %x\n", pVMCB->ctrl.TLBCtrl.n.u32ASID));
660	Log(("ctrl.TLBCtrl.u1TLBFlush %x\n", pVMCB->ctrl.TLBCtrl.n.u1TLBFlush));
661	Log(("ctrl.TLBCtrl.u7Reserved %x\n", pVMCB->ctrl.TLBCtrl.n.u7Reserved));
662	Log(("ctrl.TLBCtrl.u24Reserved %x\n", pVMCB->ctrl.TLBCtrl.n.u24Reserved));
663
664	Log(("ctrl.IntCtrl.u8VTPR %x\n", pVMCB->ctrl.IntCtrl.n.u8VTPR));
665	Log(("ctrl.IntCtrl.u1VIrqValid %x\n", pVMCB->ctrl.IntCtrl.n.u1VIrqValid));
666	Log(("ctrl.IntCtrl.u7Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u7Reserved));
667	Log(("ctrl.IntCtrl.u4VIrqPriority %x\n", pVMCB->ctrl.IntCtrl.n.u4VIrqPriority));
668	Log(("ctrl.IntCtrl.u1IgnoreTPR %x\n", pVMCB->ctrl.IntCtrl.n.u1IgnoreTPR));
669	Log(("ctrl.IntCtrl.u3Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u3Reserved));
670	Log(("ctrl.IntCtrl.u1VIrqMasking %x\n", pVMCB->ctrl.IntCtrl.n.u1VIrqMasking));
671	Log(("ctrl.IntCtrl.u7Reserved2 %x\n", pVMCB->ctrl.IntCtrl.n.u7Reserved2));
672	Log(("ctrl.IntCtrl.u8VIrqVector %x\n", pVMCB->ctrl.IntCtrl.n.u8VIrqVector));
673	Log(("ctrl.IntCtrl.u24Reserved %x\n", pVMCB->ctrl.IntCtrl.n.u24Reserved));
674
675	Log(("ctrl.u64IntShadow %VX64\n", pVMCB->ctrl.u64IntShadow));
676	Log(("ctrl.u64ExitCode %VX64\n", pVMCB->ctrl.u64ExitCode));
677	Log(("ctrl.u64ExitInfo1 %VX64\n", pVMCB->ctrl.u64ExitInfo1));
678	Log(("ctrl.u64ExitInfo2 %VX64\n", pVMCB->ctrl.u64ExitInfo2));
679	Log(("ctrl.ExitIntInfo.u8Vector %x\n", pVMCB->ctrl.ExitIntInfo.n.u8Vector));
680	Log(("ctrl.ExitIntInfo.u3Type %x\n", pVMCB->ctrl.ExitIntInfo.n.u3Type));
681	Log(("ctrl.ExitIntInfo.u1ErrorCodeValid %x\n", pVMCB->ctrl.ExitIntInfo.n.u1ErrorCodeValid));
682	Log(("ctrl.ExitIntInfo.u19Reserved %x\n", pVMCB->ctrl.ExitIntInfo.n.u19Reserved));
683	Log(("ctrl.ExitIntInfo.u1Valid %x\n", pVMCB->ctrl.ExitIntInfo.n.u1Valid));
684	Log(("ctrl.ExitIntInfo.u32ErrorCode %x\n", pVMCB->ctrl.ExitIntInfo.n.u32ErrorCode));
685	Log(("ctrl.u64NestedPaging %VX64\n", pVMCB->ctrl.u64NestedPaging));
686	Log(("ctrl.EventInject.u8Vector %x\n", pVMCB->ctrl.EventInject.n.u8Vector));
687	Log(("ctrl.EventInject.u3Type %x\n", pVMCB->ctrl.EventInject.n.u3Type));
688	Log(("ctrl.EventInject.u1ErrorCodeValid %x\n", pVMCB->ctrl.EventInject.n.u1ErrorCodeValid));
689	Log(("ctrl.EventInject.u19Reserved %x\n", pVMCB->ctrl.EventInject.n.u19Reserved));
690	Log(("ctrl.EventInject.u1Valid %x\n", pVMCB->ctrl.EventInject.n.u1Valid));
691	Log(("ctrl.EventInject.u32ErrorCode %x\n", pVMCB->ctrl.EventInject.n.u32ErrorCode));
692
693	Log(("ctrl.u64HostCR3 %VX64\n", pVMCB->ctrl.u64HostCR3));
694	Log(("ctrl.u64LBRVirt %VX64\n", pVMCB->ctrl.u64LBRVirt));
695
696	Log(("guest.CS.u16Sel %04X\n", pVMCB->guest.CS.u16Sel));
697	Log(("guest.CS.u16Attr %04X\n", pVMCB->guest.CS.u16Attr));
698	Log(("guest.CS.u32Limit %X\n", pVMCB->guest.CS.u32Limit));
699	Log(("guest.CS.u64Base %VX64\n", pVMCB->guest.CS.u64Base));
700	Log(("guest.DS.u16Sel %04X\n", pVMCB->guest.DS.u16Sel));
701	Log(("guest.DS.u16Attr %04X\n", pVMCB->guest.DS.u16Attr));
702	Log(("guest.DS.u32Limit %X\n", pVMCB->guest.DS.u32Limit));
703	Log(("guest.DS.u64Base %VX64\n", pVMCB->guest.DS.u64Base));
704	Log(("guest.ES.u16Sel %04X\n", pVMCB->guest.ES.u16Sel));
705	Log(("guest.ES.u16Attr %04X\n", pVMCB->guest.ES.u16Attr));
706	Log(("guest.ES.u32Limit %X\n", pVMCB->guest.ES.u32Limit));
707	Log(("guest.ES.u64Base %VX64\n", pVMCB->guest.ES.u64Base));
708	Log(("guest.FS.u16Sel %04X\n", pVMCB->guest.FS.u16Sel));
709	Log(("guest.FS.u16Attr %04X\n", pVMCB->guest.FS.u16Attr));
710	Log(("guest.FS.u32Limit %X\n", pVMCB->guest.FS.u32Limit));
711	Log(("guest.FS.u64Base %VX64\n", pVMCB->guest.FS.u64Base));
712	Log(("guest.GS.u16Sel %04X\n", pVMCB->guest.GS.u16Sel));
713	Log(("guest.GS.u16Attr %04X\n", pVMCB->guest.GS.u16Attr));
714	Log(("guest.GS.u32Limit %X\n", pVMCB->guest.GS.u32Limit));
715	Log(("guest.GS.u64Base %VX64\n", pVMCB->guest.GS.u64Base));
716
717	Log(("guest.GDTR.u32Limit %X\n", pVMCB->guest.GDTR.u32Limit));
718	Log(("guest.GDTR.u64Base %VX64\n", pVMCB->guest.GDTR.u64Base));
719
720	Log(("guest.LDTR.u16Sel %04X\n", pVMCB->guest.LDTR.u16Sel));
721	Log(("guest.LDTR.u16Attr %04X\n", pVMCB->guest.LDTR.u16Attr));
722	Log(("guest.LDTR.u32Limit %X\n", pVMCB->guest.LDTR.u32Limit));
723	Log(("guest.LDTR.u64Base %VX64\n", pVMCB->guest.LDTR.u64Base));
724
725	Log(("guest.IDTR.u32Limit %X\n", pVMCB->guest.IDTR.u32Limit));
726	Log(("guest.IDTR.u64Base %VX64\n", pVMCB->guest.IDTR.u64Base));
727
728	Log(("guest.TR.u16Sel %04X\n", pVMCB->guest.TR.u16Sel));
729	Log(("guest.TR.u16Attr %04X\n", pVMCB->guest.TR.u16Attr));
730	Log(("guest.TR.u32Limit %X\n", pVMCB->guest.TR.u32Limit));
731	Log(("guest.TR.u64Base %VX64\n", pVMCB->guest.TR.u64Base));
732
733	Log(("guest.u8CPL %X\n", pVMCB->guest.u8CPL));
734	Log(("guest.u64CR0 %VX64\n", pVMCB->guest.u64CR0));
735	Log(("guest.u64CR2 %VX64\n", pVMCB->guest.u64CR2));
736	Log(("guest.u64CR3 %VX64\n", pVMCB->guest.u64CR3));
737	Log(("guest.u64CR4 %VX64\n", pVMCB->guest.u64CR4));
738	Log(("guest.u64DR6 %VX64\n", pVMCB->guest.u64DR6));
739	Log(("guest.u64DR7 %VX64\n", pVMCB->guest.u64DR7));
740
741	Log(("guest.u64RIP %VX64\n", pVMCB->guest.u64RIP));
742	Log(("guest.u64RSP %VX64\n", pVMCB->guest.u64RSP));
743	Log(("guest.u64RAX %VX64\n", pVMCB->guest.u64RAX));
744	Log(("guest.u64RFlags %VX64\n", pVMCB->guest.u64RFlags));
745
746	Log(("guest.u64SysEnterCS %VX64\n", pVMCB->guest.u64SysEnterCS));
747	Log(("guest.u64SysEnterEIP %VX64\n", pVMCB->guest.u64SysEnterEIP));
748	Log(("guest.u64SysEnterESP %VX64\n", pVMCB->guest.u64SysEnterESP));
749
750	Log(("guest.u64EFER %VX64\n", pVMCB->guest.u64EFER));
751	Log(("guest.u64STAR %VX64\n", pVMCB->guest.u64STAR));
752	Log(("guest.u64LSTAR %VX64\n", pVMCB->guest.u64LSTAR));
753	Log(("guest.u64CSTAR %VX64\n", pVMCB->guest.u64CSTAR));
754	Log(("guest.u64SFMASK %VX64\n", pVMCB->guest.u64SFMASK));
755	Log(("guest.u64KernelGSBase %VX64\n", pVMCB->guest.u64KernelGSBase));
756	Log(("guest.u64GPAT %VX64\n", pVMCB->guest.u64GPAT));
757	Log(("guest.u64DBGCTL %VX64\n", pVMCB->guest.u64DBGCTL));
758	Log(("guest.u64BR_FROM %VX64\n", pVMCB->guest.u64BR_FROM));
759	Log(("guest.u64BR_TO %VX64\n", pVMCB->guest.u64BR_TO));
760	Log(("guest.u64LASTEXCPFROM %VX64\n", pVMCB->guest.u64LASTEXCPFROM));
761	Log(("guest.u64LASTEXCPTO %VX64\n", pVMCB->guest.u64LASTEXCPTO));
762
763	#endif
764	rc = VERR_SVM_UNABLE_TO_START_VM;
765	goto end;
766	}
767
768	/* Let's first sync back eip, esp, and eflags. */
769	pCtx->eip = pVMCB->guest.u64RIP;
770	pCtx->esp = pVMCB->guest.u64RSP;
771	pCtx->eflags.u32 = pVMCB->guest.u64RFlags;
772	/* eax is saved/restore across the vmrun instruction */
773	pCtx->eax = pVMCB->guest.u64RAX;
774
775	/* Guest CPU context: ES, CS, SS, DS, FS, GS. */
776	SVM_READ_SELREG(SS, ss);
777	SVM_READ_SELREG(CS, cs);
778	SVM_READ_SELREG(DS, ds);
779	SVM_READ_SELREG(ES, es);
780	SVM_READ_SELREG(FS, fs);
781	SVM_READ_SELREG(GS, gs);
782
783	/** @note no reason to sync back the CRx and DRx registers. They can't be changed by the guest. */
784
785	/** @note NOW IT'S SAFE FOR LOGGING! */
786
787	/* Take care of instruction fusing (sti, mov ss) */
788	if (pVMCB->ctrl.u64IntShadow & SVM_INTERRUPT_SHADOW_ACTIVE)
789	{
790	Log(("uInterruptState %x eip=%VGv\n", pVMCB->ctrl.u64IntShadow, pCtx->eip));
791	EMSetInhibitInterruptsPC(pVM, pCtx->eip);
792	}
793	else
794	VM_FF_CLEAR(pVM, VM_FF_INHIBIT_INTERRUPTS);
795
796	Log2(("exitCode = %x\n", exitCode));
797
798	/* Check if an injected event was interrupted prematurely. */
799	pVM->hwaccm.s.Event.intInfo = pVMCB->ctrl.ExitIntInfo.au64[0];
800	if ( pVMCB->ctrl.ExitIntInfo.n.u1Valid
801	&& pVMCB->ctrl.ExitIntInfo.n.u3Type != SVM_EVENT_SOFTWARE_INT /* we don't care about 'int xx' as the instruction will be restarted. */)
802	{
803	Log(("Pending inject %VX64 at %08x exit=%08x\n", pVM->hwaccm.s.Event.intInfo, pCtx->eip, exitCode));
804	pVM->hwaccm.s.Event.fPending = true;
805	/* Error code present? (redundant) */
806	if (pVMCB->ctrl.ExitIntInfo.n.u1ErrorCodeValid)
807	{
808	pVM->hwaccm.s.Event.errCode = pVMCB->ctrl.ExitIntInfo.n.u32ErrorCode;
809	}
810	else
811	pVM->hwaccm.s.Event.errCode = 0;
812	}
813	STAM_COUNTER_INC(&pVM->hwaccm.s.pStatExitReason[exitCode & MASK_EXITREASON_STAT]);
814
815	/* Deal with the reason of the VM-exit. */
816	switch (exitCode)
817	{
818	case SVM_EXIT_EXCEPTION_0: case SVM_EXIT_EXCEPTION_1: case SVM_EXIT_EXCEPTION_2: case SVM_EXIT_EXCEPTION_3:
819	case SVM_EXIT_EXCEPTION_4: case SVM_EXIT_EXCEPTION_5: case SVM_EXIT_EXCEPTION_6: case SVM_EXIT_EXCEPTION_7:
820	case SVM_EXIT_EXCEPTION_8: case SVM_EXIT_EXCEPTION_9: case SVM_EXIT_EXCEPTION_A: case SVM_EXIT_EXCEPTION_B:
821	case SVM_EXIT_EXCEPTION_C: case SVM_EXIT_EXCEPTION_D: case SVM_EXIT_EXCEPTION_E: case SVM_EXIT_EXCEPTION_F:
822	case SVM_EXIT_EXCEPTION_10: case SVM_EXIT_EXCEPTION_11: case SVM_EXIT_EXCEPTION_12: case SVM_EXIT_EXCEPTION_13:
823	case SVM_EXIT_EXCEPTION_14: case SVM_EXIT_EXCEPTION_15: case SVM_EXIT_EXCEPTION_16: case SVM_EXIT_EXCEPTION_17:
824	case SVM_EXIT_EXCEPTION_18: case SVM_EXIT_EXCEPTION_19: case SVM_EXIT_EXCEPTION_1A: case SVM_EXIT_EXCEPTION_1B:
825	case SVM_EXIT_EXCEPTION_1C: case SVM_EXIT_EXCEPTION_1D: case SVM_EXIT_EXCEPTION_1E: case SVM_EXIT_EXCEPTION_1F:
826	{
827	/* Pending trap. */
828	SVM_EVENT Event;
829	uint32_t vector = exitCode - SVM_EXIT_EXCEPTION_0;
830
831	Log2(("Hardware/software interrupt %d\n", vector));
832	switch (vector)
833	{
834	#ifdef DEBUG
835	case X86_XCPT_DB:
836	rc = DBGFR0Trap01Handler(pVM, CPUMCTX2CORE(pCtx), pVMCB->guest.u64DR6);
837	Assert(rc != VINF_EM_RAW_GUEST_TRAP);
838	break;
839	#endif
840
841	case X86_XCPT_NM:
842	{
843	uint32_t oldCR0;
844
845	Log(("#NM fault at %VGv\n", pCtx->eip));
846
847	/** @todo don't intercept #NM exceptions anymore when we've activated the guest FPU state. */
848	oldCR0 = ASMGetCR0();
849	/* If we sync the FPU/XMM state on-demand, then we can continue execution as if nothing has happened. */
850	rc = CPUMHandleLazyFPU(pVM);
851	if (rc == VINF_SUCCESS)
852	{
853	Assert(CPUMIsGuestFPUStateActive(pVM));
854
855	/* CPUMHandleLazyFPU could have changed CR0; restore it. */
856	ASMSetCR0(oldCR0);
857
858	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitShadowNM);
859
860	/* Continue execution. */
861	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
862	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
863
864	goto ResumeExecution;
865	}
866
867	Log(("Forward #NM fault to the guest\n"));
868	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestNM);
869
870	Event.au64[0] = 0;
871	Event.n.u3Type = SVM_EVENT_EXCEPTION;
872	Event.n.u1Valid = 1;
873	Event.n.u8Vector = X86_XCPT_NM;
874
875	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
876	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
877	goto ResumeExecution;
878	}
879
880	case X86_XCPT_PF: /* Page fault */
881	{
882	uint32_t errCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
883	RTGCUINTPTR uFaultAddress = pVMCB->ctrl.u64ExitInfo2; /* EXITINFO2 = fault address */
884
885	Log2(("Page fault at %VGv cr2=%VGv error code %x\n", pCtx->eip, uFaultAddress, errCode));
886	/* Exit qualification contains the linear address of the page fault. */
887	TRPMAssertTrap(pVM, X86_XCPT_PF, TRPM_TRAP);
888	TRPMSetErrorCode(pVM, errCode);
889	TRPMSetFaultAddress(pVM, uFaultAddress);
890
891	/* Forward it to our trap handler first, in case our shadow pages are out of sync. */
892	rc = PGMTrap0eHandler(pVM, errCode, CPUMCTX2CORE(pCtx), (RTGCPTR)uFaultAddress);
893	Log2(("PGMTrap0eHandler %VGv returned %Vrc\n", pCtx->eip, rc));
894	if (rc == VINF_SUCCESS)
895	{ /* We've successfully synced our shadow pages, so let's just continue execution. */
896	Log2(("Shadow page fault at %VGv cr2=%VGv error code %x\n", pCtx->eip, uFaultAddress, errCode));
897	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitShadowPF);
898
899	TRPMResetTrap(pVM);
900
901	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
902	goto ResumeExecution;
903	}
904	else
905	if (rc == VINF_EM_RAW_GUEST_TRAP)
906	{ /* A genuine pagefault.
907	* Forward the trap to the guest by injecting the exception and resuming execution.
908	*/
909	Log2(("Forward page fault to the guest\n"));
910	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestPF);
911	/* The error code might have been changed. */
912	errCode = TRPMGetErrorCode(pVM);
913
914	TRPMResetTrap(pVM);
915
916	/* Now we must update CR2. */
917	pCtx->cr2 = uFaultAddress;
918
919	Event.au64[0] = 0;
920	Event.n.u3Type = SVM_EVENT_EXCEPTION;
921	Event.n.u1Valid = 1;
922	Event.n.u8Vector = X86_XCPT_PF;
923	Event.n.u1ErrorCodeValid = 1;
924	Event.n.u32ErrorCode = errCode;
925
926	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
927
928	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
929	goto ResumeExecution;
930	}
931	#ifdef VBOX_STRICT
932	if (rc != VINF_EM_RAW_EMULATE_INSTR)
933	Log(("PGMTrap0eHandler failed with %d\n", rc));
934	#endif
935	/* Need to go back to the recompiler to emulate the instruction. */
936	TRPMResetTrap(pVM);
937	break;
938	}
939
940	case X86_XCPT_MF: /* Floating point exception. */
941	{
942	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestMF);
943	if (!(pCtx->cr0 & X86_CR0_NE))
944	{
945	/* old style FPU error reporting needs some extra work. */
946	/** @todo don't fall back to the recompiler, but do it manually. */
947	rc = VINF_EM_RAW_EMULATE_INSTR;
948	break;
949	}
950	Log(("Trap %x at %VGv\n", vector, pCtx->eip));
951
952	Event.au64[0] = 0;
953	Event.n.u3Type = SVM_EVENT_EXCEPTION;
954	Event.n.u1Valid = 1;
955	Event.n.u8Vector = X86_XCPT_MF;
956
957	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
958
959	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
960	goto ResumeExecution;
961	}
962
963	#ifdef VBOX_STRICT
964	case X86_XCPT_GP: /* General protection failure exception.*/
965	case X86_XCPT_UD: /* Unknown opcode exception. */
966	case X86_XCPT_DE: /* Debug exception. */
967	case X86_XCPT_SS: /* Stack segment exception. */
968	case X86_XCPT_NP: /* Segment not present exception. */
969	{
970	Event.au64[0] = 0;
971	Event.n.u3Type = SVM_EVENT_EXCEPTION;
972	Event.n.u1Valid = 1;
973	Event.n.u8Vector = vector;
974
975	switch(vector)
976	{
977	case X86_XCPT_GP:
978	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestGP);
979	Event.n.u1ErrorCodeValid = 1;
980	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
981	break;
982	case X86_XCPT_DE:
983	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestDE);
984	break;
985	case X86_XCPT_UD:
986	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestUD);
987	break;
988	case X86_XCPT_SS:
989	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestSS);
990	Event.n.u1ErrorCodeValid = 1;
991	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
992	break;
993	case X86_XCPT_NP:
994	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitGuestNP);
995	Event.n.u1ErrorCodeValid = 1;
996	Event.n.u32ErrorCode = pVMCB->ctrl.u64ExitInfo1; /* EXITINFO1 = error code */
997	break;
998	}
999	Log(("Trap %x at %VGv\n", vector, pCtx->eip));
1000	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1001
1002	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1003	goto ResumeExecution;
1004	}
1005	#endif
1006	default:
1007	AssertMsgFailed(("Unexpected vm-exit caused by exception %x\n", vector));
1008	rc = VERR_EM_INTERNAL_ERROR;
1009	break;
1010
1011	} /* switch (vector) */
1012	break;
1013	}
1014
1015	case SVM_EXIT_FERR_FREEZE:
1016	case SVM_EXIT_INTR:
1017	case SVM_EXIT_NMI:
1018	case SVM_EXIT_SMI:
1019	case SVM_EXIT_INIT:
1020	case SVM_EXIT_VINTR:
1021	/* External interrupt; leave to allow it to be dispatched again. */
1022	rc = VINF_EM_RAW_INTERRUPT;
1023	break;
1024
1025	case SVM_EXIT_INVD: /* Guest software attempted to execute INVD. */
1026	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitInvd);
1027	/* Skip instruction and continue directly. */
1028	pCtx->eip += 2; /** @note hardcoded opcode size! */
1029	/* Continue execution.*/
1030	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1031	goto ResumeExecution;
1032
1033	case SVM_EXIT_CPUID: /* Guest software attempted to execute CPUID. */
1034	{
1035	Log2(("SVM: Cpuid %x\n", pCtx->eax));
1036	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCpuid);
1037	rc = EMInterpretCpuId(pVM, CPUMCTX2CORE(pCtx));
1038	if (rc == VINF_SUCCESS)
1039	{
1040	/* Update EIP and continue execution. */
1041	pCtx->eip += 2; /** @note hardcoded opcode size! */
1042	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1043	goto ResumeExecution;
1044	}
1045	AssertMsgFailed(("EMU: cpuid failed with %Vrc\n", rc));
1046	rc = VINF_EM_RAW_EMULATE_INSTR;
1047	break;
1048	}
1049
1050	case SVM_EXIT_INVLPG: /* Guest software attempted to execute INVPG. */
1051	{
1052	Log2(("SVM: invlpg\n"));
1053	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitInvpg);
1054
1055	/* Truly a pita. Why can't SVM give the same information as VMX? */
1056	rc = SVMR0InterpretInvpg(pVM, CPUMCTX2CORE(pCtx), pVMCB->ctrl.TLBCtrl.n.u32ASID);
1057	break;
1058	}
1059
1060	case SVM_EXIT_WRITE_CR0: case SVM_EXIT_WRITE_CR1: case SVM_EXIT_WRITE_CR2: case SVM_EXIT_WRITE_CR3:
1061	case SVM_EXIT_WRITE_CR4: case SVM_EXIT_WRITE_CR5: case SVM_EXIT_WRITE_CR6: case SVM_EXIT_WRITE_CR7:
1062	case SVM_EXIT_WRITE_CR8: case SVM_EXIT_WRITE_CR9: case SVM_EXIT_WRITE_CR10: case SVM_EXIT_WRITE_CR11:
1063	case SVM_EXIT_WRITE_CR12: case SVM_EXIT_WRITE_CR13: case SVM_EXIT_WRITE_CR14: case SVM_EXIT_WRITE_CR15:
1064	{
1065	uint32_t cbSize;
1066
1067	Log2(("SVM: %VGv mov cr%d, \n", pCtx->eip, exitCode - SVM_EXIT_WRITE_CR0));
1068	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCRxWrite);
1069	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1070
1071	switch (exitCode - SVM_EXIT_WRITE_CR0)
1072	{
1073	case 0:
1074	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR0;
1075	break;
1076	case 2:
1077	break;
1078	case 3:
1079	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR3;
1080	break;
1081	case 4:
1082	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_CR4;
1083	break;
1084	default:
1085	AssertFailed();
1086	}
1087	/* Check if a sync operation is pending. */
1088	if ( rc == VINF_SUCCESS /* don't bother if we are going to ring 3 anyway */
1089	&& VM_FF_ISPENDING(pVM, VM_FF_PGM_SYNC_CR3 \| VM_FF_PGM_SYNC_CR3_NON_GLOBAL))
1090	{
1091	rc = PGMSyncCR3(pVM, CPUMGetGuestCR0(pVM), CPUMGetGuestCR3(pVM), CPUMGetGuestCR4(pVM), VM_FF_ISSET(pVM, VM_FF_PGM_SYNC_CR3));
1092	AssertRC(rc);
1093
1094	/** @note Force a TLB flush. SVM requires us to do it manually. */
1095	fForceTLBFlush = true;
1096	}
1097	if (rc == VINF_SUCCESS)
1098	{
1099	/* EIP has been updated already. */
1100
1101	/* Only resume if successful. */
1102	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1103	goto ResumeExecution;
1104	}
1105	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1106	if (rc == VERR_EM_INTERPRETER)
1107	rc = VINF_EM_RAW_EMULATE_INSTR;
1108	break;
1109	}
1110
1111	case SVM_EXIT_READ_CR0: case SVM_EXIT_READ_CR1: case SVM_EXIT_READ_CR2: case SVM_EXIT_READ_CR3:
1112	case SVM_EXIT_READ_CR4: case SVM_EXIT_READ_CR5: case SVM_EXIT_READ_CR6: case SVM_EXIT_READ_CR7:
1113	case SVM_EXIT_READ_CR8: case SVM_EXIT_READ_CR9: case SVM_EXIT_READ_CR10: case SVM_EXIT_READ_CR11:
1114	case SVM_EXIT_READ_CR12: case SVM_EXIT_READ_CR13: case SVM_EXIT_READ_CR14: case SVM_EXIT_READ_CR15:
1115	{
1116	uint32_t cbSize;
1117
1118	Log2(("SVM: %VGv mov x, cr%d\n", pCtx->eip, exitCode - SVM_EXIT_READ_CR0));
1119	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitCRxRead);
1120	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1121	if (rc == VINF_SUCCESS)
1122	{
1123	/* EIP has been updated already. */
1124
1125	/* Only resume if successful. */
1126	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1127	goto ResumeExecution;
1128	}
1129	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1130	if (rc == VERR_EM_INTERPRETER)
1131	rc = VINF_EM_RAW_EMULATE_INSTR;
1132	break;
1133	}
1134
1135	case SVM_EXIT_WRITE_DR0: case SVM_EXIT_WRITE_DR1: case SVM_EXIT_WRITE_DR2: case SVM_EXIT_WRITE_DR3:
1136	case SVM_EXIT_WRITE_DR4: case SVM_EXIT_WRITE_DR5: case SVM_EXIT_WRITE_DR6: case SVM_EXIT_WRITE_DR7:
1137	case SVM_EXIT_WRITE_DR8: case SVM_EXIT_WRITE_DR9: case SVM_EXIT_WRITE_DR10: case SVM_EXIT_WRITE_DR11:
1138	case SVM_EXIT_WRITE_DR12: case SVM_EXIT_WRITE_DR13: case SVM_EXIT_WRITE_DR14: case SVM_EXIT_WRITE_DR15:
1139	{
1140	uint32_t cbSize;
1141
1142	Log2(("SVM: %VGv mov dr%d, x\n", pCtx->eip, exitCode - SVM_EXIT_WRITE_DR0));
1143	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitDRxRead);
1144	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1145	if (rc == VINF_SUCCESS)
1146	{
1147	/* EIP has been updated already. */
1148
1149	/* Only resume if successful. */
1150	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1151	goto ResumeExecution;
1152	}
1153	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1154	if (rc == VERR_EM_INTERPRETER)
1155	rc = VINF_EM_RAW_EMULATE_INSTR;
1156	break;
1157	}
1158
1159	case SVM_EXIT_READ_DR0: case SVM_EXIT_READ_DR1: case SVM_EXIT_READ_DR2: case SVM_EXIT_READ_DR3:
1160	case SVM_EXIT_READ_DR4: case SVM_EXIT_READ_DR5: case SVM_EXIT_READ_DR6: case SVM_EXIT_READ_DR7:
1161	case SVM_EXIT_READ_DR8: case SVM_EXIT_READ_DR9: case SVM_EXIT_READ_DR10: case SVM_EXIT_READ_DR11:
1162	case SVM_EXIT_READ_DR12: case SVM_EXIT_READ_DR13: case SVM_EXIT_READ_DR14: case SVM_EXIT_READ_DR15:
1163	{
1164	uint32_t cbSize;
1165
1166	Log2(("SVM: %VGv mov dr%d, x\n", pCtx->eip, exitCode - SVM_EXIT_READ_DR0));
1167	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitDRxRead);
1168	rc = EMInterpretInstruction(pVM, CPUMCTX2CORE(pCtx), 0, &cbSize);
1169	if (rc == VINF_SUCCESS)
1170	{
1171	/* EIP has been updated already. */
1172
1173	/* Only resume if successful. */
1174	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1175	goto ResumeExecution;
1176	}
1177	Assert(rc == VERR_EM_INTERPRETER \|\| rc == VINF_PGM_CHANGE_MODE \|\| rc == VINF_PGM_SYNC_CR3);
1178	if (rc == VERR_EM_INTERPRETER)
1179	rc = VINF_EM_RAW_EMULATE_INSTR;
1180	break;
1181	}
1182
1183	/** @note We'll get a #GP if the IO instruction isn't allowed (IOPL or TSS bitmap); no need to double check. */
1184	case SVM_EXIT_IOIO: /* I/O instruction. */
1185	{
1186	SVM_IOIO_EXIT IoExitInfo;
1187	uint32_t uIOSize, uAndVal;
1188
1189	IoExitInfo.au32[0] = pVMCB->ctrl.u64ExitInfo1;
1190
1191	/** @todo could use a lookup table here */
1192	if (IoExitInfo.n.u1OP8)
1193	{
1194	uIOSize = 1;
1195	uAndVal = 0xff;
1196	}
1197	else
1198	if (IoExitInfo.n.u1OP16)
1199	{
1200	uIOSize = 2;
1201	uAndVal = 0xffff;
1202	}
1203	else
1204	if (IoExitInfo.n.u1OP32)
1205	{
1206	uIOSize = 4;
1207	uAndVal = 0xffffffff;
1208	}
1209	else
1210	{
1211	AssertFailed(); /* should be fatal. */
1212	rc = VINF_EM_RAW_EMULATE_INSTR;
1213	break;
1214	}
1215
1216	/* First simple in and out instructions. */
1217	/** @todo str & rep */
1218	if ( !IoExitInfo.n.u1REP
1219	&& !IoExitInfo.n.u1STR
1220	)
1221	{
1222	if (IoExitInfo.n.u1Type == 0)
1223	{
1224	Log2(("IOMIOPortWrite %VGv %x %x size=%d\n", pCtx->eip, IoExitInfo.n.u16Port, pCtx->eax & uAndVal, uIOSize));
1225	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIOWrite);
1226	rc = IOMIOPortWrite(pVM, IoExitInfo.n.u16Port, pCtx->eax & uAndVal, uIOSize);
1227	}
1228	else
1229	{
1230	uint32_t u32Val = 0;
1231
1232	STAM_COUNTER_INC(&pVM->hwaccm.s.StatExitIORead);
1233	rc = IOMIOPortRead(pVM, IoExitInfo.n.u16Port, &u32Val, uIOSize);
1234	if (rc == VINF_SUCCESS)
1235	{
1236	/* Write back to the EAX register. */
1237	pCtx->eax = (pCtx->eax & ~uAndVal) \| (u32Val & uAndVal);
1238	Log2(("IOMIOPortRead %VGv %x %x size=%d\n", pCtx->eip, IoExitInfo.n.u16Port, u32Val & uAndVal, uIOSize));
1239	}
1240	}
1241	if (rc == VINF_SUCCESS)
1242	{
1243	/* Update EIP and continue execution. */
1244	pCtx->eip = pVMCB->ctrl.u64ExitInfo2; /* RIP/EIP of the next instruction is saved in EXITINFO2. */
1245	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1246	goto ResumeExecution;
1247	}
1248	Assert(rc == VINF_IOM_HC_IOPORT_READ \|\| rc == VINF_IOM_HC_IOPORT_WRITE);
1249	rc = (IoExitInfo.n.u1Type == 0) ? VINF_IOM_HC_IOPORT_WRITE : VINF_IOM_HC_IOPORT_READ;
1250	}
1251	else
1252	rc = VINF_IOM_HC_IOPORT_READWRITE;
1253
1254	Log2(("Failed IO at %VGv %x size %d\n", pCtx->eip, IoExitInfo.n.u16Port, uIOSize));
1255
1256	break;
1257	}
1258
1259	case SVM_EXIT_HLT:
1260	/** Check if external interrupts are pending; if so, don't switch back. */
1261	if (VM_FF_ISPENDING(pVM, (VM_FF_INTERRUPT_APIC\|VM_FF_INTERRUPT_PIC)))
1262	{
1263	pCtx->eip++; /* skip hlt */
1264	goto ResumeExecution;
1265	}
1266
1267	rc = VINF_EM_RAW_EMULATE_INSTR_HLT;
1268	break;
1269
1270	case SVM_EXIT_RDPMC:
1271	case SVM_EXIT_RSM:
1272	case SVM_EXIT_INVLPGA:
1273	case SVM_EXIT_VMRUN:
1274	case SVM_EXIT_VMMCALL:
1275	case SVM_EXIT_VMLOAD:
1276	case SVM_EXIT_VMSAVE:
1277	case SVM_EXIT_STGI:
1278	case SVM_EXIT_CLGI:
1279	case SVM_EXIT_SKINIT:
1280	case SVM_EXIT_RDTSCP:
1281	{
1282	/* Unsupported instructions. */
1283	SVM_EVENT Event;
1284
1285	Event.au64[0] = 0;
1286	Event.n.u3Type = SVM_EVENT_EXCEPTION;
1287	Event.n.u1Valid = 1;
1288	Event.n.u8Vector = X86_XCPT_UD;
1289
1290	Log(("Forced #UD trap at %VGv\n", pCtx->eip));
1291	SVMR0InjectEvent(pVM, pVMCB, pCtx, &Event);
1292
1293	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1294	goto ResumeExecution;
1295	}
1296
1297	/* Emulate RDMSR & WRMSR in ring 3. */
1298	case SVM_EXIT_MSR:
1299	rc = VINF_EM_RAW_EXCEPTION_PRIVILEGED;
1300	break;
1301
1302	case SVM_EXIT_NPF:
1303	AssertFailed(); /* unexpected */
1304	break;
1305
1306	case SVM_EXIT_SHUTDOWN:
1307	rc = VINF_EM_RESET; /* Triple fault equals a reset. */
1308	break;
1309
1310	case SVM_EXIT_PAUSE:
1311	case SVM_EXIT_IDTR_READ:
1312	case SVM_EXIT_GDTR_READ:
1313	case SVM_EXIT_LDTR_READ:
1314	case SVM_EXIT_TR_READ:
1315	case SVM_EXIT_IDTR_WRITE:
1316	case SVM_EXIT_GDTR_WRITE:
1317	case SVM_EXIT_LDTR_WRITE:
1318	case SVM_EXIT_TR_WRITE:
1319	case SVM_EXIT_CR0_SEL_WRITE:
1320	default:
1321	/* Unexpected exit codes. */
1322	rc = VERR_EM_INTERNAL_ERROR;
1323	AssertMsgFailed(("Unexpected exit code %x\n", exitCode)); /* Can't happen. */
1324	break;
1325	}
1326
1327	/* Remaining guest CPU context: TR, IDTR, GDTR, LDTR. */
1328	SVM_READ_SELREG(LDTR, ldtr);
1329	SVM_READ_SELREG(TR, tr);
1330
1331	pCtx->gdtr.cbGdt = pVMCB->guest.GDTR.u32Limit;
1332	pCtx->gdtr.pGdt = pVMCB->guest.GDTR.u64Base;
1333
1334	pCtx->idtr.cbIdt = pVMCB->guest.IDTR.u32Limit;
1335	pCtx->idtr.pIdt = pVMCB->guest.IDTR.u64Base;
1336
1337	/*
1338	* System MSRs
1339	*/
1340	pCtx->SysEnter.cs = pVMCB->guest.u64SysEnterCS;
1341	pCtx->SysEnter.eip = pVMCB->guest.u64SysEnterEIP;
1342	pCtx->SysEnter.esp = pVMCB->guest.u64SysEnterESP;
1343
1344	/* Signal changes for the recompiler. */
1345	CPUMSetChangedFlags(pVM, CPUM_CHANGED_SYSENTER_MSR \| CPUM_CHANGED_LDTR \| CPUM_CHANGED_GDTR \| CPUM_CHANGED_IDTR \| CPUM_CHANGED_TR \| CPUM_CHANGED_HIDDEN_SEL_REGS);
1346
1347	end:
1348
1349	/* If we executed vmrun and an external irq was pending, then we don't have to do a full sync the next time. */
1350	if (exitCode == SVM_EXIT_INTR)
1351	{
1352	STAM_COUNTER_INC(&pVM->hwaccm.s.StatPendingHostIrq);
1353	/* On the next entry we'll only sync the host context. */
1354	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_HOST_CONTEXT;
1355	}
1356	else
1357	{
1358	/* On the next entry we'll sync everything. */
1359	/** @todo we can do better than this */
1360	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_ALL;
1361	}
1362
1363	STAM_PROFILE_ADV_STOP(&pVM->hwaccm.s.StatExit, x);
1364	return rc;
1365	}
1366
1367	/**
1368	* Enable SVM
1369	*
1370	* @returns VBox status code.
1371	* @param pVM The VM to operate on.
1372	*/
1373	HWACCMR0DECL(int) SVMR0Enable(PVM pVM)
1374	{
1375	uint64_t val;
1376
1377	Assert(pVM->hwaccm.s.svm.fSupported);
1378
1379	/* We must turn on SVM and setup the host state physical address, as those MSRs are per-cpu/core. */
1380
1381	/* Turn on SVM in the EFER MSR. */
1382	val = ASMRdMsr(MSR_K6_EFER);
1383	if (!(val & MSR_K6_EFER_SVME))
1384	ASMWrMsr(MSR_K6_EFER, val \| MSR_K6_EFER_SVME);
1385
1386	/* Write the physical page address where the CPU will store the host state while executing the VM. */
1387	ASMWrMsr(MSR_K8_VM_HSAVE_PA, pVM->hwaccm.s.svm.pHStatePhys);
1388
1389	/* Force a TLB flush on VM entry. */
1390	pVM->hwaccm.s.svm.fResumeVM = false;
1391
1392	/* Force to reload LDTR, so we'll execute VMLoad to load additional guest state. */
1393	pVM->hwaccm.s.fContextUseFlags \|= HWACCM_CHANGED_GUEST_LDTR;
1394
1395	return VINF_SUCCESS;
1396	}
1397
1398
1399	/**
1400	* Disable SVM
1401	*
1402	* @returns VBox status code.
1403	* @param pVM The VM to operate on.
1404	*/
1405	HWACCMR0DECL(int) SVMR0Disable(PVM pVM)
1406	{
1407	/** @todo hopefully this is not very expensive. */
1408
1409	/* Turn off SVM in the EFER MSR. */
1410	uint64_t val = ASMRdMsr(MSR_K6_EFER);
1411	ASMWrMsr(MSR_K6_EFER, val & ~MSR_K6_EFER_SVME);
1412
1413	/* Invalidate host state physical address. */
1414	ASMWrMsr(MSR_K8_VM_HSAVE_PA, 0);
1415
1416	Assert(pVM->hwaccm.s.svm.fSupported);
1417	return VINF_SUCCESS;
1418	}
1419
1420
1421	static int svmInterpretInvlPg(PVM pVM, PDISCPUSTATE pCpu, PCPUMCTXCORE pRegFrame, uint32_t uASID)
1422	{
1423	OP_PARAMVAL param1;
1424	RTGCPTR addr;
1425
1426	int rc = DISQueryParamVal(pRegFrame, pCpu, &pCpu->param1, &param1, PARAM_SOURCE);
1427	if(VBOX_FAILURE(rc))
1428	return VERR_EM_INTERPRETER;
1429
1430	switch(param1.type)
1431	{
1432	case PARMTYPE_IMMEDIATE:
1433	case PARMTYPE_ADDRESS:
1434	if(!(param1.flags & PARAM_VAL32))
1435	return VERR_EM_INTERPRETER;
1436	addr = (RTGCPTR)param1.val.val32;
1437	break;
1438
1439	default:
1440	return VERR_EM_INTERPRETER;
1441	}
1442
1443	/** @todo is addr always a flat linear address or ds based
1444	* (in absence of segment override prefixes)????
1445	*/
1446	rc = PGMInvalidatePage(pVM, addr);
1447	if (VBOX_SUCCESS(rc))
1448	{
1449	/* Manually invalidate the page for the VM's TLB. */
1450	SVMInvlpgA(addr, uASID);
1451	return VINF_SUCCESS;
1452	}
1453	/** @todo r=bird: we shouldn't ignore returns codes like this... I'm 99% sure the error is fatal. */
1454	return VERR_EM_INTERPRETER;
1455	}
1456
1457	/**
1458	* Interprets INVLPG
1459	*
1460	* @returns VBox status code.
1461	* @retval VINF_* Scheduling instructions.
1462	* @retval VERR_EM_INTERPRETER Something we can't cope with.
1463	* @retval VERR_* Fatal errors.
1464	*
1465	* @param pVM The VM handle.
1466	* @param pRegFrame The register frame.
1467	* @param ASID Tagged TLB id for the guest
1468	*
1469	* Updates the EIP if an instruction was executed successfully.
1470	*/
1471	static int SVMR0InterpretInvpg(PVM pVM, PCPUMCTXCORE pRegFrame, uint32_t uASID)
1472	{
1473	/*
1474	* Only allow 32-bit code.
1475	*/
1476	if (SELMIsSelector32Bit(pVM, pRegFrame->eflags, pRegFrame->cs, &pRegFrame->csHid))
1477	{
1478	RTGCPTR pbCode;
1479	int rc = SELMValidateAndConvertCSAddr(pVM, pRegFrame->eflags, pRegFrame->ss, pRegFrame->cs, &pRegFrame->csHid, (RTGCPTR)pRegFrame->eip, &pbCode);
1480	if (VBOX_SUCCESS(rc))
1481	{
1482	uint32_t cbOp;
1483	DISCPUSTATE Cpu;
1484
1485	Cpu.mode = CPUMODE_32BIT;
1486	rc = EMInterpretDisasOneEx(pVM, pbCode, pRegFrame, &Cpu, &cbOp);
1487	Assert(VBOX_FAILURE(rc) \|\| Cpu.pCurInstr->opcode == OP_INVLPG);
1488	if (VBOX_SUCCESS(rc) && Cpu.pCurInstr->opcode == OP_INVLPG)
1489	{
1490	Assert(cbOp == Cpu.opsize);
1491	rc = svmInterpretInvlPg(pVM, &Cpu, pRegFrame, uASID);
1492	if (VBOX_SUCCESS(rc))
1493	{
1494	pRegFrame->eip += cbOp; /* Move on to the next instruction. */
1495	}
1496	return rc;
1497	}
1498	}
1499	}
1500	return VERR_EM_INTERPRETER;
1501	}
1502

Note: See TracBrowser for help on using the repository browser.

source: vbox/trunk/src/VBox/VMM/VMMR0/HWSVMR0.cpp@ 2172

Download in other formats: